

Multicore: The Software View

James Cownie Principal Engineer SSG/DPD/PAT

> EMEA ACADEMIC FORUM

The Software View (Summary)

- Hardware technology
 - past
 - future
- Software we will need
- What Intel is doing about it
 - Now
 - In the future



2th EMEA Academic Forum



Technology Past

• Moore's law is alive and well so far.

How But performance per core is no longer increasing with it.

Graph © Herb Sutter, used

with permission







Technology Future

Academi

EMEA

2 t

32 Billion Transistors

MICRO PROCESSOR TRANSISTOR COULT

65nm process

30nm gate

45nm process 20nm process

32nm process 22nm ; 15nm prototype 22nm ;

Mentecito

22nm process 10nm prototype

2020

2000

What Now?

- How can we use all those transistors?
 - Clearly we can't design each one
 - >at 1 man-minute per transistor 32 billion would take ~278,000 manyears of effort.
 - We can't push clock speed because of the power wall
 - Increased cache helps, but not enough
 - We have to replicate components
 - Multiple cores on the same chip
 - Integrate more functions
- 2th EMEA Academic Forum BUT this is a manufacturing imperative, it's not what us poor programmers are asking for; we just want an infinitely fast single processor





What future chips might look like: From a few large cores to many lightweight cores







What can we do with these processors?



Health

Personal Media Creation and Management

- Search for and edit photos and videos based on image; no need to tag the images
- · Easily create videos with animation

Entertainment

- Watch yourself star in a movie or game
- · Hold and interact with objects in the virtual world
- Control with speech and gesture
- Immersive: 3D, interactive
- Virtual health worker monitors and assists elders/patients living alone
- Real-time realistic 3D visualization of body systems
- Effects of changes in diet, exercise and disease on body
 - Learning and Travel
 - Surround yourself with sights and sounds of far-away places
 - Practice new languages and customs



Source: Steven K. Feiner, Columbia University

Telepresence & Collaboration

- As if you are in the same place with family and friends—without the travel
- Appointments with doctors, teachers, leaders
- Develop and perform art with those far away





Source; http://vhp.med.umich.edu/Sur gical-Simulation.jpg







Where are we now?

- Most code is written in sequential languages
 - C/C + +
 - MRTE languages
 - Scripting languages
- We have
 - Threads
 - Locks
 - OpenMP
 - Lots of programmers who have never written a parallel program, and don't want to.

EMEA Academic Forum Where do we need to be? 2th

- Parallel programming must be simple
- Everyone writes scalable parallel codes without thinking about it.





What makes parallel programming hard?

- Identifying parallelism
- Shared state
- Requirement for non-local reasoning
 - Data races
 - Locks
 - Thread interaction
- Lack of language support

$\stackrel{\scriptstyle \sim}{\leq}$ How can we address these problems?

- Tools
- Better programming models and languages
 - Application specific libraries which hide the parallelism





2th EMEA Academic Forum

What is Intel already doing?

- Support for existing programming models
- Tools 2th EMEA Academic Forum
 - Compilers
 - Intel® Thread Checker
 - Intel® Thread Profiler
 - Math Kernel Library, Integrated Performance Primitives, ...
 - Ways to express parallelism
 - OpenMP*
 - Intel[®] Threading Building Blocks





Intel® Thread Checker Create Threads Faster

- Detect data races even if they did not Fogum occur in a particular run.
 - View errors in the context of the source code.
- EMEA Academic Powerful sorting and filtering.
 - Can be used in automated regression testing.
 - Uses dynamic binary instrumentation to log read and write accesses to memory (see Moshe's PIN presentation!)







Zth

Thread Checker Display

X VTune(TM) Performance Environment - [Thread Checker - Activity: 03:17 PM, 2005 Feb 13 (TC: primes.exe)]						_ 🗆 🗙	
Eile Edit View Activity Configure Window Help						_ & ×	
ID 🛆	Severity △	Count △	1st Access[Source Line]	Short Description 🗸	2nd Access[Source Line]	2	
0		9590	"2_openmp.cpp":14	Write -> Read data-race	"2_openmp.cpp":14	Gra	
1		9590	"2_openmp.cpp":14	Write -> Write data-race	"2_openmp.cpp":14	phic	
2	X	9590	"2_openmp.cpp":14	Read -> Write data-race	"2_openmp.cpp":14	Sun	
3	1	1	"2_openmp.cpp":5	Thread termination	"2_openmp.cpp":5	nma	
						~ ~	
••	Memory read	of number_o	of_primes at "2_openmp.cpp	":14 conflicts with a prior memory	v write of number_of_primes at "2_openmp.cpp":14 (flow dependence)	 Image: Image: Im	
Stack: main "2_openmp.cpp":14						•	
= 吾 ★ 目 【 職 職 職 4 8 △ ▼ 存 存							
Source						▲	
<pre>if (factor == number) primes[number_of_primes++] = number; printf("Found %d primes\n", number_of_primes); </pre>							
Cand Access V Stack: main "2_openmp.cpp":14							
	Source						
	<pre>long factor = 3; while (number % factor) factor += 2; if (factor == number)</pre>						
	<pre>primes[number_of_primes++] = number; } </pre>						
printi("Found %a primes\n", number_of_primes);							
For He	or Help, press F1						





Intel® Thread Profiler Optimize Threads Faster

- Features & Benefits
 - Observe the synchronization behavior of your program
 - View application concurrency level to ensure core utilization
 - Identify where thread and synchronization related overhead impacts performance
 - Understand the distribution of work to threads
 - Understand when threads are active and inactive
 - Estimate the performance potential of different design choices
 - Detect lock contention
 - Perform critical path analysis

* Other names and brands may be claimed as the property of others





EMEA ACADEMIC



Thread Profiler display







Intel® Threading Building Blocks

- C++ Template library for expressing parallelism
- Can be used with standards conforming C++ compilers (not restricted to the Intel compiler)
- Raises the level at which parallelism is expressed above threads
- Emphasizes scalable, data parallel programming
 - Solutions based on functional decomposition usually do not scale.







2th EMEA Academic Forum



Intel® Threading Building Blocks

- You specify *task patterns* instead of threads
 - Library maps user-defined logical tasks onto physical threads, efficiently using cache and balancing load
 - Full support for *nested parallelism*
- Targets threading for robust performance
 - Designed to provide portable scalable performance for computationally intense portions of shrink-wrapped applications.
 - *Compatible* with other threading packages
 - Designed for CPU bound computation, not I/O bound or real-time.
 - Library can be used in concert with other threading packages such as native threads and OpenMP.
- Emphasizes *scalable, data parallel* programming
 - Solutions based on functional decomposition usually do not scale.





TBB Family Tree



*Other names and brands may be claimed as the property of others





TBB Performance



Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, refer to http://www.intel.com/performance/resources/benchmark_limitations.htm.



2th EMEA Academic Forum



What is Intel doing for the future?

- Better tools
 - to locate parallelism.
 - to express parallelism.
 - to validate parallel codes.
- Support for new programming models
 - Transactional memory
 - Data-parallel programming
- $\stackrel{f}{\sim}$ BUT we need more so...



EMEA Academic Forum



You tell us!

- This is the Academic Forum, so you tell us.
- What are the solutions?
- Where are the new language ideas?
- Can you design a statically checked race-free language which is useful?
- Can naïve users really use functional languages?
- Any language which talks about threads is too low level for most users. So how do we raise the language level?
- Should we be doing message passing inside the node?
 - It's the only demonstrated way to achieve high scalability.
 - Do we really need to bring back Occam? ©



Forum

EMEA Academic









Backup





Intel Threading Tools URLs

- Intel® Threading Building Blocks
 - Try 30-day evaluation copy
 - >Linux, Mac, Windows
 - Documentation can be downloaded for free > Getting Started Guide, Tutorial, Reference

http://www.intel.com/software/products/tbb

- Thread Checker finds threading errors like conditions
- 2th EMEA Academic Forum Thread Profiler – finds threading performance problems

http://www.intel.com/software/products/threading



