

Tops down Nanotechnology breakthrough

12th EMEA Academic Forum Paula Goldschmidt Principal Engineer EMEA Development Manager - TME Director Budapest/07



Let's start from the beginning The bipolar Transistor

 1947- J. Bardeen and W. Brattain invented and demonstrated the Pointcontact transistor

1948- W.B. Shockley invented the junction transistor



Let's start from the beginning The integrated circuit

1959- Robert Noyce invented the Integrated Circuit by using Aluminum Interconnections patterned by photolithography and defined by chemical etching

1959 -Jack Kirby invented the hybrid integrated circuit by using Au wires





1965-First Introduction of Moore's Law



" Dr. Gordon E. Moore is one of the new breed of Electronic Engineers, schooled in the physical sciences rather then in electronics"

Electronics Magazine (35th anniversary), April 19, 1965

1969- Commercialization of Silicon Gate



Silicon-gate technology

Low-cost, large-scale integrated electronics based on metal-oxide-semiconductor design benefits from the application of silicon-gate technology

L. L. Vadasz, A. S. Grove, T. A. Rowe, G. E. Moore Intel Corporation



Intel was the first company to develop a manufacturable transistor process using silicon gate electrodes instead of aluminum. Although the metal was gone, these transistors were still referred to as MOSFETs.

intel/

5-Paula Goldschmidt

28



Commercialization of MOS

1969-1101, 6T, 256 SRAM produced

1970- 1103, 3T, 1Kbit DRAM produced

1971-2101/2, 6T, 1Kbit SRAM produced

1971- 4004 MPU produced

1972-2104, 1T, 4Kbit DRAM produced



Future Directions



7-Paula Goldschmidt



MOS Transistors Traditional Scaling



SCALING:
Voltage:
Oxide:
Wire width:
Gate width:
Diffusion:
Substrate:
RESULTS:
Higher Density:

Parameters V/a t_{ox}/a W/a L/a x_d/a a * N_A

RESULTS: Higher Density: $-\alpha^2$ Higher Speed: $-\alpha$ Lower Power/ckt: $-1/\alpha^2$ Power Density: -Constant

(Source: R. Isaac, 2001)



1975-Second Update of Moore's Law



6/19/2007



Fraditional Scaling Transistors Trade off



Thinner gate oxide increases transistor performance

Power=

6/19/2007

10-Paula Goldschmidt

Reduce Lg

Reduce V_{DD}



is here!

90-65 nm Generation **Gate Oxide**



1.2 nm SiO₂

Gate oxide is less than 4-5 atomic layers thick Literally: "We are running out of atoms" 11-Paula Goldschmidt 6/19/2007



Integrated Solutions Performance improvement through Power Reduction and Higher Density





Equivalent Scaling Transistors Strain Techniques



Strained Si

intel

(intel)

65nm transistors drive current increased in 10-15%



Mobility Innovation

Strained

N-Channel

Transistor

Strained P-Channel Transistor



Source Intel



Intel found the solution for High-k & Metal Gate Combination

Continuation of Moore's Law

Process Name	P856	P858	Px60	P1262	P1264	P1266	P1268	P1270
1st Production	1997	1999	2001	2003	2005	2007	2009	2011
Process Generation	0.25µm	0.18µm	0.13µm	90 nm	65 nm	45 nm	32 nm	22 nm
Wafer Size (mm)	200	200	200/300	300	300	300	300	300
Inter-connect	AI	AI	Cu	Cu	Cu	Cu	Cu	?
Channel	Si	Si	Si	Strained Si	Strained Si	Strained	Strained Si	Strained Si
Gate dielectric	SiO ₂	SiO2	SiO ₂	SiO2	SiO2	High-k	High-k	High-k
Gate electrode	Poly- silicon	Poly- silicon	Poly- silicon	Poly- silicon	Poly- silicon	Metal	Metal	Metal

Introduction targeted at this time

Source: Intel

subject to change



Equivalent Scaling High-K Dielectric decreases leakage substantially



(intel) High-k Gate Dielectric Materials



High-k dielectrics provide higher capacitance and reduced leakage

6/19/2007

High-K Dielectric Gate Stack and Metal gate Materials

Biggest Breakthrough since Poly Gate introduction



- In the aim of replacing SiO2 as Gate insulator High –K material were introduced in gate stacks
- Hafnium-based dielectrics as the most promising option of several potential materials. High dielectric constant (K) allows thicker insulation layer (to reduce leakage) while maintaining same capacitance
- But High-K material interacts with Poly-Si, and required a capping layer between them that reduce overall capacitance due to its low-K or Changing the gate electrode to metal (now in a self-aligned fashion) also provided added transistor performance improvements.

intel

6/19/2007



After 40 year Intel announced: Dramatically new materials used for transistor construction

The technical breakthrough:

•Two key transistor structures changed:

•The switch's insulating walls •The gate

• A hafnium-based material was selected to change the gate dielectric silicon oxide

•A new combination of **metal materials for** the transistor gate electrode.

•New 45nm transistors, operates with very low current leakage and record high performance.



An Intel engineer holding a 300mm wafer with 45nm shuttle test chips.



45nm Transistors How do they work

High-k + Metal Gate Transistors HK+MG Metal Gate Transistor Increases the gate field effect w resistance layer High-k Dielectric Metal gate Increases the gate field effect Different for NMOS and PMOS Allows use of thicker dielectric layer High-k gate oxide to reduce gate leakage Hafnium based S D HK + MG Combined Drive current increased >20% Silicon substrate (>20% higher performance) Or source-drain leakage reduced >5x Gate oxide leakage reduced >10x

Penryn Die Photo



45 nm next generation Intel® Core™2 family processor 410 million transistors for dual core, 820 million for quad core World's first working 45 nm CPU

Caption: schematic of High-k and metal gate

21-Paula Goldschmidt

Gate leakage reduction



The reduction in gate leakage results from the fact that the gate oxide thickness can be increased using this hafnium-based high-*k* dielectric, which is produced by atomic layer deposition (ALD)

intel

6/19/2007



45nm Manufacturing Capabilities







Fab 32 in Arizona. Ramping 45nm in the second half of 2007.

Fab 28 in Israel. Ramping 45nm in the first half of 2008

D1D in Oregon. Ramping 45nm in the second half of 2007.

The new 45nm transistors will power the next-generation Intel® Core[™]2 Duo, Intel Core 2 Quad, and Intel Xeon families of multi-core processors. Intel has five early-version products up and running, both dual-core and quad-core parts—the first of fifteen 45nm processor products that Intel is planning



New 45nm technology offers superior performance

The collaboration of many groups across Intel and Suppliers was needed to make this happen.



New structures for the future

VLSI Symposium Session 7 - June 13th, 2006 "Tri-Gate Transistor Architecture with high-K gate Dielectrics, Metal Gates, and Strain Engineering" Jack Kavalieros et al.





Tri-gate Transistor "A template for the Future"



Technical Details presented at: Robert Chau - ISSDN Conference, Japan, Sept. 17, 2002

6/19/2007



VLSI Symposium, 6-2006

The Key is Optimizing the Integration



Tri-gate gives better off current and therefore less wasted power
 High k – metal gate gives both higher speed and less wasted power
 Strained Si produces higher speed and less wasted power
 The sum of all these pieces is once again world leading transistors

6/19/2007

Beyond Si III-V Materials compounds

intel



Si = Silicon AI = Aluminum Ga= Gallium In = Indium = Phosphorous As = Arsenic Sb = Antimony

- Silicon in transistor channel is replaced by "III-V compound semiconductor"
- **Result is much higher electron mobility, meaning significant** 0 performance and power improvements

S. Datta



Compound semiconductors have higher electron mobility than Si; InSb (indium antimonide) is highest of all

S. Datta

29-Paula Goldschmidt



Beyond CMOS

Which current Nanoelectronic concept will become the NEW SWITCH?



6/19/2007

Research directions in beyond CMOS computing

	Switching energy			
Device	ev	Status	Comments	Reference
				Chau et.al. Proceedins of
65 nm planar CMOS	2500	production	NMOS	the IEDM 2005
				Chau et.al. Proceedins of
10 nm planar CMOS	1.8	prototype	NMOS	the IEDM 2005
			Room	
			Temperature,	
single electron/ 2	3		BER = 1, 1.5 nm	Zhirnov et. al Proceedings
quantum wells	25 X 10 ⁻²	Theory	barrier	of the IEEE Nov 2003
		SPIN	-	
			3 atom linear	
			chain, single	
			atom spin flip,	
Ma stand on Ou	5 X 40- ³	Experimental	Low	Hirjibendin et.al, Science
Mn atoms on Cu	5 X 10 °	results	temperature,	VOI 312, 19 May 2006
			130nmX70nm	
			bistable oval	
		Evensimental	shaped	Dered at al. Sajanao Val
normalov nano magnoto	4	Experimental	tomp	211 12 Jap 2006
permanoy nano magnets	1	lesuits	Doom Temp B	Nikonov et al
Electron spin in			field of 4.5 T a	http://arxiv.org/abs/cond
Quantum well	(1×10^{-3})	Theory	=200 material	mat/0605298
Quantum wen	TAIL	Theory	Room Temp B	Nikonov et al
			field of 4.5 T a	http://arxiv.org/abs/cond-
Dynamic switching	(1.3 X 10 ⁻⁶)	Theory	=200 material	mat/0605298

George I. Bourianoff, Paolo A. Gargini and Dimitry E. Nikonov

(intel)

6/19/2007



Summary and Future opportunities

- Intel 45nm Technology is in place
- It took 40 years to introduce a meaningful change in the transistor structure
- Science incubation may require 30-50 years
- Technology definition and initial commercialization can take 10-15 years
- New state variables are being investigated to extend Moore's low beyond 2020
- While "running out of atoms", the Tops down technology development will need to move to a Bottoms up technology.
- Bottoms up industry collaborations should start now to ensure readiness for HVM on time
- Intel operates a Technology Collaboration Program in Europe, and will be glad to listen about future opportunities

32-Paula Goldschmidt

- For more information contact:
 - <u>Paula.Goldschmidt@Intel.com</u>
 EMEA Development Manager

(intel) 45nm SRAM Intel 300mm wafer



An early 45nm, 300mm SRAM test wafer manufactured by Intel

Thanks for your attention

33-Paula Goldschmidt