

# **Beyond Cores**

**Steve Pawlowski** Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise Group Intel Corporation



## Legal Disclaimer

•INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

•Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

•Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

 Intel may make changes to specifications, product descriptions, and plans at any time, without notice.

•The processors, the chipsets, or the ICH components may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available upon request.

•All dates provided are subject to change without notice. All dates specified are target dates, are provided for planning purposes only and are subject to change.

 Intel and are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

•\* Other names and brands may be claimed as the property of others.

•Copyright ° 2007, Intel Corporation. All rights reserved.




12th EMEA Academic Forum June 12-14, Budapest Hungary



2

# A Snapshot of Today

- Moore's Law continues its momentum
- Power consumption is becoming a major concern
- Multiple cores on-die has become the standard to deliver performance at reasonable power



Intel<sup>®</sup> Core<sup>™</sup> 2 Duo (Merom, 65nm Process)





Intel<sup>®</sup> Core<sup>™</sup> 2 Duo (Penryn, 45nm Process)

Intel Research Chip: 80 core Polaris






# Why Multi/Many Cores? Performance within the Power Envelope

#### Rule of thumb

Volta	ige	Fre	quency	Power	Perfor	mance		
1%	1%		3%	0.66%				
	C	ache		Cac				
		Core		Core	Core			
	Voltage = 1 Voltage = -20%							
	Freq	= 1		Freq	-20%			
		er = 1		Power				
Perf = 1 Perf = ~1.7 Put Moore's Law into Great Use								
EMEA ACADEMIC		(intel)						
FORUM		Educ						

Education

# 10s and 100s of Cores - Not a Dream




### 65nm, 4 Cores


1V, 3GHz 10mm die, 5mm each core Core Logic: 6MT, Cache: 44MT Total transistors: 200M

#### Per core power reduction is based on:

- > Capacitance, voltage and frequency scaling.
- Assuming voltage and frequency scaling will slow down




8 Cores, 1V, 3GHz 3.5mm each core Total: 400MT



**32nm** 10mm



16 Cores, 1V, 3GHz 2.5mm each core Total: 800MT



**32 Cores**, 1V, 3GHz **1.8mm** each core Total: 1.6BT

64 Cores, 1V, 3GHz 1.3mm each core Total: 3.2BT

Note: the above pictures don't represent any current or future Intel products

Assume: Voltage and Frequency constant





# Where Are We Heading with Many Core?







## Technology Vision: Addressing the Pain Point

<u>Interconnections</u> for Parallelized Platforms: Cores, Memory and I/O


for Bandwidth, Capacity and Power





## How Do We Connect the Cores?

**Shared Bus for Future Many Core Chips?** 



**Issues:** Slow: one core at a time <300MHz Limited scalability

Benefits: Power? Simpler cache coherency


Traditional Bus is Not the Best Interconnect Option





## Intra-chip Interconnect Performance

I EMEA Academic Forum



**El-Section Bandwidth** 

P0

P3


P6

Example: if network capacity (2X bisection) = 50% of peak (uniform random traffic on 4x4 mesh), then, saturation at 40% of peak implies 80% of capacity

Note: This graph is to illustrate the effect of saturation. The absolute numbers are meaningless.

EMEA ACADEMIC

FORUM



P1

Ρ4


Ρ7

Latency

#### Bandwidth Demand is increasing 2X per generation

Will hit Terabytes per second soon
Implies link bandwidth in hundreds of GB/s

Latency vs Load





## **Associated Costs**

#### Power

Interconnect fabric can consume up to 36% of chip power!
Increasing fabric bandwidth increases power
Need dynamic on-demand power management techniques

#### Area

Fabric area can be more than 20% of core area!
Trading off compute area for higher bandwidth fabric is not desirable

#### Design complexity


 Weighing architectural properties vs. design difficulty


Ref: Wang et al MICRO 36, 2003



emea academic FORUM

### Intra-chip Interconnect Requires Topology Tradeoffs





 Crossbar BW and hop count scale the best
 Crossbar area and power scale the worst
 Need techniques to improve bandwidth and latency scaling for the <u>Mesh and Ring</u> Switching Power 200 320 32 64 96 128 128 160Num of cores


emea academic FORUM

12th EMEA Academic Forum June 12-14, Budapest Hungary 160

Source: Intel



## How Do We Feed the Machine?




12th EMEA Academic Forum June 12-14, Budapest Hungary

Education

FORL

### **Reduce Memory Stall Penalty through Multi-Threading**



Multi-Threading Increases Performance and Reduce Power




12th EMEA Academic Forum June 12-14, Budapest Hungary



Wait

MIS

#### Increase Memory Bandwidth through 3D Die Stacking High Performance by Bringing Memory Closer to the Cores




DRAM, Voltage Regulators, and High Voltage I/O All on the 3D integrated die






## How about Laser for Interconnect?

Developed by Maiman, this ruby laser used a flash bulb as an optical pump




## Today's Silicon Photonics - Hybrid Laser





2) The Indium phosphide is processed to make it a good light emitter



3) Both materials are exposed to the oxygen plasma to form the "glass-glue"

4) The two materials are bonded together under low heat






## **Process Animation**



# 5) The Indium phosphide is etched and electrical contacts are added



# 6) Photons are emitted from the Indium Phosphide when a voltage is applied




7) The light is coupled into the silicon waveguide which forms the laser cavity. Laser light emanates from the device.






#### Photonics For Memory Bandwidth and Capacity High Performance with Remote Memory







# Remote Memory Blade integrated into a system

The silicon acts as laser cavity - Light bounces back and forth and get amplified by InP based material

The Indium Phosphide emits the light into the silicon waveguide

Integrated Terabit Per Second (Tb/s) Optical Link on a Single Chip




Rx

June 12-14, Budapest Hungary



## Silicon Photonics Future I/O Vision








## Boost Performance with I/O

**Increase Ethernet Bandwidth** 



## **Reducing CPU and Memory Usage with Caching Hints**

#### Problem:


- I/O related data movement & data access limits performance
  - CPU makes multiple "forced" trips to memory during the I/O processing data flow
- High CPU utilization due to "compulsory" cache misses

#### Impact:

Forum

emic

- High system interconnect bandwidth consumption
- Throughput reduction per core



Single L2 cacl	ne miss	107ns (idle)	memo
Memory	Memory	1460ns 🖌	to copy from
Метогу	L2	730ns	Canno afford
L2	L2	183ns	
Source	Destination		
Measured WD Copy Periorm	00 (Bensley) 1906 (14608)		
Per irame pro at 2000 inst/ 3.50hz core	itama, CPI =1,	575กร	
Time on wire 15188	_	1230ns	




12th EMEA Academic Forum June 12-14, Budapest Hungary



12th

## **Reliable Systems With Unreliable Components**

#### Architectural Techniques





EMEA Academic Forum

22



# **Questions?**





