## New computing paradigms: How magnetism can help CMOS microelectronics?



**B**.Dieny

SPINTEC, CEA/Grenoble, France



30st August 2011

## OUTLINE

- •Spin-electronics
- •Progresses on STT-MRAM and Thermally Assisted MRAM
- •"Logic-in-memory" architectures, "normally-off-electronics", expected benefits
- •A few words on alternative approaches:
  - •Analogic computing (neuromorphic architecture)
  - •Quantum computing and emerging approaches
  - RSFQ



## TUNNEL MAGNETORESISTANCE

### Tunnel magnetoresistance at RT in magnetic tunnel junctions:



Parkin et al, Nature Mat. (2004); Yuasa et al, Nature Mat. (2004).

TMR~200-500%







30st August 2011

**B.DIENY** 

## MRAM BUILDING BLOCK : THE MTJ



## PROCESS MATURITY

MRAM process « easy » to implement

- Resistance compatible with CMOS (cell R ~  $k\Omega$ )
- MTJ used as a variable resistance driven by field or current/voltage (STT)
- Above IC technology ('end-of-back-end' process)
- Front-end contamination under control (cf. SVTC, Tower, TSMC, ...)
- Low-T BE process (250°C) compatible with Cu interconnect process
- Easy / cheap to embed (3 add-masks, no tradeoff with logic process)



MRAM process well established Fear for contamination (slowly) vanishing Several fabs now enabled with 200/300mm lines

**B.DIENY** 





## SPIN TRANSFER

Predicted by Slonczewski (JMMM.159, L1(1996)) and Berger (Phys.Rev.B54, 9359 (1996)),

### **Tunnel magnetoresistance:**

A magnetization is used to control an electrical current

### Spin transfer is the reciprocal effect:

A spin polarized current can act on a magnetization

**B.DIENY** 



M.D.Stiles et al, Phys.Rev.B.66, 014407 (2002)

### Conduction electron flow

Spin-transfer: Magnetic torque exerted by the spin polarized current on the local magnetization due to exchange interactions between the spin of the conduction electrons and the spin of the electrons responsible for the local magnetization

### > New way to manipulate the magnetization of magnetic nanostructures

30st August 2011 Ireland Summer School for Nanotechnology

## THERE ARE MANY MRAM !

Field-only « Toggle »



Freescale 4Mb (2006)

Established technology 1.5M units shipped 4.5M forecasted in 2011 Infinite endurance

Scalable down to 65nm (Write power increase, electromigration issues )





Lowest write current (<100µA, scales with shrink) Minimal cell / array size (~15F<sup>2</sup>, soon not Xtor limited) Low sensitivity to field disturb Concern with thermal stability (retention at small feature size<25nm)



Fully scalable (stability / retention to <20nm) Multibit possible

## STT MRAM demonstrators

### A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM

4Kbit SONY 2005  M. Hosomi, H. Yamagishi\*, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada\*, M. Shoji\*, H. Hachino\*\*, C. Fukumoto\*\*, H. Nagao\*\*, and H. Kano Solid State Memories Research Laboratory, Information Technologies Laboratories, Sony Corporation \*Semiconductor Technology Development Group, Semiconductor Solution Network Company, Sony Corporation
 \*\*Memory Design Section 3, LSI Library Design Department, System LSI Products Division 1, Sony Semiconductor Kyushu Corporation 4-14-1, Asahi, Atsugi, Kanagawa 243-0014, Japan Phone: +81-46-230-5662, FAX: +81-46-230-5730, E-mail: Masanori.Hosomi@ip.sonv.com

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 1, JANUARY 2008

2Mbit Tohoku/Hitachi 2008

## 2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read

Takayuki Kawahara, *Fellow, IEEE*, Riichiro Takemura, Katsuya Miura, Jun Hayakawa, Shoji Ikeda, Young Min Lee, Ryutaro Sasaki, Yasushi Goto, Kenchi Ito, Toshiyasu Meguro, Fumihiro Matsukura, Hiromasa Takahashi, Hideyuki Matsuoka, and Hideo Ohno, *Member, IEEE* 

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL 2010

32Mbit Tohoku/Hitachi 2010



## A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and '1'/'0' Dual-Array Equalized Reference Scheme

Riichiro Takemura, Takayuki Kawahara, *Fellow, IEEE*, Katsuya Miura, Hiroyuki Yamamoto, Jun Hayakawa, Nozomu Matsuzaki, Kazuo Ono, Michihiko Yamanouchi, Kenchi Ito, Hiromasa Takahashi, Shoji Ikeda, Haruhiro Hasegawa, Hideyuki Matsuoka, and Hideo Ohno, *Member, IEEE* 

109

## STT MRAM demonstrators

### Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application

64Mbit 2010 Grandis/ Hynix

Suock Chung, K.-M.Rho, S.-D.Kim, H.-J.Suh, D.-J.Kim, H.-J.Kim, S.-H.Lee, J.-H.Park, H.-M.Hwang, S.-M.Hwang, J.-Y.Lee, Y.-B.An, J.-U.Yi, Y.-H.Seo, D.-H.Jung, M.-S.Lee, S.-H.Cho, J.-N.Kim, G.-J.Park, Gyuan Jin, \*A.Driskill-Smith, \*V.Nikitin, \*A.Ong, \*X.Tang, Yongki Kim, J.-S.Rho, S.-K.Park, S.-W.Chung, J.-G.Jeong, S.-J.Hong

Hynix Semiconductor Inc., R&D Div., San136-1, Bubal-Eub, Icheon-Si, Gyonggi-Do, 467-701, S.Korea, \* Grandis Inc., 1123 Cadillac Court, Milpitas, CA, 95035, U.S.A. Tel:+82-31-630-3214; FAX:+82+31+630-8123; Email:suock.chung@hynix.com



Micrograph of 64Mbit STT-RAM chip.

Table 1 Key features of 64Mbit STT-RAM chip.

| Process         | 54nm CMOS, W SL & BL   |
|-----------------|--|
| Unit cell size  | $\begin{array}{c} 3.5Fx4F=14F^2\\ (0.188x0.216=0.041um^2) \end{array}$ |
| # of Tr         | 2Tr / unit cell  |
| MTJ             | In-plane (54x108nm <sup>2</sup> )                                      |
| Chip density    | 64Mb (Org 4Mx16)   |
| Chip size       | 4.45x5.25mm <sup>2</sup><br>(including 11 test blocks)                 |
| V <sub>DD</sub> | 1.8V   |

•Samsung acquired Grandis in July 2011 (Grandis holds a large number of patents on STT MRAM) •Samsung, Hynix... look for DRAM replacement by p-STT-MRAM by 2015 below 20nm.



## Thermally Assisted switching (TAS)



In MTJ for MRAM, heating produced by Joule dissipation around the tunnel barrier.
Write temperature~250° C

30st August 2011

**B.DIENY** 



In TA-MRAM: Heating by current flowing through the cell





**B.DIENY** 

## CROCUS 1MB PRODUCT (FIELD-TAS)



- Agreement to manufacture Crocus TA-MRAM products on Tower Semiconductors 130nm Cu Fab2
- Both stand-alone and embedded products will be adressed \*\*
- \*\* Start with 1Mb stand-alone SRAM compatible product, sampling 1H'11
  - 128Kx8 1Mbit MRAM w/ asynchronous SRAM interface 130nm / 3.3V industry-standard CMOS front-end 4 metals + magnetics
  - Timings comparable to high speed SRAM • Read cycle time ~20ns, write cycle time 50ns

**B.DIENY** 

- Low power architecture exclusive to TAS cell operation Icc Write ~35mA
- Commercial T-range (0-85° C)
- Migrating to 4Mb 2H'11
- Potentially going down to
  - ~10F<sup>2</sup>
  - Icc write ~5mA
  - 10ns R/W cycle







## CROCUS 1MB PRODUCT (FIELD-TAS)

- Optimized storage layer materials give:
  - Low programming voltage (<0.9V)</li>
  - 2x lower than breakdown voltage (~1.8V)
  - Clean programming levels
- Resistance distributions after programming:



## WRITE SEQUENCE (FIELD-TAS)



## WRITE SEQUENCE (FIELD-TAS)





30st August 2011

**B.DIENY** 

## CROCUS 1MB PRODUCT (FIELD-TAS)

**CROCUS**Technology Blossoming future



30st August 2011

## CROCUS 1MB PRODUCT (FIELD-TAS)



## STT + TAS PROOF OF CONCEPT



TAS-Field MTJ stack
RxA from 30Ωμm<sup>2</sup> to 10Ωμm<sup>2</sup>
TMR up to 130%

**B.DIENY** 

Cell size 50nm (circular)







## HOW FAST CAN MRAM BE ?



## Hybrid Magnetic/CMOS Integrated Electronics

ERD-ITRS (edition 2007):

"Nanodevices that implement **both logic and memory in the same device** would **revolutionize** circuit and nanoarchitecture implementation"

Possible with CMOS/MTJ integration thanks to the unique set of qualities of MTJs:



Great expectations in terms of energy consumption, speed of communication between memory and logic, footprint.

### **Problem of power consumption in CMOS-only microelectronics**

DRAM, SRAM: volatile. Cannot be switched off without loosing information. However, increasing leakage current with downsizing (thinner gate oxide)

Power consumption in CMOS electronic circuit per cm<sup>2</sup>

Major benefit in introducing non-volatility in CMOS components in terms of energy savings



6 System Driver Chapter 2010 Updates

Figure SYSD11 SOC Consumer Stationary Power Consumption Trends—UPDATED

B.DIENY 30st August 2011

### Benefit from CMOS/magnetic hybrid architecture: Example of Magnetic non-volatile Full Adder

- Based on

S.Matsunaga et al, *Applied Physics Express*, vol. 1, 2008. Hitachi+Tohoku University

- Dynamic Current Mode Logic
  - Dynamic consumption reduction
  - Footprint reduction
- MTJs
  - One input is made non-volatile (instant startup, security)
  - Drastic static consumption reduction
  - Footprint reduction
- Demonstrator : CMOS 0.18µm,
- MTJs size: 200X100nm<sup>2</sup>

|                | CMOS     | Hybrid            |
|----------------|----------|-------------------|
| Delay          | 224 ps   | 219 ps            |
| Dynamic Power  | 71.1 µW  | 16.3 µW           |
| Writing Time   | 2 ns/bit | 10 (2) ns/bit     |
| Writing Energy | 4 pJ/bit | 20.9 (6.8) pJ/bit |
| Standby Power  | 0,9 nW   | 0 nW              |
| Surface        | 333 µm²  | 315 µm²           |
|                |          |                   |



### Communication logic ⇔ memory in CMOS-only microelectronics

- Large mismatch between processor speed and memory speed
  - Low Throughput (« VonNeumann bottleneck »)
  - Slow Access time (« Memory wall »)
  - $\rightarrow$  Processors keep waiting for data !

400MHz 2GHz
CMOS memory Logic
Si

- Improved by using a memory hierarchy
  - $\rightarrow$  Cache memory (e.g. post'it)
  - $\rightarrow$  Complex architecture, high cost in bandwidth & energy



### Towards a tighter integration between logic and memory

Same technology as for MRAM

Benefit from "Above IC" technology

With CMOS technology only:

With hybrid CMOS/magnetic:

"Logic-in memory"



-Slow communication between logic and memory -few long interconnections -Large capacitive dynamic losses -complexity of interconnecting paths -large footprint on wafer -Non-volatility in logic -Large static and dynamic energy saving ("normally-off electronics") -Fast communication between logic and memory -Numerous short vias -Simpler interconnection paths -Smaller footprint on wafer

### New paradigm for architecture of complex electronic circuit (microprocessors...)



**B.DIENY** 

## Which memory technology could be used for logic-in-memory architecture ?

For logic in memory applications, NVM are required with the following characteristics: -Can be grown in back-end process (above CMOS)

-Small, dense

-Fast (short write and read cycles, a few ns) -Infinite endurance (10<sup>16</sup>cycles)



Although not the best in each category, MRAM is the only memory which scores everywhere + moderate power (no high voltage), radiation-hard, easy to embed

B.DIENY 30st August 2011

## Magnetic non-volatile flip-flop

NEC Empowered by Innovation

Home > News Room > NEC develops a nonvolatile magnetic flip flop that enables standby-power-free SoCs

### NEC develops a nonvolatile magnetic flip flop that enables standby-power-free SoCs





**B.DIENY** 

▶ ноте

## Reconfigurable hybrid CMOS/MTJ logic circuits (M-FPGA)

<u>Reconfigurable</u>: Same hardware can be reconfigured to achieve different functionalities. Example: Magnetic Field Programmable Gate Arrays (M-FPGA)



<u>Advantages of hybrid CMOS/MTJ technology</u>: Instant-on start, ultrafast and unlimited reconfiguration, shadowed reconfiguration, reduced power consumption, reduced footprint on wafer.



## **REPROGRAMABLE MAGNETIC FPGA**

0

010101



100



| ⊳ | Home                 |
|---|----------------------|
| ~ | News                 |
|   | D Press Releases     |
|   | E-Newsletter         |
| Þ | Products & Solutions |
| Þ | Support              |
| Þ | Corporate            |
| Þ | Careers              |
| Þ | Contact Us           |
|   |                      |

#### Press Releases

09-06-10 08:39

#### Menta and LIRMM Launch Manufacturing of World's First MRAM-based FPGA

MONTPELLIER, France, June 9, 2010 --- Menta SAS and LIRMM, an embedded programmable logic provider of embedded-FPGA Intellectual Property (IP) and a joint CNRS and University of Montpellier 2 research laboratory, today confirmed the tape out of world's first MRAM-based FPGA. The MRAM-based FPGA leverages key innovations including non-volatile magnetic memory and patentprotected circuitry enabling compact integration of MRAM and embedded-FPGA. solutions.





| # LUT 4                                | 1444                        |
|--|-----------------------------|
| # TILES                                | 361 (19x19)                 |
| # Sequential elements                  | 1444                        |
| # of MTJs                              | 187 720                     |
| # of Transistors                       | <b>9.</b> 10 <sup>6</sup>   |
| Silicon Area                           | 21mm <sup>2</sup>           |
| MRAM<br>Reconfiguration Tile<br>Energy | 9 nJ                        |
| MRAM Restoration<br>Tile Energy        | 25,5 pJ                     |
| Clock Frequency                        | 100 MHz                     |
| Full configuration time                | 72us + 93K Clock<br>cycles  |
| Tile reconfiguration                   | 200ns + 260 Clock<br>cycles |
| # Input/Output                         | 76 Input / 76<br>Output     |



spintec

### Electric field controlled of magnetic properties in MRAM.

### Supposed to reduce power consumption in comparison to current controlled MRAM

Electric-field effects on thickness dependent magnetic anisotropy of sputtered MgO/Co40Fe40B20/Ta structures,

M. Endo, S. Kanai, S. Ikeda, F. Matsukura, H. Ohno, Appl.Phys.Lett.96, 212503 (2010)



Variation of coercivity with electrical field; reorientation from out-of-plane to inplane magnetization possible with E.

Benefit on power consumption in comparison to Spin Transfer Torque switching current control) has to be evaluated considering the whole architecture. Here energy  $CV^2/2$  to pay.

## •Neuromorphic architecture (next talk G.Bourianoff).

Totally different architecture mimicking the brain working principle: neurons interconnected by synapses (reprogrammable interconnections with resistance varying according to the history of the current flowing through them) (memristor). Analogic working principle.

Redox RAM may be better adapted for this type of application (as synapses) than MRAM because of their larger  $\Delta R$ variation (~10 vs ~2) and easier to implement memristor capabilities. MRAM are best for binary electronics.

**B.DIENY** 



- •Superconducting circuits based on Josephson junctions (RSFQ= Rapid Single Flux Quantum logic): May be quite worth for large scale computers or server farms.
- •The energy required to cool would be now much lower than the gain in dissipated energy.

Run at frequency of 100-500GHz
Power consumption about 10<sup>5</sup> times lower than CMOS semiconductors circuits
Compatible with CMOS circuitry





### Ireland Summer School for Nanotechnology

A processor node is composed of eight SFQ processors

### Quantum computing?

Complex at all levels: Qubits with sufficiently long decorrelation time, algorithms to perform operations, working temperature....

Only very few algorithms have been proposed taking advantage of manipulation of quantum states:

-Peter Shor 1994: factorization,

-Grover 1996: searching a particular string within an unsorted database of N string (time proportional to  $N^{1/2}$ )

-Cryptography (security provided by manipulation of entangled states).

May be useful for very specific applications, particularly secured communications but not for general purpose computing in the next 20years.



## CONCLUSION 1

 Raising interest for MRAM in microelectronics industry

•Thermal Assistance ( $T_{write} \sim 250^{\circ}$  C) in MRAM allows to extend the downsize scalability of MRAM written both by field or by STT.

•CMOS/magnetic integration more and more reliable (Everspin products since 2006, magnetic back-end lines at Tower, TSMC, Samsung, Hynix ...)



•MRAM physical scalability down to sub-20nm demonstrated with very encouraging performances for cache applications (speed <10ns, density ~8F<sup>2</sup>, cyclability >10<sup>16</sup>,..)

•Magnetic materials and phenomena may look complicate but already a long industrial history (hard disk drives).



## CONCLUSION 2

•Boolean logic has still way to go. Introducing non-volatility in logic thanks to embedded non-volatile memory holds great potential in terms of energy savings, speed of applications and security of data (logic-in-memory, normally-offelectronics, security applications)...

•Neuromorphic architectures look very promising (Analogic approach).

•Quantum computing may be useful for very specific applications (secured transmission of data) but no clear route towards general purpose computing.



## Acknowledgements







B.DienyL.IR.SousaJ.OJ.HeraultI.FS.BandieraM.Y.Hadj-LarbiB.IB.RodmacqH.IS.AuffretS.AM.SouzaV.FL.NistorJ.F

L.Buda-Prejbeanu J.C.Toussaint I.Firastrau M.Chsiev B.Belhadji H.Bea S.Amara V.Baltz J.Moritz

O.Redon I.L.Prejbeanu **B.Delaet** K.Mackay **M.T.Delaye** L.Lombard **M.C.Cyrille** E.Gapihan **C.Ducruet** Y.Conraux **C.Portemont** J.Shin **K.Azizpor D.Beery** Y.Cohen **J.Reid** 

Work partly supported by the projects

RAMAC (ANR 2007) CILOMAG (ANR 2007) NANOINNOV SPIN (2009)

HYMAGINE (ERC2009)



ntec B.DIENY

30st August 2011

# Back slides



30st August 2011

**B.DIENY** 

## ITRS ERD Roadmap 2010

Assessment of the Potential & Maturity of Selected Emerging Research Memory Technologies Workshop & ERD/ERM Working Group Meeting (April 6-7, 2010)

> Jim Hutchby & Mike Garner July 23, 2010

The outcome of this study is the ERD/ERM working groups identified Spin Transfer Torque MRAM and Redox RRAM as emerging memory technologies recommended for accelerated research and development leading to scaling and commercialization of Non-volatile RAM to and beyond the 16nm generation.











| Summary o  | of differences  |
|--|---|
| MRAM   | ReRAM   |
| "Unlimited" cyclability (>10 <sup>16</sup> cycles)               | Cyclability ~ 10 <sup>6</sup> cycles,<br>similar to PCRAM                                     |
| Narrow distribution of R <sub>min</sub> / R <sub>max</sub>       | Larger distribution of R <sub>min</sub> / R <sub>max</sub>                                    |
| 1Mbit: $5k\Omega \pm 0.3k\Omega$ 12k $\Omega \pm 0.8k\Omega$     | <b>6Kbit: 3-6k</b> Ω / <b>10k</b> Ω - <b>300k</b> Ω   |
| Bilevel resistance<br>Multilevel possible but not straighforward | "Natural" continuous change of R<br>Multilevel capability easier to implement                 |
| Moderate ∆R : R <sub>max</sub> /R <sub>min</sub> ~2-3            | Large ∆R : R <sub>max</sub> /R <sub>min</sub> ~5 - 50   |
| Personal c   | onclusion:  |
| More adapted for <u>binary electronics</u><br>"0" and "1"        | More adapted for<br><u>Memristor applications</u><br>$\Rightarrow$ Neuromorphic architectures |
| Spintec B.DIENY 30st August 2                                    | 2011 Ireland Summer School for Nanotechnology   |

## MTJ ELECTRICAL COMPACT MODEL

High-Speed compact model  $\rightarrow$  Electrical behavior of MTJ written by field, STT and with/without thermal assistance.

SPECTRE (5.0) compatible (CADENCE platform analog solver).



## Non-volatile SRAM









### R-SRAM ©





30st August 2011

**B.DIENY**