



Transitioning beyond classical CMOS Chronicle of a (R)evolution foretold

Marc Heyns

imec, Kapeldreef 75, B-3001 Leuven, Belgium also at Metallurgy and Materials Engineering Department, K.U. Leuven



Evolution ...

"It is not the strongest of the species that survive nor the most intelligent but the one most responsive to change."



Charles Robert Darwin 1809 - 1882

On the origin of species (1859)

imec

© IMEC 2011

Marc Heyns



Or revolution ...



Karl Heinrich Marx 1818 - 1883 "When people speak of ideas that revolutionize society, they do but express the fact that within the old society, the elements of a new one have been created."

Manifesto of the Communist Party (1848)

imec

Questions to be addressed ...

Will the transition be evolutionary or revolutionary ?

- What will the driving forces be ?
- How can simulation lead the way ?
- Could the transition be 'disruptive' ?
- Who will be the leaders, winners and losers ?



© IMEC 2011

In order to answer these questions we will engage in some time travel....



LEUVEN









November 16, 1904: Sir John Ambrose Fleming invents and patents the vacuum tube

(the US Supreme Court later invalidated his US Patent claiming prior art).





Lilienfeld FET transistor

Lilienfeld could not build FET because of excessive surface states at the interface between the oxide and the semiconductor. Charges were so numerous that current flowed with zero bias.

See Story, Page 7 of SGT

Figh

11+2-11

LE LILIENFELO

lad Det. 8, 1998 Fig1.

1

1,745,175

It was only possible to turn OFF the device by driving the carriers deep (now called a "depletion mode" FET). Charges were such that only n-type semiconductors could be used.



Fig.1.

-20

26 13

Pig.C.

17 Carer Sulfate

Aleminum Oxide

Curver Sullide



6

Classical

physics

Solid state

physics



Engineering, University of Pennsylvania. Formed Eckert & Mauchly Computer Co. and built the 2nd computer, "Univac".

1946 Went bankrupt in 1950.

		_		_			_	- C	the second s	_	
Year	1900	1920	1940	1960	1980	2000	2020	2040	2060	2080	

KATHOLIEKE UNIVERSITEIT



The first transistor was invented at Bell Laboratories on December 16, 1947

by William Shockley, John Bardeen and Walter Brattain.

The word "transistor" comes from its ability to regulate and switch current (TRANSfer resISTOR).



imec

© IMEC 2011



Jack Kilby and first Germanium IC



First silicon IC chip made by Robert Noyce of Fairchild in 1961

Classical physics Solid state physics

Invention of the integrated circuit In 1958 and 1959, Jack Kilby at Texas Instruments and Robert Noyce at Fairchild Camera, came up with a solution to the problem of large numbers of components, and the integrated circuit was developed.





Nuvistors

RCA's (1959) introduction of the Nuvistor vacuum tube, heralded one of the attempts of tube manufacturers to hold onto a major portion of the small–signal amplification market.

The Nuvistor is a thimble-sized vacuum tube (enclosed in miniature metal rather than glass) that promised high-reliability, low-noise, and low-power operation.





First nano award

In 1959, when Richard Feynman suggested the possibility of building structures one atom or molecule at a time, the idea seemed fantastic. Feynman offered a \$1,000 prize to the first person who could make a working electric motor that would fit inside a cube that measured 1/64 of an inch on each side. He guessed it would be a long time before he had to pay up. But just two and a half months later, William McLellan, a physicist at the University of California Institute of Science and Technology, claimed the prize. Working on his lunch breaks with a microscope, toothpick, and watchmaker's lathe, McLellan assembled a motor that met Feynman's requirements.



Marc Heyns





IBM-PC Model 5100 (1975)

IBM-PC Model 5150 (1981)

Release of the first IBM PC in 1975

The Model 5100 used a proprietary IBM processor called the PALM (for Put All Logic in Microcode). The 5100 shipped with 16K to 64K of memory, used a tape drive for program storage, and depending on configuration the machine sold for \$8,975 to \$19,975.





"Discovery" of graphene.....

The Nobel Prize in Physics 2010 was awarded jointly to Andre Geim and Konstantin Novoselov "for groundbreaking experiments regarding the two-dimensional material graphene"



IMEC © IMEC 2011

Marc Heyns

LEUVEN 13



Intel processors (45 nm technology node) integrate high-*k*/metal gates stacks, allowing improved performances and reduced power consumption.



imec

© IMEC 2011

Marc Heyns

LEUVEN

State-of-the art



INTEL introduces FinFETs in the 22 nm technology

3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing "fully depleted" operation.



State-of-the art: EUV litho performance



imec © IMEC 2011

LEUVEN 17



imec © IMEC 2011

A look into the future.....



Ge and III/V selective growth on Si wafers

Local selective growth after STI allows integration of Ge and III/V materials on Si wafers, also for FinFETs.



imec © IMEC 2011

LEUVEN 20

Ge and III/V CMOS by wafer bonding



InGaAs 50 mm ALD-ALO. Ge(001) Fig. 3 Photograph of an InGaAs-on-Ge wafer. A

nMOSFETs and Ge pMOSFETs on Si substrates Fig. 2 Process flow for fabricating InGaAs-on-Ge wafers using the with BOX layer.

ALD-ALO, DWB technique.



wafer with an ALO, BOX layer. Ta Al2O3 InGaAs

2-inch InGaAs layer integrated on a 4-inch Ge





Fig. 5 Cross-sectional TEM image of the MOS interfaces of (a) 50-nm-thick InGaAs-OI nMOSFET and (b) of Ge pMOSFET with Ta/Al,O, metal-gate/high-k gate-stack.

Fig. 4 III-V/Ge CMOS fabrication process flow of InGaAs-OI nMOSFETs and Ge pMOSFETs with Ni-based metal S/D on an InGaAs-on-Ge wafer.

M. Yokoyama et al, VLSI 2011

Introducing strain in Ge devices

Compressively strained Ge is mandatory to outperform sSi pMOSFETS Transfer sSi technologies to compressively strained Ge channels using GeSn



45nm compressive Si pMOSFET from INTEL





imec

MOSFET architecture

Implant Free Quantum Well (IFQW) device



- Extrinsic currents limited by R_s of 15 Ω .mm
 - due to 20 µm spacing between S/D metal and gate



A look into the future.....

Theory predicts that the ground state of a suitable graphene bilayer may be an above-roomtemperature Bose-Einstein condensate corresponding to a coherent superposition of excitons. A logic device based on such a superfluid condensate of excitons is the bilayer pseudospin FET (BiSFET), which controls the presence or absence of the condensate via applied gate voltages.



S.K. Banerjee et al, IEEE ELECTRON DEVICE LETTERS, VOL. 30, NO. 2, 158, FEBRUARY 2009

First demonstration of new devices based on 2D materials (i.e. graphene)





Classical

Other 2-D materials: Silicene

- Silicene is the Si equivalent of graphene.
 Promising results have been obtained on silicene nanoribbon fabrication on Ag surfaces.
- Can also be made on AIN









STM images of straight, parallel 1D silicon nanostructures grown on a Ag(110) surface. (a) Large view (42×42 nm2, filled states); (b) 3D view (12×12 nm2, filled states); and (c) detailed view (6.22×6.22 nm2, filled states).

Filled-states STM image, $11 \times 10 \text{ nm2}$ (V = -3.3 V, I = 1.90 nA) of the dense array of SiNRs forming a 1D grating with a pitch of $\sim 2 \text{ nm}$ (a); ball model of the corresponding calculated atomic structure (b).

26

P. De Padova et al, Appl. Phys. Lett. 96, 261905 (2010), B. Aufray et al, Appl. Phys. Lett. 96, 183102 (2010)

imec	© IMEC 2011	Marc Heyns	KATHOLIEKE UNIVERSITEIT

3D Topological insulators



Topological insulators in Bi₂Se₃, Bi₂Te₃ and Sb₂Te₃ with a single Dirac cone on the surface

Haijun Zhang¹, Chao-Xing Liu², Xiao-Liang Qi³, Xi Dai¹, Zhong Fang¹ and Shou-Cheng Zhang³*



Energy and momentum dependence of the LDOS

 Sb_2Se_3 has no surface state

A look into the future.....



III/V pFET



6000

© IMEC 2011

Marc Heyns

29

Y. Zhang et al., J. Appl. Phys. (2010)

A look into the future.....



TunnelFET challenge: ON-current

... with SS < 60 mV/dec but with (too) low ON current



Alan C. Seabaugh and Qin Zhang, Proceedings of the IEEE, Vol. 98, No. 12, p. 2095, 2010

TunnelFET challenge: ON-current

... with SS < 60 mV/dec but with (too) low ON current



TunnelFET implementation



Extensive modeling effort to calibrate tunneling efficiency (using P-i-N diodes)

- Exploration of new device concepts with improved field control
- Integration of demonstrators (vertical & horizontal) in progress

The pinch-off nanowire MOSFET A junctionless device

- Negative gate voltage will push the majority carriers (electrons) to the middle of the wire. For sufficient negative gate voltage the channel is pinched off.
- No source and drain needed





IMEC 2011

A look into the future.....





imec © IMEC 2011

LEUVEN 36

"More Moore" vs "More-than-Moore"



imec © IMEC 2011

SiGe MEMS technology For tight integration with driver IC

Different above CMOS MEMS approaches					
	AI	Poly-SiGe			
Post CMOS integration	yes	yes			
Fracture strength [GPa]	0.2	> 2			
Mechanical Q	low	> 10.000			
Reliability	creep: hinge memory effect	No creep			

Poly-SiGe:

- better mechanical properties than AI: higher strength and Q factor
- better reliability properties than AI: less creep and fatigue



CMOS integrated SiGe gyroscope

SiGe integrated micro-mirrors





SiGe cantilever array





Sensors everywhere



The 2010 Trend Watch Sensor Survey Results HOT SENSOR TECHNOLOGIES



e-nose: sensing in complex environments



Die = 8.8 mm x 8.8 mm, 160 resonators

© IMEC 2011

Body area network examples Personal healthcare & lifestyle solutions



Necklaces/patches

Watch-type

Headsets

Base Stations



Autonomous wireless sensor node

Harvester Rectifier Power Mgt. Start-up time Transmission

- : 17 µW, 3.0 8.5 V
- : η **= 60%**

: 2.2 – 4.2 V



- Start-up time : < 1 minute capacitor charging
 - n : 15 seconds + charging



autonomy by 10 μ W power consumption



Energy harvesting





Electrostatic energy harvester





imec



Storage for micro systems:

- All Solid-State devices (integrated systems)
- Microelectronic fabrication techniques

Size determines total capacity:

 High energy density even more important for small form systems



LEUVEN



The importance of economics....



Cost of semiconductor research is increasing dramatically....

Chip Making R&D Versus Revenues

(Worldwide in \$M)



...while growth rate of semiconductor revenues is reduced



imec © IMEC 2011

LEUVEN 49

Joint multi-disciplinary R&D



Conclusions

Will the transition be evolutionary or revolutionary ?

Continuous progress occurs, but once in a while small revolutions happen (but often their importance is only recognized much later...)



Eugène Delacroix Liberty leading the people (1830)

imec

© IMEC 2011

LEUVEN 52

Will the transition be evolutionary or revolutionary ?

Continuous progress occurs, but once in a while small revolutions happen (but often their importance is only recognized much later...)

- What will the driving forces be ?

Value to customers (i.e. "More than Moore") Economics (boundary condition)

- How can simulation lead the way ?

Theory starts to run ahead of experimental evidence In the world of quantum mechanics simulation is of key importance

- Could the transition be 'disruptive' ?

Why not? (e.g. bio inspired systems...)

Who will be the winners and losers?

The winners will be the companies that see the revolution coming, quickly adapt to change and successfully team up in joint multidisciplinary R&D to continuously innovate.

The losers will be everybody else....





ASPIRE INVENT ACHIEVE

