

Host Bus Adapter Schematics for Intel(R) 8134x I/O Processors

February 2007



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

Code names presented in this document are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, IPLink, Itanium, Itanium Inside, MCS, MMX, Qplus, OverDrive, PDCharm, Pentium, Pentium Inside, skool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All Rights Reserved.



Contents

1.0 Schematics Overview	7
1.1 Product Descriptions	7
1.2 CRB Block Diagrams	7
2.0 CRB Top View	9
3.0 Power Regulators Top View	10
4.0 DIP Switches	11
5.0 Module Contents	12
6.0 SDRAM	13
7.0 Storage/PCI-Express	14
8.0 PCI-X Bus	15
9.0 Peripheral Bus/ Misc	16
10.0 Power/ Filters	17
11.0 Power	18
12.0 Ground/ No Connects	19
13.0 Differential Oscillator 125 MHz	20
14.0 PCI-EXPRESS Edge Connector	21
15.0 DDR2 DIMM Socket	22
16.0 VTT Generation and DIMM Power	23
17.0 SAS Connector 4X1 Internal (Dual Stacked)	24
18.0 SAS Connector X4 Internal	25
19.0 SGPIO/ HD LED MUX	26
20.0 PCI-X Straddle Mount (SM) Slot	27
21.0 VREG 3P3V_BUCK	28
22.0 GBE_82545GM_Module - 1	29
23.0 GBE_82545GM_Module - 2	30
24.0 GBE_82545GM_Module - 3	31



25.0 Flash - 8M	32
26.0 NVSRAM	33
27.0 PBI Auxiliary Connector	34
28.0 CPLD Version A Module	35
29.0 Buzzer	36
30.0 RS232_Dual_MOD	37
31.0 JTAG_CONN_Module	38
32.0 VREG +1P2V Linear (Not Populated)	39
33.0 VREG 1P8V Linear (Not Populated)	40
34.0 VREG 1P8V_5_BUCK	41
35.0 VREG 1P2V_BUCK	42



Revision History

Date	Revision	Description
February 2007	002	Added Differential Oscillator 125 MHz page.
September 2006	001	Initial release.



§ §



1.0 Schematics Overview

This manual provides the Host Bus Adapter schematics for Intel(R) 8134x I/O Processors.

1.1 Product Descriptions

The products available from Intel in the 8134x family include:

- Intel® 81348 I/O Processor-based host bus adapter with 8-port SAS/SATA controller.
- Intel® 81341 I/O Processor-based host bus adapter with one processing core.
- Intel® 81342 I/O Processor-based host bus adapter with two processing cores.
- Intel® 413808 I/O Controller-based host bus adapter with 8-port SAS/SATA controller and 800 MHz SAS engine
- Intel® 413812 I/O Controller-based host bus adapter with 8-port SAS/SATA controller and 1200 MHz SAS engine





Note: The Intel® 81348 and Intel® 81341 and Intel® 81342 products are I/O Processors (8134x). The Intel® 413808 and Intel® 413812 products are I/O Controllers (4138xx). In this manual for simplicity, we refer to all products as "processors".


Contact your Intel Representative for more product information.

1.2 CRB Block Diagrams

Figure 1 shows the product block diagrams.

CRB Block Diagrams










CRB TOP VIEW


MODIFIED	BOARD REV	DRAWING REV
Tue Aug 15 09:39:13 2006	-700	5.00

SEQUENCING REQUIREMENT:
 1.2V RAILS MUST TURN ON BEFORE OR EVEN WITH 1.8V RAILS
 1.2V RAILS MUST TURN OFF AFTER OR EVEN WITH 1.8V RAILS



CKE LATCH CIRCUIT ONLY REQUIRED FOR BATTERY BACKED MEMORY IMPLEMENTATIONS.





SWITCH SETTINGS

10 POSITION SWITCH

SWITCH #	ON	OFF
1	8 BIT FLASH INTERFACE	16 BIT FLASH INTERFACE
2	PCI CONFIGURATION ENABLED	PCI CONFIGURATION DISABLED (RETRY)
3	HOLD CPU X0 IN RESET	X0 CPU ACTIVE AFTER RESET
4	HOLD CPU X1 IN RESET	X1 CPU ACTIVE AFTER RESET
5	533 MHZ DDRII SDRAM INTERFACE	400 MHZ DDRII SDRAM INTERFACE
6	6 ON, 7 ON, 8 ON = ATU: 8 PORTS, TPMI: 0 PORTS	6 OFF, 7 ON, 8 ON = ATU: 4 PORTS, TPMI: 4 PORTS
7	6 ON, 7 ON, 8 OFF = ATU: 7 PORTS, TPMI: 1 PORT	6 OFF, 7 OFF, 8 OFF = ATU: 0 PORTS, TPMI: 8 PORTS
8	6 ON, 7 OFF, 8 ON = ATU: 6 PORTS, TPMI: 2 PORTS	ALL OTHER DEVICE FUNCTION SELECT CONFIGS RESERVED
9	FIRMWARE TIMER DISABLED	FIRMWARE TIMER ENABLED
10	RESERVED	DEFAULT

JUMPER

INSTALL	EMPTY
RAID DISABLED	RAID ENABLED

3 POSITION SWITCH - PCI MODE


SWITCH #	1	2	3
1	ANY	ON	ON
2	ANY	ON	OFF
3	ON	OFF	ANY
4	OFF	OFF	ANY

8134x MODULE

- 2 - SDRAM
- 3 - STORAGE/PCI-EXPRESS
- 4 - PCI-X BUS
- 5 - PERIPHERAL BUS/MISC
- 6 - POWER/FILTERS
- 7 - POWER
- 8 - GROUND/NO CONNECTS

REVISIONS

- 0.3 - SEP 18: PINOUT CHANGES INCORPORATED
- 0.4 - SEP 29: PORT NAME CHANGES, CORRECT DDR CLOCK SWAPPING
- 0.5 - SEP 29: RELEASE FOR CHECK
- 0.51- OCT 01: PCI_REQ64 -> PCI_REQ64_N
- 0.52- OCT 05: MOST OF THE BLOCK REVIEW FEEDBACK INC.
- 0.53- OCT 12: FIX REQ0 AND CNT0 DIRECTIONS
- 0.54 OCT 12: RESIZED MODULE SYMBOL
- 0.55 OCT 19: REMOVED SOME DECOUPLING, CHANGED SOME TO 0603
- 0.56 OCT 28: CHANGED DDR_MCAL1 SIZE TO 0402
- 0.57 OCT 29: ADDED PULLUPS ON SMB SIGNALS AND WARM_RST_N
- 0.58 NOV 1: ADJUSTED DECOUPLING TO NEW RECOMMENDATIONS
- 0.59 NOV 10: ADDED_SL_TEST<31.0>
- 0.60 DEC 9: CHANGED 4.7NH IND TO -.024
- 0.70 DEC 14: ADDED PCI_CLKOUT_R AND PCI_CLKIN
- 0.71 JAN 7: ADDED SPF GAP TO PCI_CLKIN
- 0.72 FEB 28: ECOR: RENAMED VECTORED NETS TO HAVE VECTOR LAST
- 0.73 MAR 08: RENAMED PLL_VCC3P3_LX NET TO PLL_VCC3P3_LX
- 0.74 APR 11: RENAMED S_CLK_N/P TO S_CLK0_N/P, SWAPPED ASSIGNMENTS OF PINS H15 WITH H20 (S_CLK0_N WITH VSS) AND H16 WITH H21 (S_CLK0_P WITH VSS)
- 0.75 OCT 14: UPGRADED IOP TO A1 IIPN
- 0.76 DEC 23: DEROPULATED P_CLKIN GAP
- 0.80 FEB 10: MODIFIED SL PART FOR 800MHZ B0 VERSION




SHEET



8134x MODULE CONTENTS


MODIFIED
Fri Feb 10 08:54:38 2006



BOARD REV
-600

DRAWING REV
5.00









THERM_ALERT CAN BE USED TO GENERATE AN INTERRUPT

THERMOSTAT_N CAN BE USED TO CONTROL A FAN OR THROTTLE A CPU CLOCK

THERMADM1032ARM HAS INTERNAL THERMOMETER AS WELL AS THERMAL DIODE ATTACHMENT. PLACE FOR MONITORING AMBIANT BOARD AIR

KEEP THERMDA AND THERMDC < 6 INCHES

ROUTE THERMDA AND THERMDC TOGETHER WITH GROUND GUARD TRACES ON EACH SIDE


KEEP SWITCHING SIGNALS AWAY FROM THERMDA AND THERMDC


SHEET 8134x PERIPHERAL BUS / MISC


MODIFIED Fri Feb 10 08:52:09 2006


BOARD REV -700

DRAWING REV 5.00












REVISIONS
 0.5: INITIAL RELEASE
 0.6: CHANGED XTAL AND LOAD CAPACITOR TO MORE AVAILABLE COMPONENTS.
 0.7: CHANGED SERIES CAPS TO COMMON PARTS. MADE REFDES HARD
 0.8: CHANGED 10 OHM RESISTOR TO 0402.
 0.9: CHANGED REFDES TO SOFT. ADDED DIFF PAIR LAYOUT NOTE.


CELL	osc_125m_mod	SHEET	DIFFERENTIAL OSCILLATOR 125 MHZ	MODIFIED	Sun Apr 10 17:33:10 2005	BOARD REV	-700	DRAWING REV	5.00
MASTER PROJECT	shohola_creek_sch								

MODULE REVISIONS:
 0.1: DESIGN REVIEW
 0.51: SWAPPED PE_T AND PE_R CONNECTIONS
 ALL SIGNALS HAVE PE PREFIX
 ADDED BUBBLES FOR ACTIVE LOW SIGNALS
 0.52: CHANGE SIGNAL NAMES FOR VECTORS, ADD CONSTRAINTS
 0.53: MOVED TEXT ON MOD SYMBOL, MOVED C NET LABELS TO CONNECTOR SIDE
 0.54: CHANGED PE_TDO TO IN, PE_TDI TO OUT
 0.55: ADDED BACKPLANE DETECT SIGNAL ON PIN A32.










REVISIONS
 0.5: INITIAL RELEASE
 0.6: SWAPPED SAS LANES TO IMPROVE ROUTING.



LAYOUT NOTE:
 PLACE AC COUPLING CAPS NEAR EITHER
 SOURCE OR DESTINATION

SAS SIGNALS FROM 8134x IO PROCESSOR TO X4
 INTERNAL SAS CONNECTOR SWAPPED TO MINIMIZE VIAS.
 8134x B0 WILL ENABLE REORDERING SGPIO TRANSMIT
 ORDER TO MATCH LANE SWAPS ON BOARD.

SAS LANE CONNECTIONS

8134x	X4 INTERNAL SAS CONNECTOR
LANE 0	LANE 2
LANE 1	LANE 1
LANE 2	LANE 3
LANE 3	LANE 0

SHEET


SAS CONNECTOR X4 INTERNAL

MODIFIED
 Tue Jan 31 16:56:12 2006


BOARD REV
 -700


DRAWING REV
 5.00

REVISIONS
 0.5 INITIAL RELEASE
 1.0 ECO460829 REVERSED SCLOCK AND SLOAD SIGNAL CONNECTIONS



SHEET SGPIO / HD LED MUX MODIFIED Fri Mar 31 11:24:33 2006 BOARD REV -700 DRAWING REV 5.00






REVISION LIST
 REVISION 0.5 INITIAL RELEASE.
 REVISION 0.51 COMPENSATION CIRCUIT RC NETWORK VALUES CHANGED.
 REVISION 0.52 REMOVED HARD REFDES ATTRIBUTES.

LAYOUT GUIDE

- 1) PLACE IC DECOUPLING CAPACITORS AS CLOSE TO IC PINS AS POSSIBLE. KEEP SEPARATE THE POWER GROUND PLANE AND THE SIGNAL GROUND PLANE. PLACE THE INPUT CERAMIC DECOUPLING CAPACITOR DIRECTLY ACROSS AND AS CLOSE AS POSSIBLE TO THE HIGH-SIDE MOSFETS' DRAIN AND THE LOW-SIDE MOSFETS' SOURCE. THIS IS TO HELP CONTAIN THE HIGH SWITCHING CURRENT WITHIN THIS SMALL LOOP.
- 2) CONNECT INPUT, OUTPUT, AND VL CAPACITORS TO THE POWER GROUND PLANE; CONNECT ALL OTHER CAPACITORS TO THE SIGNAL GROUND PLANE.
- 3) PLACE THE INDUCTOR CURRENT-SENSE RESISTOR AND CAPACITOR AS CLOSE TO THE INDUCTOR AS POSSIBLE. MAKE A KELVIN CONNECTION TO MINIMIZE THE EFFECT OF PC BOARD TRACE RESISTANCE. PLACE THE INPUT BIAS BALANCE RESISTOR AND BYPASS CAPACITOR (LOCATION 1) NEAR CS_N. RUN TWO CLOSELY PARALLEL TRACES FROM ACROSS THE CAPACITOR (LOCATION 2) TO CS_P AND CS_N. PLACE THE DECOUPLING CAPACITOR (LOCATION 3) CLOSE TO CS_P AND CS_N PINS.
- 4) PLACE THE MOSFETS AS CLOSE AS POSSIBLE TO THE IC TO MINIMIZE TRACE INDUCTANCE OF THE GATE-DRIVE LOOP.
- 5) CONNECT THE DRAIN LEADS OF THE POWER MOSFETS TO A LARGE COPPER AREA TO HELP COOL THE DEVICE.
- 6) PLACE THE FEEDBACK AND COMPENSATION COMPONENTS AS CLOSE TO THE IC PINS AS POSSIBLE. CONNECT THE FEEDBACK-DIVIDER RESISTOR FROM FB TO THE OUTPUT AS CLOSE AS POSSIBLE TO THE FARTHEST OUTPUT CAPACITOR.

FSYNClN_3P3 INPUT OPTIONAL
 MAX8544 SWITCHING FREQUENCY
 SET TO 670KHZ DEFAULT.
 IF FSYNClN_3P3 IS DRIVEN, IT
 MUST BE BETWEEN 470KHZ-870KHZ.

ONLY CONNECTION
 BETWEEN PGND AND GND



REVISION	HISTORY
0.5	INITIAL RELEASE
0.51	POP OPTION ON LAN_PWR_GOOD REMOVED
0.7	RENAMED MOST NON-PCI NETS AND A FEW PCI NETS. REPLACED GROUND_EARTH SYMBOL WITH GNDF.
0.8	ADDED LAYOUT NOTE
0.9	CORRECTED EEPROM NET CONNECTIONS DUE TO EEPROM SYMBOL MODIFICATION


NOTES

- KEEP XTAL1 AND XTAL2 TRACES AS SHORT AS POSSIBLE.

MODIFIED	Sun Aug 07 10:41:31 2005	BOARD REV	-700	DRAWING REV	5.00
----------	--------------------------	-----------	------	-------------	------

REVISION	HISTORY
REVISION 0.5	INITIAL RELEASE
REVISION 0.7	REPLACED 1.5 POWER TRANSISTOR WITH BCP69-16. RENAMED POWER PLANE NETS.
REVISION 0.9	REMOVED EXTERNAL +2.5V AND +1.5V INPUT OPTION. CHANGED REFDES TO SOFT.

NOTES:



SHEET

GBE_82545GM_MODULE

MODIFIED Sun Aug 07 10:41:32 2005

BOARD REV -700

DRAWING REV 5.00

REVISION HISTORY			
REVISION	0.5	INITIAL	RELEASE.
REVISION	0.9	CHANGED	REFDES TO SOFT.


USE DECOUPLING CAPACITORS GENEROUSLY, PLACING THEM EVENLY AROUND THE 82545 GM CONTROLLER. AT A MINIMUM, USE 1 BULK CAP AND 1 HIGH FREQUENCY CAP PER SIDE OF THE CHIP. PLACE CAPS AS CLOSE TO THE CHIP AS POSSIBLE.

D



C

B



A





- NC0 A13
- NC1 B12
- NC2 B13
- NC3 C12
- NC4 A11
- NC5 A12
- NC6 C13
- NC7 C14
- NC8 D12
- NC9 D13
- F4
- F5
- NC12 H1
- NC13 H3
- NC14 H5
- NC15 J1
- NC16 J2
- NC17 J3
- NC18 J4
- NC19 J5
- J19
- J20
- NC22 K1
- NC23 K3
- NC24 K9
- NC25 K20
- NC26 L1
- NC27 L3
- NC28 L4
- NC29 M3
- NC30 N2
- NC31 T1
- D4
- D5
- C4
- E5
- B5
- E6
- D7
- C7
- E10
- B7
- A7
- C8
- E8
- E9
- D9
- C9
- B9
- D10
- A9
- C11
- B10
- C6
- A20
- B18
- M5
- E7 RESRVD 2728
- A6 RESRVD 2728
- R1 RESRVD 2930
- L20 RESRVD 2930



CONNECT CAPACITORS BETWEEN CHASSIS GROUND AND SIGNAL GROUND ON BOTH SIDES OF MAGNETICS MODULE.











NOTES:
 1) HIGH-FREQUENCY BYPASS CAPACITOR OF APPROX 0.1UF NEEDED BETWEEN VCAP & VSS PER DATASHEET.
 2) DURING A WRITE STATE AT A POWER-UP RECALL, DATA MAY BE CORRUPTED. TO AVOID THIS, PLACE A 10K OHM RES BETWEEN W_N & SYSTEM POWER (OR E_N & VCC) PER DATASHEET.
 RESISTOR MUST BE PLACE BETWEEN E_N & VCC DUE TO CONFLICT WITH 8134xS PWE POWER ON STRAPPING


REVISION HISTORY
 0.01 INITIAL RELEASE
 0.05 ADDRESSED UNNAMED NETS
 FIXED MODULE SYMBOL
 0.1 ADDED CAP & RES - ECO
 3/11/05 ADDED ECO TEXT, FIXED DOTS AND PAGE TITLE
 0.2 ECO CHANGED 10K PULL UP BETWEEN E_N & VCC PER NOTE 2
 0.3 ECO FIXED GROUND CONNECTION TIE. ASTHETICS CHANGE

SHEET	NVSRAM ECO17 TITLE CHANGE	MODIFIED Wed Jan 25 12:38:20 2006	BOARD REV -700	DRAWING REV 5.00
-------	---------------------------	--------------------------------------	-------------------	---------------------




REVISIONS
 0.1: RELEASE FOR DESIGN REVIEW
 0.2: ADDED BATTERY CONTROL SIGNALS
 RENAMED VBATT, PBI_SMBCLK & PBI_SMBDAT SIGNALS
 0.3: RENUMBERED 2X25 HEADER PINS
 CHANGED POLARITY OF PBI_AUX_CE AND PBI_NVSRAM_CE
 1.0: ADDED BBU BUS
 1.1: ECCOS: RENAMED PBI_XINT<7..6> TO PBI_XINT_N<7..6>
 1.2: CHANGED POLARITY OF BATT_PRSTN TO LOW ACTIVE BATT_PRSTN_N






REVISION LIST		
0.01	INITIAL	DRAFT 10/11/04



REVISION LIST
 0.01 INITIAL DRAFT 10/7/04
 0.2 GROUNDED PIN 2 3/2/05
 0.5 MADE ALL REFDES SOFT 3/21/05
 0.6 CHANGED NET NAMES 8/04/05




+VIN	MAX OUTPUT CURRENT
3.3V	0.81A
2.5V	1.31A
1.5V	2.0A (GUARANTEED LIMIT)

REVISION
1. REVISION 0.5

LAYOUT GUIDE

1. THE PACKAGE FEATURES AN EXPOSED THERMAL PAD ON ITS UNDERSIDE. THIS PAD LOWERS THE THERMAL RESISTANCE OF THE PACKAGE BY PROVIDING A DIRECT HEAT CONDUCTION PATH FROM THE DIE TO THE PC BOARD. ADDITIONALLY, THE GROUND PIN (GND) PERFORMS THE DUAL FUNCTION OF PROVIDING AN ELECTRICAL CONNECTION TO SYSTEM GROUND AND CHANNELING HEAT AWAY. CONNECT THE EXPOSED BACKSIDE PAD AND GND TO THE SYSTEM GROUND USING A LARGE PAD OR GROUND PLANE, OR MULTIPLE VIAS TO THE GROUND-PLANE LAYER.



SHEET


VREG +1P2V_LINEAR (NOT POPULATED)

MODIFIED
Fri Dec 23 18:13:58 2005

BOARD REV
-700

DRAWING REV
5.00

+VIN	MAX OUTPUT CURRENT
3.3V	1.13A
2.5V	2.0A (GUARANTEED LIMIT)



REVISION HISTORY

REVISION 0.5 INITIAL RELEASE
 REVISION 0.51 ADDED NO_BACKANNOTATE ATTRIBUTE.

LAYOUT GUIDE

1. THE PACKAGE FEATURES AN EXPOSED THERMAL PAD ON ITS UNDERSIDE. THIS PAD LOWERS THE THERMAL RESISTANCE OF THE PACKAGE BY PROVIDING A DIRECT HEAT CONDUCTION PATH FROM THE DIE TO THE PCB BOARD. ADDITIONALLY, THE GROUND PIN (GND) PERFORM THE DUAL FUNCTION OF PROVIDING AN ELECTRICAL CONNECTION TO SYSTEM GROUND AND CHANNELING HEAT AWAY. CONNECT THE EXPOSED BACKSIDE PAD AND GND TO THE SYSTEM GROUND USING A LARGE PAD OR GROUND PLANE, OR MULTIPLE VIAS TO THE GROUND-PLANE LAYER.


SHEET


VREG 1P8V LINEAR (NOT POPULATED)

MODIFIED
 Fri Dec 23 18:31:11 2005

BOARD REV
 -700

DRAWING REV
 5.00





REVISION LIST:
 1 REVISION 0.5
 2 REVISION 0.51
 COMPENSATION CIRCUIT VALUES CHANGED TO 0.47UF AND 510 OHM

LAYOUT GUIDE

- 1) PLACE IC DECOUPLING CAPACITORS AS CLOSE TO IC PINS AS POSSIBLE. KEEP SEPARATE THE POWER GROUND PLANE AND THE SIGNAL GROUND PLANE. PLACE THE INPUT CERAMIC DECOUPLING CAPACITOR DIRECTLY ACROSS AND AS CLOSE AS POSSIBLE TO THE HIGH-SIDE MOSFET'S DRAIN AND THE LOW-SIDE MOSFET'S SOURCE. THIS IS TO HELP CONTAIN THE HIGH SWITCHING CURRENT WITHIN THIS SMALL LOOP.
- 2) CONNECT INPUT, OUTPUT, AND VL CAPACITORS TO THE POWER GROUND PLANE; CONNECT ALL OTHER CAPACITORS TO THE SIGNAL GROUND PLANE.
- 3) PLACE THE INDUCTOR CURRENT-SENSE RESISTOR AND CAPACITOR AS CLOSE TO THE INDUCTOR AS POSSIBLE. MAKE A KELVIN CONNECTION TO MINIMIZE THE EFFECT OF PCB BOARD TRACE RESISTANCE. PLACE THE INPUT BIAS BALANCE RESISTOR AND BYPASS CAPACITOR (LOCATION 1) NEAR CS_N. RUN TWO CLOSELY PARALLEL TRACES FROM ACROSS THE CAPACITOR (LOCATION 2) TO CS_P AND CS_N. PLACE THE DECOUPLING CAPACITOR (LOCATION 3) CLOSE TO CS_P AND CS_N PINS.
- 4) PLACE THE MOSFETS AS CLOSE AS POSSIBLE TO THE IC TO MINIMIZE TRACE INDUCTANCE OF THE GATE-DRIVE LOOP.
- 5) CONNECT THE DRAIN LEADS OF THE POWER MOSFETS TO A LARGE COPPER AREA TO HELP COOL THE DEVICE.
- 6) PLACE THE FEEDBACK AND COMPENSATION COMPONENTS AS CLOSE TO THE IC PINS AS POSSIBLE. CONNECT THE FEEDBACK-DIVIDER RESISTOR FROM FB TO THE OUTPUT AS CLOSE AS POSSIBLE TO THE FARTHEST OUTPUT CAPACITOR.