intel®

28F016SV SPECIFICATION UPDATE

Release Date: May 1997

Order Number 297554-011

The 28F016SV may contain design defects or errors known as errata. Characterized errata that may cause the 28F016SV's behavior to deviate from published specifications are documented in this specification update.

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F016SV may contain design defects or errors known as errata. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683 or visit Intel's website at http://www.intel.com

Copyright © 1997, Intel Corporation

* Third-party brands and names are the property of their respective owners.



CONTENTS

REVISION HISTORY	1
PREFACE	4
SUMMARY TABLES OF CHANGES	6
IDENTIFICATION INFORMATION	9
ERRATA	10
SPECIFICATION CHANGES	31
SPECIFICATION CLARIFICATIONS	31
DOCUMENTATION CHANGES	32

REVISION HISTORY

Date of Revision	Version	Description
10/24/94	-001	Document includes all known errata to date (Original Version)
01/23/95	-002	Added: Device Revision Codes 01H and 02H. V_{CC} Deep Power-Down Current Queueable Operation Delay after Power-Up and Exit from Sleep, Power-Down, or Reset WE# and CE _x # Pulse Width High Requirements after Issuing Queueable Commands Completion with Command Error Indication and Invalid Device Operations WP# Control V_{PP} Read Current
		Deleted: Status Register Reads
		Updated: AC Characteristics for WE# and CE _X #-Controlled Page Buffer Write Operations Erase Interruptability
		Obsoleted: Non-Serviced Erase Suspend Command
02/22/95	-003	Added: Device Revision Code 03H 3.3V V _{CC} AC Read Characteristics Page Buffer Programming at 5V V _{PP}
		Deleted: Updating Global Status Register Bits 0 and 1 Active Current Consumption during Sleep Mode V _{PP} Read Current BYTE# Level during Deep Power-Down Mode Word/Byte Write Performance
		Obsoleted: WP# Control Page Buffer Programming at 5V V _{PP} Erase Interruptability

REVISION HISTORY, Continued

Date of Revision	Version	Description					
06/28/95	-004	Added: Device Revision Code 04H 3.3V V _{CC} Requirement for Optimal Power Savings Voltage and Temperature Tolerance Requirements for Program/Erase Operations at 3.3V V _{CC} /5V V _{PP} RP# Input Level Control CE#–Controlled Page Buffer Write Operations at 3.3V V _{CC} Non-Serviced Block Erase with Stuck Block Status Register Topside Package Markings					
		Deleted: Power-Up and Reset Timings					
		Updated: V _{CC} Standby and Deep Power-Down Currents					
		Obsoleted: 3.3V V _{CC} Requirement for Optimal Power Savings Non-Serviced Erase with Stuck Block Status Register					
05/01/96	-005	This is the new Specification Update document. It contains all identified errata published prior to this date.					
7/11/96	-006	Added: Device Revision Code 05H CE#-Controlled Write Operations Specification Change for Deep Power-Down Current Specification Change for Erase Suspend Current Specification Change for WE#-Controlled Write Operations Updated: 3.3V V _{CC} AC Read Specifications Obsoleted: V _{CC} Read Current V _{CC} Standby and Deep Power-Down Currents Voltage and Temperature Tolerance Requirement for Program/Erase Operation at 3.3V V _{CC} /5V V _{PP} RP# Input Level Control at 5V V _{CC} WE# and CE _X # Pulse Width High Requirement after Issuing Queueable Commands Ouscience Control and Exit from					
		Queueable Operation Delay after Power-Up and Exit from Sleep, Power-Down, or Reset AC Characteristics for WE# and CEx#-Controlled Page Buffer Write Operations Completion with Command Error Indication and Invalid Device Operations CEx#-Controlled Page Buffer Write Operations at 3.3V V _{CC}					
11/11/96	-007	Updated: Device Version Number Device Version Number and FPO Number Relationship Table					
11/15/96	-008	Added: Extended Temperature 3.3V Vcc CE#-Controlled Write Operation.					

intel

REVISION HISTORY, Continued

Date of Revision	Version	Description		
02/01/97	-009	Updated: Errata 3: 3.3V V _{CC} AC Read Specifications		
03/13/97	-010	Updated: Errata 6: 3.3V V _{CC} AC Read Specifications Errata 2: V _{CC} Standby and Deep Power Down Currents: split into two Erratum: Errata 2 and Errata 18		
		Added: Doc Change 1: Extended Temperature 3.3V V _{CC} AC Characteristics for CE# - Controlled Command Write Operations Errata 18: Standby and/or Deep Power-Down Current Surge (previously part of Errata 2)		
		 Obsoleted: Spec Change 1: Deep Power-Down Current Spec Change 2: Erase Suspend Current Spec Change 3: AC Characteristic for WE# - Controlled Page- Buffer Write at 3.3V Spec Change 4: 3.3V V_{CC} AC Read Specifications Spec Change 5: CE# - Controlled Write Operations Spec Change 6: Extended Temperature CE# - Controlled Write Operations 		
04/29/97	-011	Updated: Errata 10: Completion with Command Error Indication and Invalid Device Operations: removed device revision 05H from list of affected devices		

PREFACE

As of July, 1996, Intel's Computing Enhancement Group has consolidated available historical device and documentation errata into this new document type called the Specification Update. We have endeavored to include all documented errata in the consolidation process, however, we make no representations or warranties concerning the completeness of the Specification Update.

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This is the eleventh release of the 28F016SV Specification Update. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain additional information that was not previously published.

Functional descriptions for this product are found in the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFile[™] Memory Datasheet.

Affected Documents/Related Documents

Title	Order
28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFile™ Memory Datasheet	290528
16-Mbit Flash Product Family User's Manual	297372

Nomenclature

Errata are design defects or errors. These may cause the 28F016SV's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

Specification Changes are modifications to the current published specifications.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation.

Documentation Changes include typos, errors, or omissions from the current published specifications.

NOTE:

Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

SUMMARY TABLES OF CHANGES

The following tables indicate the Specification Changes, Errata, Specification Clarifications, or Documentation Changes which apply to the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet. Intel may fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or specification changes as noted. These tables use the following notations:

Codes Used in Summary Tables

Steps

X:	Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.
(No mark) or (Blank box):	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.
Page	
(Page):	Page location of item in this document.
Status	
Doc:	Document change or update will be implemented.
Fix:	This erratum is intended to be fixed in a future step of the component.
Fixed:	This erratum has been previously fixed.
NoFix:	There are no plans to fix this erratum.
Eval:	Plans to fix this erratum are under evaluation.
Row	
I	Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.

Errata

		Device Version Numbers									
No.	00	01	02	03	04	05	06	Page	Status	Errata	
1	Х	Х	Х	Х	Х	Х		10	Fixed	V _{CC} Read Current	
2	Х							11	Fixed	V _{CC} Standby and Deep Power-Down Currents	
3	Х	х	Х	х	Х			12	Fixed	3.3V V _{CC} Requirement for Optimal Power Savings	
4	х	Х	х	Х	х	х		13	Fixed	Voltage and Temperature Tolerance Requirements for Program/Erase Operations at 3.3V V _{CC} /5V V _{PP}	
5	Х	Х	Х	Х	Х	Х		14	Fixed	RP# Input Level Control at 5V V_{CC}	
6	Х	Х	Х	Х	Х	Х	Х	14	Doc	3.3V V_{CC} AC Read Specifications	
7	Х	Х	Х	Х	Х	Х		15	Fixed	WE# and CE _X # Pulse Width High Requirements after Issuing Queueable Commands	
8	Х	Х	Х	Х	Х	х		16	Fixed	Queueable Operation Delay after Power-Up and Exit from Sleep, Power Down, or Reset	
9	Х	Х	Х	Х	Х	Х		18	Fixed	AC Characteristics for WE# and CE _X #- Controlled Page Buffer Write Operations	
10	Х	Х	х	Х	х			19	Fixed	Completion with Command Error Indication and Invalid Device Operations	
11	Х	Х	Х	Х	Х	Х		23	Fixed	CE#–Controlled Page Buffer Write Operations at 3.3V V_{CC}	
12	Х							23	Fixed	Non-Serviced Erase Suspend Command	
13	Х	Х	Х	Х				27	Fixed	Non-Serviced Block Erase with Stuck Block Status Register	
14	Х	Х	Х					27	Fixed	Erase Interruptability	
15	Х	Х	Х					28	Fixed	WP# Control	
16	Х							28	Fixed	Page Buffer Programming at 5V V_{PP}	
17	Х	Х	Х					29	Fixed	Topside Package Marking	
18	Х	х	Х	х				30	Fixed	Standby and/or Deep Power-Down Current Surge	



Specification Changes

	Device Version Number					nber				
No.	00	01	02	03	04	05	06	Page	Status	Spec Change
								31		None in this Specification Update revision.

Specification Clarifications

Number	Device Version Number					nber	Page	Status	Specification Clarification
							31		None in this Specification Update revision.


Documentation Changes

Number	Document Revision	Page	Status	Documentation Change
1	-005 -006	32	Doc	Extended Temperature 3.3V V_{CC} AC Characteristics for CE# - Controlled Command Write Operations

IDENTIFICATION INFORMATION

Markings

The Finished Processing Order (FPO) number identifies the device's testing date. The FPO number correlates to a specific a Device Version Number, as illustrated below:



FPO Number Location and Clarification

		FPO Number	
Stepping	Device Revision Code ⁽¹⁾	Work Week	Year
A-0	00H	≤34	1994
A-1	01H	≥35 ⁽²⁾	1994
	02H	≥01	1995
	03H	≥14	1995
	04H	≥27	1995
A-2	05H	≥31	1995
A-4	05H	≥09	1996
B-1	06H	≥28	1996

Device Version Number and FPO Number Relationship to Specific Component Stepping

NOTES:

1. Device Revision Codes are based on continuous improvements made in manufacturing and testing of the device and represent the current material shipped.

Components with FPO numbers U4460065 and U4470032 are from the A-0 Stepping. They are not A-1
material, as the Work Week indicates.

ERRATA

1. V_{CC} Read Currents

PROBLEM: The V_{CC} read (I_{CCR}) currents exceed the maximum specification values published in the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet. The maximum specifications for I_{CCR} are changed to the following values.

 $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to +70°C

Symbol	Parameter	Max Spec	Max New	Test Conditions
I _{CCR} 1	V _{CC} Word/Byte Read Current	50 mA	60 mA	f = 8 MHz
I _{CCR} 2	V _{CC} Word/Byte Read Current	30 mA	40 mA	f = 4 MHz

 $V_{CC} = 5V \pm 0.5V, 5V \pm 0.25V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

Symbol	Parameter	Max Spec	Max New	Test Conditions
I _{CCR} 1	V _{CC} Word/Byte Read Current	95 mA	135 mA	f = 10 MHz
I _{CCR} 2	V _{CC} Word/Byte Read Current	55 mA	90 mA	f = 5 MHz

IMPLICATION: The increased current specifications may impact power supply loading or battery life.

WORKAROUND: Ensure that system power supply and/or battery is sufficient to meet the increased current requirements.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.

2. V_{CC} Standby and Deep Power-Down Currents

PROBLEM: The V_{CC} standby (I_{CCS}) and deep power-down (I_{CCD}) currents exceed the maximum specification values published in the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet.

Symbol	Parameter	Max Spec	Max New	Test Conditions
I _{CCS}	V _{CC} Standby Current	130 µA	350 µA	
I _{CCD}	V _{CC} Deep Power-Down Current	10 µA	350 µA	$\label{eq:RP} \begin{array}{l} RP\# = GND \pm 0.2V \\ BYTE\# = V_{CC} \pm 0.2V \text{ or} \\ GND \pm 0.2V \end{array}$

 $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to +70°C

 $V_{CC} = 5V \pm 0.5V, 5V \pm 0.25V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

Symbol	Parameter	Max Spec	Max New	Test Conditions
Iccs	V _{CC} Standby Current	130 µA	350 µA	$ \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max}, \\ CE_0 \#, CE_1 \#, RP \# = V_{CC} \pm 0.2V \\ \mbox{BYTE} \#, WP \#, 3/5 \# = V_{CC} \pm 0.2V \\ \mbox{ or GND} \pm 0.2V \end{array} $
I _{CCD}	V _{CC} Deep Power-Down Current	10 µA	350 µA	$\label{eq:RP} \begin{split} RP\# &= GND \pm 0.2V \\ BYTE\# &= V_{CC} \pm 0.2V \text{ or} \\ GND \pm 0.2V \end{split}$

Please note that the Reset functionality of the RP# pin is preserved, and it should still be used for the following purposes:

- Write Protection during system power transitions
- Device Reset to read array mode upon exit from deep power-down mode
- Termination of Write State Machine operations upon entry into deep power-down mode

IMPLICATION: The increased current specifications may impact power supply loading or battery life.

WORKAROUND: Ensure that system power supply and/or battery is sufficient to meet the increased current requirements.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H.

3. 3.3V V_{CC} Requirement for Optimal Power Savings

PROBLEM: When operating at 3.3V V_{CC}, the read voltage (V_{CC}) must ramp to 3.2V or greater (maximum voltage 3.6V) to achieve the published standby current (I_{CCS}) specifications. Once the read voltage crosses this voltage threshold, the V_{CC} tolerance requirement returns to the datasheet specification of 3.3V ± 0.3V.

IMPLICATION: If the read voltage (V_{CC}) does not ramp to 3.2V or greater (maximum voltage 3.6V), the increased current consumption may impact power supply loading or battery life.

WORKAROUND: Ramp the read voltage (V_{CC}) to 3.2V or greater (maximum voltage 3.6V) during power-up.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H and 04H are affected.

4. V_{PP} Voltage Tolerance Requirement for Program/Erase Operations at 3.3V V_{CC}

PROBLEM: When programming or erasing data at 3.3V V_{CC} and 5V V_{PP}, the program voltage (V_{PP}) is restricted to 5V ± 0.25V (5%). Additionally, when programming from the page buffer, V_{CC} is restricted (to 3.3V ± 0.15V) and the operating temperature must be between 30°C and 70°C. The table below summarizes the affected commands and associated operating conditions.

Affected Commands	V _{CC}	V _{PP}	T _A (Operating Temp.)
Word/Byte Write (40H) Alternate Word/Byte Write (10H) Two-Byte Write (FBH) Block Erase (20H) Erase All Unlocked Blocks (A7H) Lock Block (77H)	3.3V ± 0.3V	5V ± 0.25V	0°C − 70°C
Page Buffer Write to Flash (0CH)	3.3V ± 0.15V	5V ± 0.25V	30°C – 70°C

3.3V V_{CC}/5V V_{PP} Tolerance for Program/Erase Operations

Note that this erratum only affects systems operating at 3.3V V_{CC} /5V V_{PP} .

IMPLICATION: V_{PP} voltage restriction when programming or erasing data at 3.3V V_{CC} and 5V V_{PP}.

WORKAROUND: Restrict programming voltage to $~5V \pm 0.25V$ when programming or erasing data at 3.3V V_{CC} and 5V V_{PP}

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.

5. RP# Input Level Control at 5V V_{CC}

PROBLEM: The device's RP# input pin must be driven to a minimum V_{IH} voltage of 3.0V when operating at 5V V_{CC}. Therefore, system RP# control logic, if implemented, must drive V_{OH} greater than 3.0V. If such logic is not employed, RP# should be tied to V_{CC} \pm 0.2V.

IMPLICATION: Failure to drive RP# to 3.0V could cause the device to stay in reset.

WORKAROUND: When operating at 5V V_{CC}, drive the device's RP# input pin to a minimum V_{IH} voltage of 3.0V.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.

6. 3.3V V_{CC} AC Read Characteristics

PROBLEM: The AC Read Specifications that deviate from the *28F016SV 16-Mbit* (*1 Mbit x 16, 2 Mbit x 8*) FlashFileTM Memory Datasheet are shown below. Note that these specification changes only affect systems operating at 3.3V V_{CC}.

Versions			28F016SV-075				
Symbol	Parameter	Min Spec	Min New	Max Spec	Max New		
t _{AVAV}	Read Cycle Time	75 ns	85 ns				
t _{AVQV}	Address to Output Delay			75 ns	85 ns		
t _{ELQV}	CE# to Output Delay			75 ns	85 ns		
t _{FLQV} t _{FHQV}	BYTE# to Output Delay			75 ns	85 ns		

```
V_{CC} = 3.3V \pm 0.3V, T_A = 0^{\circ}C to +70°C
```

For components with Device Revision Number 05H and 06H, this erratum only affects page buffer read operations. All other reads (i.e., array, status register, and intelligent identifier reads) adhere to the specifications listed in the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet.

IMPLICATION: AC read specifications are impacted.

WORKAROUND: Adhere to modified AC read specifications.



STATUS: Plans to fix this erratum are under evaluation. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, 05H (only page buffer reads), and 06H (only page buffer reads) are affected.

7. WE# & CEx# Pulse Width High Requirements after Issuing Queueable Commands

PROBLEM: The WE# and CE_X# pulse width high requirements that deviate from the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet are shown below. Note that the t_{WHWL} and t_{EHEL} specification changes only apply when writing to the device immediately following the completion of issuing a queueable command (see the 16-Mbit Flash Product Family User's Manual, Section 11-1 for a list of queueable commands).

Versions		28F016SV-075	
Symbol	Parameter	Min Spec	Min New
t _{WHWL}	WE# Pulse Width High	15 ns	45 ns ⁽¹⁾
tehel	CE# Pulse Width High	15 ns	45 ns ⁽¹⁾

 $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to +70°C

 $V_{CC} = 5V \pm 0.5V, 5V \pm 0.25V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

Versions V _{CC} ± 5%		28F016SV-065		28F016SV-070		
V _{CC} ± 10%				28F016SV-070		
Symbol	Paramet	er	Min Spec	Min New	Min Spec	Min New
twhwL	WE# Pulse Width Hig	gh	15 ns	30 ns ⁽¹⁾	15 ns ⁽²⁾	30 ns ⁽¹⁾
tehel	CE# Pulse Width Hig	h	15 ns	30 ns ⁽¹⁾	15 ns ⁽²⁾	30 ns ⁽¹⁾

NOTES:

1. These new specification values only apply when writing to the device immediately following the completion of issuing a queueable command.

 Applies to V_{CC} ± 10%, 100 pF load, TTL I/O levels corresponding to devices with order code E28F016SV-065. (See the *Device Nomenclature and Ordering Information* section of the device datasheet for more information.)

IMPLICATION: Issuing of queueable commands.

WORKAROUND: Adhere to modified AC write specifications when performing command queuing.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.

8. Queueable Operation Delay after Power-Up and Exit from Power-Down or Reset

PROBLEM: With the program/erase voltage (V_{PP}) at 5V, the internal V_{PP} detector may not stabilize for up to 5 μ s (illustrated by t₁ in the figure, *Queueable Operation Delay after Power-Up and Exit from Sleep, Power-Down, or Reset,* which follows) after RP# transitions inactive (high). This causes an invalid V_{PP} Level bit indication when reading the Block Status Registers and termination of program, erase or lock block operations due to invalid device V_{PP} error detection. Affected operations include Word/Byte Write (40H/10H), Single Block Erase (20H), Erase All Unlocked Blocks (A7H), Two-Byte Write (FBH), Page Buffer Write to Flash (0CH), and Lock Block (77H).

Note that this erratum only affects systems operating at 5V V_{PP} .


IMPLICATION: 5V V_{PP} power-up/reset time delay to first program or erase operation.

WORKAROUND: Upon reset, power-up, or wake-up from software sleep or hardware deep power-down, allow 5 μ s (t₁) before initiating a Write/Erase command (as listed earlier) or reading the V_{PP} Level bit of the Block Status Registers (BSR.1). The figure below illustrates this timing requirement (t₁) in more detail.

Operations are initiated by the device on the rising (trailing) edge of the last WE#/CE# pulse in the command sequence. For example, when performing WE#-Controlled Writes, two-cycle command operations such as word/byte write or erase are initiated on the rising edge of the WE# pulse corresponding to the Address/Data or Confirm command.

intel

(Three-cycle command operations are initiated on the rising edge of the third WE# pulse.) Similarly, when performing CE#-Controlled Writes, operations are initiated on the last rising CE# edge of the command sequence.



STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.

9. AC Characteristics for WE#— and CE_X#—Controlled Page Buffer Write Operations

PROBLEM: The AC Characteristics for WE#– and CE#–Controlled Page Buffer Write Operations that deviate from the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet are shown below. Note that these specification changes only affect writes to the page buffer.

Versions		28F016SV-075		28F016SV-120	
Symbol	Parameter	Min Spec	Min New	Min Spec	Min New
t _{AVWL}	Address Setup to WE# Going Low	0 ns	25 ns	0 ns	25 ns
t _{AVEL}	Address Setup to CE# Going Low	0 ns	25 ns	0 ns	25 ns

 $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to +70°C

 $V_{CC} = 5V \pm 0.5V, 5V \pm 0.25V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

,	Versions	V _{CC} ± 5%	28F016	SV-065	28F016	SV-070		
		V _{CC} ± 10%			28F016	SV-070	28F016	SV-080
Symbol	Parame	ter	Min Spec	Min New	Min Spec	Min New	Min Spec	Min New
t _{AVWL}	Address Setup to WE	# Going Low	0 ns	15 ns	0 ns	15 ns	0 ns	15 ns
t _{AVEL}	Address Setup to CE	# Going Low	0 ns	15 ns	0 ns	15 ns	0 ns	15 ns

IMPLICATION: Page buffer write operations are affected.

WORKAROUND: When writing to the page buffer, adhere to the modified AC write specifications.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, 03H, 04H, and 05H are affected.



10. Completion with Command Error Indication and Invalid Device Operations

PROBLEM: Systems in which software, after initiating device automation via a queueable command sequence, writes another command(s) to the device before automation completes may initiate unintended device operations.

IMPLICATION: Designs that could encounter this condition include the following (dependent on the specific Device Revision Code):

Device Revision Code	Design Condition
00H, 01H	Systems that use the command queuing capability.
00H, 01H	Systems that poll for automation completion using the Extended Status Registers (thereby writing the Read Extended Status Register command after initiating automation).
00H, 01H	Systems that write the "Read Compatible Status Register" command after initiating device automation and before reading the Compatible Status Register. (This command is actually unnecessary as the device, after receiving queueable commands or command sequences, automatically transitions to a mode where it outputs Compatible Status Register data when read.)
00H, 01H	Systems that use the software Sleep and/or Abort commands.
00H, 01H	Systems that use the Erase Suspend command.
00H, 01H, 02H, 03H, & 04H	Systems that use Page Buffer programming.

These unintended operations can produce an invalid command error indication in components with Device Revision Codes 00H and 01H. A command error is indicated by a "1" in the following Status Register bits:

Compatible Status Register	Bit 5: Erase Status
	Bit 4: Data-Write Status
Global Status Register	Bit 5: Device Operation Status
Block Status Register (Block 0)	Bit 5: Block Operation Status


In addition, the unintended device operation can initiate inadvertent program or erase attempts to Block 0 in systems which use the Sequential/Single Load to Page Buffer Commands (74H and E0H, respectively). Data alteration can only occur if Block 0 is not locked and V_{PP} equals V_{PPH} . Components with Device Revision Codes 00H, 01H, 02H, 03H, and 04H may exhibit this phenomenon.

WORKAROUND: The following options listed below outline possible corrective actions required to avoid this errata. (Any one of the options will eliminate this errata.)



Option 1: Polling for "Ready" Indication

Systems that poll the RY/BY# pin or WSMS bit (CSR.7) for "Ready" indication before writing another command to the device will not encounter this errata. This is illustrated in the *Example System Software Flowchart, etc.* figure below, and flowcharts 11-1 and 11-2 (without erase suspend) of the *16-Mbit Flash Product Family User's Manual.*



Example System Software Flowchart That Will Not Encounter "Completion with Command Error or Invalid Device Operation" Condition




Option 2: WE# and CE# Pulse Width Restrictions

For WE#-Controlled Write Operations, a WE# pulse width defined by the ranges of parameter t_{WLWH} in the table below, will result in a system that does not exhibit this errata (note: timings are also bounded by specifications in the device datasheet). When performing CE#-Controlled Write Operations, this restriction equally applies to the CE# pulse width (t_{ELEH}).

WE# and CE# Specifications That Will Not Cause the "Completion with Command Error or Invalid Device Operation" Condition


V _{CC} Supply Voltage	t _{WLWH}	t _{ELEH}
5V	<75 ns	<75 ns
3.3V	<100 ns	<100 ns



Timing Waveform Showing Specification Ranges That Will Not Cause the "Completion with Command Error or Invalid Device Operation" Condition

Option 3: Checking Command Queue Availability before Writing to a Page Buffer (Applicable **only** to components with Device Revision Codes 02H, 03H and 04H)

Before writing Sequential (E0H) or Single (74H) Load to Page Buffer command sequences, poll the QS bit (GSR.3) to determine queue availability. If the queue is available, system software can write a Page Buffer Load command sequence to the device, as shown in the *Example System Software Flowchart, etc.* figure below. This is analogous to the procedure outlined in Chapter 11 of the *16-Mbit Flash Product Family User's Manual* for issuing queueable commands.



Example System Software Flowchart That Will Not Encounter "Invalid Device Operation" Condition through Checking Queue Status (ONLY VALID FOR COMPONENTS WITH DEVICE REVISION CODE 02H, 03H and 04H)

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Codes 00H, 01H, 02H, 03H, and 04H are affected.



11. CE#–Controlled Page Buffer Write Operations at 3.3V V_{CC}

PROBLEM: CE#–Controlled Page Buffer Write operations at 3.3V V_{CC} are not functional.

IMPLICATION: This erratum affects the Single/Sequential Load to Page Buffer (75H/E0H) commands. Note that this erratum only affects systems operating at 3.3V $V_{CC}.$

WORKAROUND: When operating at 3.3V V_{CC} , use WE-Controlled Page Buffer Write operations.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Codes 00H, 01H, 02H, 03H, 04H, and 05H are affected.

12. Non-Serviced Erase Suspend Command

PROBLEM: If an Erase Suspend command is issued late in the Erase algorithm, it will not be recognized by 28F016SV components listed in the Affected Devices section, and erase will complete. This Erase Suspend command will **not** be discarded.

IMPLICATION: The following conditions are affected by this unserviced Suspend command:


- A. If another Erase command is issued at some time later, the device then assumes that the pending Suspend request is still valid and will automatically Suspend the current Erase.
- B. If any queueable command is in the command queue waiting for execution while another queueable command is in progress, the Write State Machine will suspend its operation after completing the current command. (Refer to the *16-Mbit Flash Product Family User's Manual*, Section 11-1 for the queueable command list.)

Note that the device will not service the Suspend command if it is powered-down (RP# transitioning low) prior to either condition A or B.


WORKAROUND: A software workaround to this erratum inserts a redundant Resume command (DOH) immediately following any Two-Cycle Command (Word Write, Block Erase, Lock Block, or Upload Status Bits) in the Erase Suspend flowcharts. Modified Erase Suspend to Read Array flowcharts (Figures 11-3 and 11-12 of *the 16-Mbit Flash Memory Product Family User's Manual*) detailing this workaround are shown in the following figures, *Erase Suspend to Read Array with Compatible Status Register and Erase Suspend to Read Array with Extended Status Register*. This erratum results in the *Erase Suspend with Compatible Status Register* flowchart being incompatible with the 28F008SA *Erase Suspend* flowchart.

28F016SV SPECIFICATION UPDATE

intel



Erase Suspend to Read Array with Compatible Status Register



Erase Suspend to Read Array with Extended Status Register

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Number 00H are affected.

13. Non-Serviced Block Erase with Stuck Block Status Register

PROBLEM: If software polls the BS bit of the Block Status Register for block erase completion (BSR.7 = 1) and immediately issues a subsequent block erase command sequence before the WSMS bit of the Compatible Status Register or Global Status Register indicate "Ready" (CSR.7/GSR.7 = 1), the device may not service the subsequent erase operation. This scenario also causes the BS bit of the subsequent block to remain in the "Busy" state (BSR.7 = 0).

IMPLICATION: Block erase operations may be left unserviced.

WORKAROUND: To avoid this erratum, system software should poll CSR.7 (as shown in Figure 11-2 of the *16-Mbit Flash Product Family User's Manual*) or GSR.7, instead of BSR.7, to determine the completion of a block erase operation before issuing subsequent block erase commands.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H and 03H are affected.

14. Erase Interruptability

PROBLEM: The following 28F016SV features are affected:

- A. Write during Erase: Queuing a Write command when an Erase command is in progress
- B. Queuing Multiple Block Erase Commands

IMPLICATION: Systems that need to queue multiple block erase commands or systems that need to queue a write during erase.

WORKAROUND: Do not attempt to send another queueable command if an Erase command is in the queue or in progress (see the *16-Mbit Flash Product Family User's Manual* queueable commands list, Section 11-1). However, an Erase Suspend or a Sleep command can still be issued while an Erase is in progress.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Codes 00H, 01H and 02H are affected.

15. WP# Control

PROBLEM: Block erase can prematurely terminate as the result of software Abort commands, hardware RP# activation or V_{CC} transition outside of the normal operating range. In these non-standard scenarios, there exists a small probability that the block's lock-bit will become set, locking the block if WP# is active.

IMPLICATION: Systems may inadvertently lock blocks. The system will not be able to write or erase locked blocks while WP# is held low.

WORKAROUND: System software can detect premature termination of block erase by executing the Upload Status command on device power-up. If both BSR.5 and GSR.5 are set, indicating premature block erase termination, the system should re-attempt erase with WP# inactive.

System hardware should be designed to either control WP# (both active and inactive levels must be supported) or should set WP# inactive at all times. Setting WP# always-active (i.e., connecting it to GND) is not recommended as this configuration will not enable recovery from inadvertent lock during premature block erase termination.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Codes 00H, 01H and 02H are affected.

16. Page Buffer Programming at 5V V_{PP}

DESCRIPTION: With V_{PP} at 5V, page buffer programming operations may incorrectly program the high byte of each word to the flash array.

IMPACT: This erratum affects the Page Buffer Write to Flash (0CH) Command in systems operating at 5V $V_{\text{PP}}.$

WORKAROUND: In 5V V_{PP} environments use Word/Byte Write or Two-Byte Write command. Note that page buffer programming operations at 12V V_{PP} function correctly for all devices.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Code 00H are affected.

17. Topside Package Marking

PROBLEM: The 28F016SV's topside package marking for $3.3V V_{CC}$ operation incorrectly indicated an access speed of 85 ns prior to Work Week 20, 1995 (see the Identification Information section). All devices produced after Work Week 20, 1995 show an access speed of 75 ns, reflecting the true datasheet specification. As such, this marking error only affects components listed in the Affected Products section.

IMPLICATION: Invalid 3.3V access speed specified on package.

WORKAROUND: Disregard 3.3V access speed topside marking for 28F016SV packages. Adhere to datasheet specifications.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Revision Codes 00H, 01H, and 02H (prior to Work Week 20, 1995) are affected.

18. Standby and/or Deep Power-Down Current Surge

PROBLEM: Upon entering standby and/or deep power-down mode(s), a current surge with a peak amplitude of 200 μ A may occur for a duration of up to 30 seconds. This surge will only happen at most once while in one of these two modes. This erratum only affect components listed in the Affected Products section.

Please note that the Reset functionality of the RP# pin is preserved, and it should still be used for the following purposes:

- Write Protection during system power transitions
- Device Reset to read array mode upon exit from deep power-down mode
- Termination of Write State Machine operations upon entry into deep power-down mode

IMPLICATION: The increased current surge may impact power supply loading or battery life.

WORKAROUND: Ensure that system power supply and/or battery is sufficient to meet the increased current requirements.

STATUS: This erratum has been fixed. Refer to Summary Table of Changes to determine the affected steppings.

AFFECTED PRODUCTS: All components with Device Version Numbers 00H, 01H, 02H, and 03H.



SPECIFICATION CHANGES

There are no specification changes in this Specification Update revision.

SPECIFICATION CLARIFICATIONS

There are no specification clarifications in this Specification Update revision.

DOCUMENTATION CHANGES

1. Extended Temperature 3.3V AC Characteristics for CE_X# — Controlled Write Operations

PROBLEM: An error was made in Revisions -005 and -006 of the *28F016SV 16-Mbit* (*1 Mbit x 16, 2 Mbit x 8*) *FlashFile*TM *Memory* Datasheet. In Section 5.9, the Extended Temperature AC Characteristics for CE# - Controlled Command Write Operations at 3.3V V_{CC} are listed incorrectly. The correct information is listed below:

5.9 AC Characteristics for CE#—Controlled Command Write Operations

	Parameter	Temp	Extended 100			
Sym		Speed				Units
		Notes	Min	Тур	Max	
t _{EHAX}	Address Hold from CE# High	2,7	10			ns
t _{EHWH}	WE# hold from CE# High	3	10			ns
t _{EHEL}	CE# Pulse Width High	7	30			ns
t _{EHRL}	CE# High to RY/BY# Going Low	3,7			100	ns
t _{RHPL}	RP# Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			ns
t _{PHEL}	RP# High Recovery to CE# Going Low	3,7	1			μs
t _{EHGL}	Write Recovery before Read		75			ns
t _{QVVL} 1,2	V _{PP} Hold from Valid Status Register (CSR, GSR, BSR) Data and RY/BY# High	3	0			μs

 $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}C$ to +70°C; -40°C to +85°C

This information will be corrected in Revision -007 of the 28F016SV 16-Mbit (1 Mbit x 16, 2 Mbit x 8) FlashFileTM Memory Datasheet.