### Intel<sup>®</sup> 875P Chipset

#### **Platform Design Guide**

For use with Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processors with 512-KB L2 Cache on 0.13 Micron Process, Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor Extreme Edition Supporting Hyper-Threading Technology, and Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process

February 2004

Document Number: 252527-005

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel<sup>®</sup> 875P chipset MCH may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

<sup>1</sup>Hyper-Threading Technology requires a computer system with an Intel<sup>®</sup> Pentium<sup>®</sup> 4 processor supporting HT Technology and a Hyper-Threading Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See <<htp://www.intel.com/info/hyperthreading/>> for more information including details on which processors support HT Technology.

I<sup>2</sup>C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I<sup>2</sup>C bus/protocol and was developed by Intel. Implementations of the I<sup>2</sup>C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel, Pentium, Intel NetBurst, Intel Xeon, Pentium II Xeon, and Pentium III Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other brands and names are the property of their respective owners.

Copyright © 2003–2004 Intel Corporation

# int<sub>el®</sub> Contents

1	Introd	duction	21				
	1.1	Reference Documentation	22				
	1.2	Conventions and Terminology	23				
2	Syste	em Overview	27				
	2.1	Intel <sup>®</sup> 82875P Memory Controller Hub (MCH)	27				
		2.1.1 System Memory Interface					
		2.1.2 Supported Frequencies					
		2.1.3 Hub Interface					
		2.1.4 Communications Streaming Architecture (CSA) Interface					
	0.0	2.1.5 Accelerated Graphics Port (AGP) Interface					
	2.2	Intel <sup>®</sup> ICH5 System Features 2.2.1 Integrated LAN Controller					
		2.2.1 Integrated LAN Controller					
		2.2.2 SenarATA					
		2.2.4 Manageability and Other Enhancements					
		2.2.5 AC '97 Audio and Modern Support					
	2.3	Bandwidth Summary					
	2.4	System Configurations					
3	Platform Stack-Up and Placement Overview						
	3.1	General Design Considerations	35				
	3.2	Board Stack-Up					
		3.2.1 PCB Technology Considerations	37				
		3.2.2 Component Motherboard Layout (Pads and Vias)					
	3.3	Component Quadrant Layout					
		3.3.1 Processor Quadrant Layout					
		3.3.2 MCH Component Quadrant Layout					
		3.3.3 Intel <sup>®</sup> ICH5 Component Quadrant Layout					
	3.4	Platform Component Placement					
4	Platfo	orm Clock Routing Guidelines					
	4.1	HOST_CLK Clock Group					
		4.1.1 HOST_CLK Clock Topology					
		4.1.2 BCLK General Routing Guidelines					
	4.2	CLK66 and CL33 Clock Groups					
		4.2.1 Length Matching 4.2.1.1 CLK_66 and Intel <sup>®</sup> ICH5 CLK_33 Length Matching					
		4.2.1.1 CLK_00 and filler TCHS CLK_33 Length Matching 4.2.1.2 CLK_33 Length Matching					
		4.2.2 TCLK33 Clock Group					
		4.2.2.1 Sharing 33-MHz Clocks					
		4.2.3 CLK66 Clock Group					
		4.2.4 CLK14 Clock Group					
		4.2.5 USB Clock Group					
		4.2.6 SRC Clock Group					
		4.2.6.1 SRC Clock Topology					
		4.2.6.2 SRC General Routing Guidelines	58				

### int<sub>el</sub>®

4.3			upling	
	4.3.1		Power Plane Filtering	
	2	4.3.1.1	VDD Plane Filtering	
	2	4.3.1.2	VDDA Plane Filtering	
	2	4.3.1.3	VDD_48 Plane Filtering	59
4.4	EMI Con	straints		60
Front S	ide Bus (F			61
5.1	General	Topologie	s and Layout Guidelines	61
	5.1.1		pacing Rules	
	5.1.2	Signal G	Groups	62
	5.1.3		oard Layout Rules for AGTL+ Signals	
	Ę	5.1.3.1	4X Routing Guidelines	
	Ę	5.1.3.2	2X Routing Guidelines	
		5.1.3.3	1X Routing Guidelines	
		5.1.3.4	Ground Referencing	
	5.1.4	Motherb	oard Layout Rules for Async AGTL+ Signals	
	5.1.5		Layout Topologies	
		5.1.5.1	Topology 1	
	5.1.6		TL+ Topologies	
		5.1.6.1	Topology 2: THERMTRIP# and FERR#	
		5.1.6.2	Topology 3: A20M#, IGNNE#, SMI#, SLP#, STPCLK#,	00
	,	5.1.0.L	LINT[1:0]	67
	Ę	5.1.6.3	Topology 4: IERR#	
	Ę	5.1.6.4	Topology 5: RESET# and BR0#	
	5	5.1.6.5	Topology 6: INIT#	
	Ę	5.1.6.6	Topology 7: PWRGOOD	70
	Ę	5.1.6.7	Topology 8: PROCHOT#	
	Ę	5.1.6.8	Topology 9: TESTHI Signals	
	5	5.1.6.9	Topology 10: COMP[1:0]	71
	5	5.1.6.10	Topology 11: BOOTSELECT	
	Ę	5.1.6.11	Topology 12: RESERVED	72
	Ę	5.1.6.12	Topology 13: OPTIMIZED/COMPAT# or IMPSEL	
	5	5.1.6.13	Host VREFs	
		5.1.6.14	Host VID Topology THERMDA/THERMDC	74
		5.1.6.15		
		5.1.6.16	Host RCOMP	
		5.1.6.17	Host SWING	
		5.1.6.18	BSEL	-
5.2			hing	
5.3			sm Placement and Keep-Outs	
5.4			n Relative to Retention Mechanism	
5.5			Active Cooling Solutions	
5.6	Debug P		ines	
	5.6.1	Debug 7	Fools Specifications	82
	5	5.6.1.1	Logic Analyzer Interface (LAI)	82
	5	5.6.1.2	Mechanical Considerations	
	Ę	5.6.1.3	Electrical Considerations	82
DDR S	ystem Me	mory Guio	lelines	83
6.1	DDR Ler	ngth Match	ning Strategy	84
	6.1.1	-	v Overview	
		5,		

5

6

	6.1.2 Defining the Target Clock Reference Length	84
6.2	Length Matching and Length Formulas	85
6.3	Package Length Compensation	
6.4	Stack-Up and Referencing Guidelines	
	6.4.1 Ground Stitching	
6.5	DDR Design Topologies and Guidelines	
	6.5.1 Target Impedances	88
	6.5.2 Clock Signal Group Routing Guidelines (SCMDCLK_x/SCMDCLK_x#)	
	6.5.3 Control Signal Group Routing Guidelines (SCKE_x[3:0]#, SCS_x[3:0]#)	
	6.5.4 Address/Command Signal Group Routing Guidelines (SMAA_x[12:0], SBA_x[1:0], SRAS_x#, SCAS_x#, SWE_x#)	05
	6.5.5 Data Signal Group Routing Guidelines (SDQ_x[63:0], SDQS_x[8:0], SECC_x[7:0])	
6.6	1 DIMM per-Channel Design Exceptions	
	6.6.1 Ground Referencing Exceptions	
6.7	Miscellaneous Signals	
	6.7.1 TESTP[4:11] and TESTP[17:24] Termination	
	6.7.2 DDR VREF Overview	
	6.7.2.1 DDR VREF at the MCH	102
	6.7.3 DDR VREF at the DIMMs	
6.8	DDR Resistive Compensation (SMRCOMP) per Channel	
Hub I	nterface	107
7.1	Hub Interface Routing Guidelines	
	7.1.1 Hub Interface Signal Referencing	
	7.1.2 Hub Interface HIVREF/HISWING Generation/Distribution	
	7.1.3 Hub Interface Compensation	
	7.1.4 Hub Interface Decoupling Guidelines	
AGP8	3X	111
8.1	AGP 3.0	
	8.1.1 AGP Interface Signal Groups	
8.2	AGP 8X Implementations	
	8.2.1 Notherboard Layout Recommendations	
	8.2.2 AGP 8X Routing Guidelines	
	8.2.2.1 Board Constraints	
	8.2.3 AGP Signal Noise Decoupling Guidelines	114
	8.2.3.1 1.5 V AGP Connector Decoupling	
	8.2.4 Miscellaneous Signal Requirements	
	8.2.4.1 PERR	
	8.2.4.2 AGP 2.0 and AGP 3.0 Mode Detection	
	8.2.4.3 GRCOMP	117
	8.2.4.4 AGPREF	
	8.2.4.5 AGP_SWING	117
CSA I	Port	
9.1	CSA Port Routing Guidelines	
9.2	CSA Port Generation/Distribution of Reference Voltages	121

9.3	CSA Pc 9.3.1		e Compensation 2547El GbE Controller Layout Considerations	
Intel <sup>®</sup> I	CH5 Lay		g Guidelines	
10.1	Source	Synchrono	ous Strobing	123
10.1				
10.2	10.2.1			
10.3	-		or Ultra ATA/66 and Ultra ATA/100	
10.0	10.3.1		nation Host-Side/Device-Side Cable Detection	
	10.3.2		Side Cable Detection	
	10.3.3		/ IDE Connector Requirements	
	10.3.4		lary IDE Connector Requirements	
10.4				
10.1	10.4.1		I Routing and Placement	
	10.4.2		ATA Trace Separation	
	10.4.3		ATA Trace Length Pair Matching	
	10.4.4		ATA Trace Length Guidelines	
	10.4.5		BIAS/SATARBIAS# Connection	
	10.4.6		ED# Implementation	
	10.4.7		TA Host Connector Placement Considerations	
10.5	-			
10.0	10.5.1		Routing	
	10.0.1	10.5.1.1	General Board Routing Recommendations	
		10.5.1.2	Codec Reference and Anti-Aliasing Recommendations.	
		10.5.1.3	Codec Analog Power Decoupling Recommendations	
		10.5.1.4	Codec Digital Power Decoupling Recommendation	
	10.5.2	Mother	board Implementation	
		10.5.2.1	Valid Codec Configurations	141
	10.5.3	Design	Considerations for Audio Quality	
		10.5.3.1	Audio Codec Placement	142
		10.5.3.2	Power Plane Configurations	142
		10.5.3.3	Analog Power Delivery	
		10.5.3.4	Power On Audio Transitions	
		10.5.3.5	Line Output	
		10.5.3.6	Line In / Auxiliary In	
		10.5.3.7 10.5.3.8	Grounding Techniques	
	10.5.4		CD ATAPI Input Microphone Consideration	
	10.5.4		Pin Consideration	
10.6				
10.0	10.6.1		Audio Codec Detect Circuit and Configuration Options	
	10.0.1	10.6.1.1	CNR 1.2 AC '97 Disable and Demotion Rules for the	140
		10.0.1.1	Motherboard	147
	10.6.2		outing Summary	
10.7				
10.7	10.7.1		Guidelines	
	10.7.1	10.7.1.1	General Routing and Placement	
		10.7.1.1	USB 2.0 Trace Separation	
		10.7.1.2	USBRBIAS/USBRBIAS# Connection	150
		10.7.1.4	USB 2.0 Termination	
		10.7.1.5	USB 2.0 Trace Length Pair Matching	
		10.7.1.6	USB 2.0 Trace Length Guidelines	

	10.7.2	Plane S	plits, Voids, and Cut-Outs (Anti-Etch)	152
		10.7.2.1	VCC Plane Splits, Voids, and Cut-Outs (Anti-Etch)	
		10.7.2.2	GND Plane Splits, Voids, and Cut-Outs (Anti-Etch)	
	10.7.3		wer Line Layout Topology	
	10.7.4		nsiderations	
		10.7.4.1	Common-Mode Chokes	
	10.7.5			
	10.7.6		anel Solutions	
		10.7.6.1	Internal USB Cables	154
		10.7.6.2		155
10.8	Intorrur	10.7.6.3	Front Panel Connector Card	
10.0	10.8.1		outing Example	
10.9			< Interface	
10.9	10.9.1		Design Considerations	
	10.9.1		Design Issues / Notes	
	10.9.2		wer/Low-Power Mixed Architecture	
	10.9.3		ting The Physical Segment Pull-Up Resistor	
10.10				
10.10	10.10.1		uting Summary	
10.11				
10.11	10.11.1		ystal	
	10.11.1		l Capacitors	
	10.11.2		yout Considerations	
	10.11.3		ternal Battery Connection	
	10.11.4		ternal RTCRST# Circuit	
	10.11.5			
	10.11.0		ell Input Strap Requirements	
10.12			ut Guidelines	
10.12	10.12.1		t Compatibility	
	10.12.1		CH5 – LAN Connect Interface Guidelines	
	10.12.2		Bus Topologies	
			Signal Routing and Layout	
		10.12.2.2	Crosstalk Consideration	174
			Impedances	
			Line Termination	
			Terminating Unused LAN Connect Interface Signals	
	10.12.3	Design	and Layout Considerations for Intel <sup>®</sup> 82562EZ/EX	175
		10.12.3.1	Guidelines for Intel <sup>®</sup> 82562EZ/EX	
			Component Placement	175
			Crystals and Oscillators	
			Intel® 82562EZ/EX Termination Resistors	
			Critical Dimensions with Discrete Magnetics Module	
			Critical Dimensions with Integrated Magnetics Module .	
	40.40.4		Reducing Circuit Inductance	
	10.12.4	Intel <sup>®</sup> 82	2562EZ/EX Disable Guidelines	180
	10.12.5	Design	and Layout Considerations for Intel <sup>®</sup> 82540EM GbE er and Intel <sup>®</sup> 82551 QM Fast Ethernet Controller	404
	10 10 0			
	10.12.6		LAN Differential Pair Trace Routing Considerations	
			Trace Geometry and Length	
		10.12.0.2	Signal Isolation	102

	10.13	<ul> <li>10.12.6.3 Magnetics Module General Power and Ground Plane Considerations</li></ul>	184 185 185 185
11	Intel <sup>®</sup> I	CH5 General Purpose I/O	187
12	Intel <sup>®</sup> I	CH5 System Design Considerations	189
	12.1	Intel <sup>®</sup> ICH5 Power Consumption	
	12.2 12.3	Thermal Design Power Glue Chip 4 (Intel® ICH5 Glue Chip)	
	12.3	Discrete Glue Logic	
	12.7	12.4.1 RSMRST# Generation	
		12.4.2 PWROK Generation	
		12.4.3 PS_ON Generation	
	12.5	Suspend-to-RAM Sequencing	
	12.6	Processor CMOS Considerations	193
		12.6.1 Intel ICH5 Outputs (A20M#, SMI#, IGNNE#, CPUPWRGD,	
	107	STPCLK#, CPUSLP#, NMI, INTR, INIT#)	
	12.7	Resistor Summary	
13	Intel <sup>®</sup> I	CH5 Power Management	
	13.1	SYS_RESET# Usage Model	
	13.2	PWRBTN# Usage Model	
	13.3	Power-Well Isolation Control Strap Requirements	202
14	Flash E	BIOS Guidelines	203
	14.1	Flash BIOS Vendors	203
	14.2	Flash BIOS Decoupling	
	14.3	In Circuit Flash BIOS Programming	
	14.4	Flash BIOS INIT# Voltage Compatibility	
	14.5	Flash BIOS VPP Design Guidelines	
15	Power	Distribution Guidelines	
	15.1	Terminology and Definitions	207
	15.2	Customer Reference Board (CRB) Power Delivery	
		15.2.1 VCC (Core Power to Processor)	
		15.2.2         VTT (Power to MCH)           15.2.3         VCCVID (Processor VID)	
		15.2.3         VCCVID (Processor VID)           15.2.4         2.6 V Dual (DDR Core)	
		15.2.5 1.3 V (DDR Termination Voltage)	
		15.2.6 1.5 V (VCC for MCH Core, HI, AGP, Intel <sup>®</sup> ICH5 HI, and AGP	
		Connector)	211
		15.2.7 5 V Dual	
		15.2.8 5 V SB (Standby)	
		15.2.9 3.3 V SB (Standby)	
		15.2.10 2.6 V SB (Standby)	
	15.3	Component Power Delivery Guidelines	212

	15.3.1	Proces	sor Power Delivery Guidelines	213
		15.3.1.1	Processor Power Requirements	
		15.3.1.2	Decoupling Requirements	
		15.3.1.3	Layout	
		15.3.1.4	VRD 10.0 Switching Network	219
		15.3.1.5	Thermal Considerations	
		15.3.1.6	Simulation	221
		15.3.1.7	VCCVID Regulator Guidelines	223
		15.3.1.8	Processor Filter Specifications for VCCA,	
			VCCIOPLL, and VSSA	224
		15.3.1.9	Processor Power Sequencing	226
	15.3.2	Intel <sup>®</sup> F	Pentium <sup>®</sup> 4 Processor on 90 nm Process and Loadline A	
			cations	227
		15.3.2.1	Loadline Requirements	
		15.3.2.2	Decoupling Requirements	
		15.3.2.3	VR Component Tolerance Requirements	
		15.3.2.4	VR Resistor and Capacitor Changes	
		15.3.2.5	Thermal Considerations	
	15.3.3		ower Delivery Guidelines	
	10.0.0	15.3.3.1	DDR (2.6 V Power Plane)	
		15.3.3.1	VTT (MCH FSB Power Plane)	
		15.3.3.3	Hub, CSA, AGP, and Core Interface (1.5 V Power Plane)	
		15.3.3.4	Decoupling Recommendations	
	15 2 4			
	15.3.4		ilter Specifications	
		15.3.4.1	Plane Filter.	
		15.3.4.2	Analog Filters	
	4505	15.3.4.3	MCH Power Sequencing Requirements	
	15.3.5		IMM Power Deliver	
		15.3.5.1	2.6 V Power Delivery	
		15.3.5.2	1.3 V VTT Power Delivery	
		15.3.5.3	DDR DIMMs Decoupling	240
	15.3.6		CH5 Power Delivery Guidelines	241
		15.3.6.1	Power Supply PS_ON Consideration	
		15.3.6.2	SLP_S4# Assertion Width	
		15.3.6.3	3.3 V/1.5 V Power Sequencing	
		15.3.6.4	3.3 V/V5REF Sequencing	
		15.3.6.5	Intel <sup>®</sup> ICH5 Power Delivery	242
		15.3.6.6	Intel <sup>®</sup> ICH5 Decoupling	246
EMI D	esign Gu	idelines		249
16.1	Termin	ology		249
16.2				
16.3			and Certifications	
16.4		-	iderations	
10.4				
	16.4.1		Spectrum Clocking (SSC)	
	16.4.2		ntial Clocking	
	16.4.3		s Clock Control	
	16.4.4		st Capabilities	
17.1			ce	
	17.1.1		sor Connector / MCH Items	
	17.1.2	Proces	sor Connector / Intel <sup>®</sup> ICH5 Items	257

16

17

	17.1.3 Processor Connector Only Items	
17.2	MCH Interface	
	17.2.1 MCH / FSB Items	
	17.2.2 MCH / FSB Only Items	
	17.2.3 MCH / DDR Channel A Items	
	17.2.4 MCH / DDR Channel B Items	
	17.2.5 MCH / AGP Items	
	17.2.6 MCH / AGP Only Items	
	17.2.7 MCH / Hub Interface Items	
	17.2.8 MCH / CSA Items	
	17.2.9 MCH / POWER Items	
	17.2.10 MCH / Miscellaneous Items	
17.3	Clock CK409 Interface	
17.4	AGP 4X/8X Interface	271
	17.4.1 AGP Connector / MCH Items	271
	17.4.2 AGP Connector Only Items	272
17.5	DDR Dual-Channel Interface	
	17.5.1 DDR Channel A DIMM0 and DIMM1 / MCH Items	273
	17.5.2 DDR Channel-A DIMM0 and DIMM1 Only Items	274
	17.5.3 DDR Channel-B DIMM0 and DIMM1 / MCH Items	275
	17.5.4 DDR Channel-B DIMM0 and DIMM1 Only Items	
17.6	Intel <sup>®</sup> ICH5 Interface	277
	17.6.1 Intel <sup>®</sup> ICH5 / PCI Items	
	17.6.2 Intel <sup>®</sup> ICH5 / Interrupt Items	278
	17.6.3 Intel <sup>®</sup> ICH5 / IDE Items	279
	17.6.4 Intel <sup>®</sup> / SATA Items	
	17.6.5 Intel <sup>®</sup> ICH5 / Flash BIOS and LPC Items	
	17.6.6 Intel <sup>®</sup> ICH5 / RTC Items	
	17.6.7 Intel <sup>®</sup> ICH5 / GPIO Items	
	17.6.8 Intel <sup>®</sup> ICH5 / SMBus and SMLink Items	
	17.6.9 Intel <sup>®</sup> ICH5 / Miscellaneous Items	
	17.6.10 Intel <sup>®</sup> ICH5 / Power Management Items	
	17.6.11 Intel <sup>®</sup> ICH5 / Hub Items	
	17.6.12 Intel <sup>®</sup> ICH5 / LAN Items	
	17.6.13 Intel <sup>®</sup> ICH5 / EEPROM Items	
	17.6.14 Intel <sup>®</sup> ICH5 / AC '97 Items	
	17.6.15 Intel <sup>®</sup> ICH5 / USB Items	
17.7	Platform Power and Ground	
	17.7.1 Intel <sup>®</sup> ICH5 / Power and Ground Items	
	17.7.2 DDR DIMM Power Delivery	
	17.7.2.1 Decoupling Requirements	
	17.7.2.2 Bulk Decoupling for DIMMs	
Lavout	t Checklist	
18.1	Platform Clock	
	18.1.1 Clock Groups	
	18.1.1.1 HOST_CLK Clock Group 18.1.1.2 BCLK General Routing	
	18.1.2 CLK66 and CLK33 Clock Groups	
	18.1.2.1 TCLK33 Clock Group	
	10.1.2.1 10LN33 Glock Gloup	

18

		18.1.2.2	Sharing 33 MHz Clocks	
		18.1.2.3	CLK66 Clock Group	
		18.1.2.4	CLK14 Clock Group	
		18.1.2.5	DOTCLK and USBCLK Clock Group	
		18.1.2.6	SRC Clock Group	
	18.1.3		Driver Decoupling	
18.2		•	SB)	
	18.2.1		- 4X Routing	
	18.2.2		- 2X Routing	
	18.2.3		- 1X Routing	
	18.2.4	Asynch	ronous GTL + Signals Group	296
	18.2.5	Power /	Other Signals	
18.3	DDR S		10ry	
	18.3.1	Clocks	– SCMDCLK_x[5:0], SCMDCLK_x[5:0]#	299
	18.3.2	Control	Signals – SCKE_x[3:0]#, SCS_x[3:0]#	
	18.3.3	Address	s/Command – SMAA_x[12:6,0], SBA_x[1:0],	
		SRAS	x#, SCAS_x#, SWE_x#	
	18.3.4	Data Si	gnals – SDQ_x[63:0], SDQS_x[7:0], SDM_x[7:0]	
	18.3.5		eference Voltage	
		18.3.5.1	DDR VREF at the MCH	
		18.3.5.2	DDR VREF at the DIMMs	
	18.3.6	DDR R	esistive Compensation (SMRCOMP) per-Channel	
			DDR SMRCOMP	
		18.3.6.2	DDR RCOMP VOH and VOL	
18.4	HUB In	terface		
	18.4.1	8-Bit Hu	ub Interface	
	18.4.2		erface HIVREF/HISWING	
	18.4.3		erface Compensation	
			RCOMP Resistor Values for Hub Interface	
			RCOMP Resistor Values for Intel <sup>®</sup> ICH5	
18.5	AGP 8			
	18.5.1		K Routing	
		18.5.1.1	-	
			Common Clock Signals	
18.6	CSA P		~	
	18.6.1	CSA Po	ort Routing	
	18.6.2		ort Generation/Distribution of Reference Voltage	
	18.6.3		ort Resistive Compensation	
			RCOMP Resistor Values for MCH	
		18.6.3.2	RCOMP Resistor Values for Intel <sup>®</sup> 82547EI	
			Chipset Platform	310
18.7	Intel <sup>®</sup> I	CH5		
	18.7.1		erface	
	18.7.2		nterface	
	18.7.3			
	18.7.4		0	-
	18.7.5		·	
	18.7.6			
	18.7.7		onnect Interface	
18.8				
10.0	18.8.1		IOS Decoupling	
	10.0.1	i lasti D		

18.8.2	Proces	sor/ICH5 Flash BIOS	
Power	Distributior	٦	
18.9.1	Power	Delivery	
18.9.2	Decoup	oling Requirements	
18.9.3	MCH P	Power Delivery	
	18.9.3.1	Decoupling Recommendations	
	18.9.3.2	Bulk Decoupling Requirements	
18.9.4	DDR D	IMM Power Delivery	
	18.9.4.1	Decoupling Requirements	
	18.9.4.2	Bulk Decoupling for DIMMs	
18.9.5	Intel <sup>®</sup> I	CH5 Power Delivery	
	18.9.5.1	Decoupling Requirements	
	Power 18.9.1 18.9.2 18.9.3 18.9.4	Power Distribution 18.9.1 Power 18.9.2 Decoup 18.9.3 MCH F 18.9.3.1 18.9.3.2 18.9.4 DDR D 18.9.4.1 18.9.4.2 18.9.5 Intel <sup>®</sup> I	Power Distribution         18.9.1       Power Delivery         18.9.2       Decoupling Requirements

### **Figures**

2-1	AC '97 with Audio/Modem Codec	. 31
2-2	AC '97 with Audio Codecs (4 Channel Secondary)	. 31
2-3	AC '97 with 2 Audio and a Modem Codec (4 Channel Secondary)	
2-4	AC '97 with Audio and Modem Codec	
2-5	Typical System Configuration	. 34
3-1	4-Layer PCB Stack-Up Example	. 36
3-2	PCB Technologies Stack-Up	. 37
3-3	Via-Pad Layout Metal-Defined Pads	
3-4	Via-Pad Layout Solder Mask-Defined Pads	
3-5	Processor Component Quadrant Layout (Top View)	. 40
3-6	MCH Component Quadrant Layout (Top View)	.41
3-7	Intel <sup>®</sup> ICH5 Quadrant Layout (Top View)	
3-8	Component Placement Example Using a 4-DIMM ATX Board	
4-1	Intel <sup>®</sup> 875P Chipset-Based System Clocking Diagram	
4-2	Source Shunt Termination	
4-3	Clock Skew As Measured from Agent to Agent	. 49
4-4	Trace Spacing for HOST_CLK Clocks	
4-5	66 MHz/33 MHz Clock Relationships	
4-6	33 MHz Clock Relationships	
4-7	Topology for CLK33 to Down Devices	
4-8	Topology for CLK33 to PCI Slot	
4-9	Topology for Sharing CLK33 between Two PCI Down Devices	. 53
4-10	Topology for CLK66 to AGP Connector	. 54
4-11	Topology for CLK66 to MCH, Intel <sup>®</sup> ICH5, and Intel <sup>®</sup> 82647EI GbE	
	Controller	
4-12	Topology for CLK14	
4-13	Topology for USBCLK	
4-14	Source Shunt Termination	
4-15	Trace Spacing for SRC Clocks	
4-16	Decoupling Capacitors Placement and Connectivity	
5-1	Spacing Diagram	
5-2	Topology 1	
5-3	Routing Illustration for FERR# and THERMTRIP#	. 66

5-4	Routing Illustration for A20M#, IGNNE#, SMI#, SLP#, STPCLK#, and LINT[1:0]	67
5-5	Routing Illustration for IERR	
5-6	Routing Illustration for RESET# and BR0#	68
5-7	INIT# Topology	69
5-8	Voltage Translation of INIT#	
5-9	Routing Illustration for PWRGOOD	
5-10	Routing Illustration for PROCHOT#	
5-11	Routing Illustration for TESTHI and Signals	
5-12	Routing Illustration for COMP[1:0]	
5-13	VRD Feedback Switching Diagram	
5-14	Routing Illustration for BOOTSELECT	
5-15	HD_VREF Circuit Topology	
5-16	VID Topology	
5-17	Host SWING Routing Example	
5-18	BSEL Topology	
5-19	Trace Length Matching for the Front Side Bus	
5-20	Retention Mechanism Keep-Out Drawing 1	
5-21	Retention Mechanism Keep-Out Drawing 2	
5-22	Processor Location Recommendation for Chassis Air Guide Relative to	
-	Retention Mechanism	81
6-1	Example of Ground Flood on Layer 2	
6-2	Example of DDR Clock Neckdown at MCH	
6-3	DDR Differential Clock Routing Topology	
6-4	Clock-to-Clock Length Matching Requirements	
6-5	Control Signal Group Routing Topology	
6-6	Control Signal-to-Clock Length Matching Requirements	
6-7	DDR Address/Command Routing Topology	
6-8	Address/Command-to-Clock Length Matching Requirements	
6-9	Data Signal Routing Topology	97
6-10	SDQS-to-Clock Length Matching Requirements	99
6-11	SDQ/SECC-to-SDQS Length Matching Requirements	100
6-12	DDR VREF Generation Example Circuit at the MCH	102
6-13	DDR VREF Generation Example Circuit at the DIMMs	103
6-14	DDR (SMRCOMP) Resistive Compensation	
6-15	DDR SMRCOMP Resistor Divider Power (Flood vs. Package)	
6-16	DDR RCOMP V <sub>OH</sub> and V <sub>OI</sub> Circuitry	106
7-1	Hub Interface Routing Example	107
7-2	Hub Interface Signal Routing Topology	
7-3	Hub Interface Single HIVREF/HISWING Generation Circuit	109
7-4	Hub Interface Local HIVREF/HISWING Generation Circuit	
	(Intel <sup>®</sup> ICH5 Side)	
8-1	Spacing to Dielectric Height Diagram	113
8-2	AGP Mode Detection Circuit – Option 1	116
8-3	AGP Mode Detection Circuit – Option 2	116
8-4	GVREF/GSWING Circuit	117
9-1	CSA Port Signal Routing Topology	
9-2	CSA Port Locally Generated Reference Divider Circuits	121
9-3	CSA Port RCOMP Circuits	
10-1	Data Strobing Example	123

10-2	Correct Chroking Evennula (no noise)	104
10-2	Correct Strobing Example (no noise)	
10-3 10-4	Effect of Crosstalk on Strobe Signal Combination Host-Side/Device-Side IDE Cable Detection	124
10-4	Device Side IDE Cable Detection	
10-5 10-6	Connection Requirements for Primary IDE Connector	
10-0	Connection Requirements for Secondary IDE Connector	
10-7	SATA Layout and Routing Example	
10-8	Recommended Serial ATA Trace Spacing Table 10-3	121
10-9	SATARBIAS/SATARBIAS# Connection	
10-10	SATALED# Circuitry Example	
10-11	SATA Cable 90° Bend Height Example	
10-12		
10-13	SATA Host Connector Placement Region Recommendations	
10-14	SATA Host Connector Placement ATX Area B Example	
	Example of Poor Host Connector Placement	
10-16	Minimum Host Connector Placement Spacing from SATA Specification	. 135
10-17	Intel <sup>®</sup> ICH5 AC '97 (Codec Connection)	. 130
10-18	Intel <sup>®</sup> ICH5 AC '97 – AC_BIT_CLK Topology	137
10-19	Intel <sup>®</sup> ICH5 AC '97 – AC_SDOUT/AC_SYNC Topology	138
10-20	Intel <sup>®</sup> ICH5 AC '97 – AC_SDIN Topology	139
10-21	AC '97 Power Plane Configurations	
10-22	AC '97 Analog Power Delivery	
10-23	Example Speaker Circuit	
10-24	CNR Interface	146
10-25	Motherboard AC '97 CNR Implementation with a Single Codec	4 4 7
10.00	down on Board	
10-26	Motherboard AC '97 CNR Implementation with No Codec down on Board	
10-27	Recommended USB Trace Spacing	
10-28	USBRBIAS/USBRBIAS# Connection	
10-29	Good Downstream Power Connection	
10-30	A Common-Mode Choke	
10-31	Front Panel Header Schematic	
10-32	Motherboard Front Panel USB Support	
10-33	Example PIRQ Routing	
10-34	SMBUS 2.0/SMLink Interface	159
10-35	High Power/Low Power Mixed VCC_SUSPEND/ VCC_CORE_	400
40.00	Architecture	
10-36	PCI Bus Layout Example	162
10-37	PCI Bus Layout Example with IDSEL	162
10-38	RTCX1 and SUSCLK Relationship in Intel <sup>®</sup> ICH5	164
10-39	External Circuitry for the Intel <sup>®</sup> ICH5 Where the Internal RTC Is Not Used	164
10-40	External Circuitry for the Intel <sup>®</sup> ICH5 RTC	
10-41	A Diode Circuit to Connect RTC External Battery	
10-42	RTCRST# External Circuit for the Intel <sup>®</sup> ICH5 RTC	
10-43	Intel <sup>®</sup> ICH5/Platform LAN Connect Sections	
10-44	Single Solution Interconnect	
10-45	LOM/CNR Interconnect	
10-46	LAN_CLK Routing Example	174
10-47	Intel <sup>®</sup> 82562EZ/ET/EX/EM PLC Components/ Intel <sup>®</sup> 82551QM PLC	475
10.10	Components Termination	
10-48	Critical Dimensions for Component Placement	176

10-49	Critical Dimensions for Component Placement				
10-50	Termination Plane1				
10-51	Intel <sup>®</sup> 82562EZ/ET/EX/EM PLC Components Disable Circuitry	180			
10-52	Trace Routing	181			
10-53	Ground Plane Separation	183			
10-54	TPM LPC Block Diagram	186			
12-1	RSMRST# Generation from VCCSUS3_3				
12-2	PWROK Generation from PWR_OK Output of ATX Supply				
12-3	PS_ON Generation from SLP_S3#				
12-4	PS ON Generation from SLP S3# and SKTOCC#				
12-5	Intel ICH5 Processor CMOS Signals with Processor and Flash BIOS				
13-1	SYS_RESET# and PWRBTN# Connection				
13-2	RTC Power Well Isolation Control				
14-1	Flash BIOS Signal Topology Solution				
14-2	Flash BIOS Level Translation Circuitry				
14-3	Flash BIOS VPP Circuitry				
15-1	Customer Reference Board Power Delivery Map				
15-2	Minimized Loop Inductance Example				
15-3	2 Phase VR Component Placement Example				
15-4	Decoupling Placement				
15-5	Top Layer Power Delivery Shape (VCC_CPU)	217			
15-6	Layer 2 Power Delivery Shape (VSS)	217			
15-7	Bottom Layer Power Delivery Shape (VCC_CPU)				
15-8	Capacitor Orientation				
15-9	Shared Ground and Power Vias				
15-10	Routing of Feedback Signal				
15-11	Example VR Thermal Monitor Circuit				
15-12	Detailed Power Distribution Model for Processor with Voltage Regulator on				
10 12	System Board	222			
15-13	VCC_VID Regulator Topology				
15-14	Example of VCC_VID Routing (Layer 1)				
15-15	Typical VCCIOPLL, VCCA, and VSSA Power Distribution				
15-16	AC Filter Specification				
15-17	VCCA and VSSA Routing (Layer 1)				
15-18	VCCA and VSSA Routing (Layer 4)				
15-19	DDR Power Plane (Layer 1)				
15-20	2.6 V DDR Power Plane (Layer 2)				
15-21	VTT (MCH FSB Power Plane) (Layer 1)	230			
15-22	VTT (MCH FSB Power Plane) (Layer 2)				
15-23	1.5 V Power Plane (Layer 1)				
15-24	1.5 V Power Plane (Layer 2)				
15-25	1.5 V Power Plane (Layer 4)				
15-26	MCH High-Frequency Decoupling Capacitor Placement	234			
15-27					
	MCH Bulk Decoupling Capacitor Placement	235			
10-20	MCH Bulk Decoupling Capacitor Placement MCH Filter Topology for 1.5 V Core				
15-28 15-29	MCH Filter Topology for 1.5 V Core	236			
15-29	MCH Filter Topology for 1.5 V Core MCH Analog Filter Topologies	236 237			
15-29 15-30	MCH Filter Topology for 1.5 V Core MCH Analog Filter Topologies Layer 1 VCCA_DDR	236 237 238			
15-29 15-30 15-31	MCH Filter Topology for 1.5 V Core MCH Analog Filter Topologies Layer 1 VCCA_DDR Layer 4 VCCA_DDR	236 237 238 238			
15-29 15-30	MCH Filter Topology for 1.5 V Core MCH Analog Filter Topologies Layer 1 VCCA_DDR	236 237 238 238 239			

15-34	DDR DIMM High-Speed Decoupling	240
15-35	DDR DIMM VTT High-Speed Decoupling	
15-36	Example 3.3 V/V5REF Sequencing Circuitry	
15-37	Intel <sup>®</sup> ICH5 Layer 1 Power Delivery	
15-38	Intel <sup>®</sup> ICH5 Layer 2 Power Delivery	
15-39	Layer 2 Close Up	
15-40	Layer 2 Close Up	
15-41	Intel <sup>®</sup> ICH5 Layer 4 Power Delivery	
15-42	Intel <sup>®</sup> ICH5 Decoupling Capacitor Placement for VccSus1_5	247
15-43	Intel <sup>®</sup> ICH5 Example Decoupling Capacitor Placement	
16-1	Spread Spectrum Modulation Profile	
16-2	impact of Spread Spectrum Clocking on Radiated Emissions	
16-3	Cancellation of H-fields Through Inverse Currents	
	÷	

#### **Tables**

1-1	Intel <sup>®</sup> ICH5 Conventions and Terminology	25
2-1	LAN Component Overview	
2-2	MCH System Bandwidth Summary	33
2-3	Intel <sup>®</sup> ICH5 System Bandwidth Summary	33
3-1	Via-Pad Layout Metal-Defined Pads	
3-2	Via-Pad Layout Solder Mask-Defined Pads	
4-1	Intel <sup>®</sup> 875 Chipset Clock Group	45
4-2	Host Clock Frequency Select on CK409	
4-3	HOST_CLK[1:0]# Routing Guidelines	48
4-4	CLK33 Routing Guidelines to Intel <sup>®</sup> ICH5, Flash BIOS, SIO, and PCI Slots	52
4-5	CLK33 Routing Guidelines for Sharing CLK33 between Two PCI	
	Down Devices	53
4-6	CLK66 Routing Guidelines for CLK66 to MCH, Intel <sup>®</sup> ICH5,	
. –	Intel <sup>®</sup> 82647EI GbE Controller and AGP Connector	
4-7	CLK14 Routing Guidelines	
4-8	USBCLK Routing Guidelines	
4-9	SCR/SCR# Routing Guidelines	
5-1	System Bus Signal Groups	
5-2	1X, 2X and 4X Signal Groups	
5-3	Address and Data, and Associated Strobe Pairs	
5-4	4X Routing Guidelines	
5-5	2X Routing Guidelines	
5-6	1X Routing Guidelines	
5-7	Routing Guidelines for Asynchronous AGTL+ Signals	
5-8	Layout Recommendations for FERR# and THERMTRIP#	
5-9	Layout Recommendations for Miscellaneous Signals	67
5-10	Layout Recommendations for IERR#	67
5-11	Layout Recommendations for RESET# and BR0#	
5-12	Layout Recommendations For INIT#	
5-13	Layout Recommendations for PWRGOOD	70
5-14	Layout Recommendations for PROCHOT#	70
5-15	Layout Recommendations for TESTHI Signals	
5-16	Layout Recommendations for COMP[1:0]	71

5-17	Host VREF Resistor Values	73			
5-18	Host VREF Trace Lengths				
5-19	VID Topology Trace Lengths	74			
5-20	BSEL Resistor Values	76			
5-21	FSB Frequency Selection	76			
5-22	Reference Solution Fan Power Header Pinout	81			
5-23	Boxed Processor Fan Power Header Pinout	82			
6-1	MCH DDR Signal Groups	83			
6-2	Length Matching Formulas	85			
6-3	DDR Channel Referencing Stack-Up	86			
6-4	Clock Signal DIMM Mapping per DIMM	88			
6-5	Clock Signal Group Routing Guidelines	90			
6-6	Control Signal-to-DIMM Mapping	92			
6-7	Control Signal Group Routing Guidelines	92			
6-8	Address/Command Signal Group Routing Guidelines	95			
6-9	SDQ and SECC to SDQS Mapping	97			
6-10	Data Signal Group Routing Guidelines	97			
6-11	DDR VREF Generation Requirements at the MCH	103			
6-12	DDR VREF Generation Requirements at the DIMMs	104			
6-13	DDR SMRCOMP Requirements	105			
6-14	DDR RCOMP V <sub>OH</sub> and V <sub>OL</sub> Requirements	106			
7-1	Hub Interface Routing Parameters				
7-2	Hub Interface HIVREF/HISWING Generation Circuit Specifications	109			
7-3	RCOMP Resistor Values	110			
8-1	Signal Groups				
8-2	Associated First and Second Strobes	111			
8-3	Motherboard Interconnect Requirements	112			
9-1	CSA Port Signal Groups				
9-2	CSA Port Routing Parameters				
9-3	CSA Port Reference Circuit Specifications				
9-4	CSA Port RCOMP Resistor Values				
10-1	IDE Signal Groups				
10-2	IDE Routing Summary				
10-3	SATA Routing Summary				
10-4	SATARBIAS/SATARBIAS# Routing Summary				
10-5	AC '97 AC_BIT_CLK Routing Summary				
10-6	AC '97 AC_SDOUT/AC_SYNC Routing Summary				
10-7	AC '97 AC_SDIN Routing Summary				
10-8	Supported Codec Configurations				
10-9	Signal Descriptions				
10-10	CNR Routing Summary				
10-11	USBRBIAS/USBRBIAS# Routing Summary	150			
10-12	USB 2.0 Trace Length Preliminary Guidelines (with Common-Mode Choke)	151			
10-13	Conductor Resistance (Table 6-6 from USB 2.0 Specification)				
10-14	Front Panel Header Pinout	156			
10-15	I/O APIC Interrupt Inputs 16 thru 23 Usage				
10-16	Bus Capacitance Reference Chart				
10-17	Bus Capacitance/Pull-Up Resistor Relationship				
10-18	PCI Data Signals Routing Summary	163			

10-19	RTC Routing Summary	. 165
10-20	LAN Component Connections/Features	. 170
10-21	LAN Design Guide Section Reference	. 171
10-22	LAN LOM or CNR Routing Summary	. 172
10-23	LAN LOM/CNR Dual Routing Summary	
10-24	Critical Dimensions for Component Placement	. 176
10-25	Critical Dimensions for Component Placement	. 177
10-26	Intel <sup>®</sup> 82562EZ/EX Control Signals	. 180
11-1	GPIO Summary	
12-1	Intel <sup>®</sup> ICH5 Maximum Power Consumption Estimates	. 189
12-2	Intel <sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary	. 194
14-1	Processor / Intel <sup>®</sup> ICH5 Flash BIOS Topology Table	
	(Resistor and Length Values)	
15-1	Decoupling Requirements	. 215
15-2	Decoupling Location	
15-3	Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor Power Delivery Model Parameters	. 222
15-4	Loadline Requirements	
15-5	Bulk Capacitor Decoupling Requirements	. 227
15-6	Component Tolerance Requirements	. 227
15-7	High-Frequency Decoupling Requirements for the MCH	. 233
15-8	Bulk Decoupling Requirements for MCH	. 235
15-9	MCH Analog Filter Requirements	
15-10	MCH Analog Filter Components	.237
15-11	DDR DIMMs Decoupling	. 240
15-12	Bulk Decoupling Requirement for DIMMs	. 240
15-13	Decoupling Requirements for Intel <sup>®</sup> ICH5	.246

### **Revision History**

Revision	Description	Date	
-001	Initial release	April 2003	
-002	<ul> <li>Updated length values in table 6-2</li> <li>Updated equations in figure 6-10</li> <li>Corrected resistor value in section 17.5.1 for CS[1:0]#</li> <li>Corrected value for motherboard differential impedence in section 18.1.1.1</li> <li>Corrected item #7 in section 18.1.1.1</li> </ul>	May 2003	
-003	<ul> <li>Page 46 Figure 4.1 - Changed FWH to Flash BIOS</li> <li>Page 47 Table 4-2 - Changed FSA to FS_A and FSB to FS_B</li> <li>Page 50 Updated Section 4.2 and added Figure 4-6</li> <li>Page 56 Table 4-9 - Changed Rt Shunt termination value from 49.9Ω ± 5% to 49.9Ω ± 1%</li> <li>Page 58 Section 4.3.1.3 changed first bullet from 10 Ω to 5 Ω resistor.</li> <li>Page 61 Changed heading from "System Bus Routing Guidelines" to "Front Side Bus (FSB)"</li> <li>Page 65, 69 and 292 We need to add a note to Tables 5-7, 5-12 and 18.2.4. Place a superscript "1" after the "Trace Spacing" column header, and under the table have footnote #1 read: "Recommend routing INIT# with 7 mils spacing. If 5 mils spacing is used, total length must be less than 8"."</li> <li>Page 72 Figure 5-14 changed boot select resistor value from 10kΩ to 12kΩ.</li> <li>Page 81 section 5.4 Changed "compatibility" to "relative to retention mechanism"</li> <li>Page 193 Added section 12.6 and Figure 12-5</li> <li>Page 234 Update filter values in Table 15-7</li> <li>Page 234 Update filter values in Table 15-7</li> <li>Page 234 Update filter values in Table 15-7</li> <li>Page 237 and 272 the table entry for VDDSPD changed to read "strongly recommend connecting to 3.3 V." It currently says to "2.6 V core," which is incorrect.</li> <li>Page 300 In Table 18.3.5.1, the text in the "Layout Recommendations" column is incorrect. replaced the "of the DIMM connectors." with " of the MCH" at the end of the text.</li> <li>Section 18 changed 2.55V to 2.6V in the DDR Layout Checklist sections, changed 2.55V to 2.6V. The instances I found are on pages 300.301,315,316.</li> <li>P301 In Table 18.3.6.2, The 1st two rows in the table have "VOH" in the "Layout Recommendations" column, and should be in volts.</li> </ul>	June 2003	
-004	Updated name of the Intel <sup>®</sup> Pentium <sup>®</sup> 4 processor on 90 nm process.	January 2004	
	Added Section 15.3.2.	-	
-005	Added the Intel® Pentium <sup>®</sup> 4 Processor Extreme Edition supporting		

This page is intentionally left blank.

Introduction

# int<sub>el®</sub> Introduction

This platform design guide documents Intel's design recommendations for systems based on the Intel<sup>®</sup> Pentium<sup>®</sup> 4 processors on 0.13 micron process or Pentium 4 processor on 90 nm process and the Intel<sup>®</sup> 875P chipset. In addition to providing motherboard design recommendations (e.g., layout and routing guidelines), this document also addresses other system design issues (e.g., power delivery).

Carefully follow the design information, board schematics, debug recommendations, and system checklists provided in this document. These design guidelines have been developed to ensure maximum flexibility for board designers while reducing the risk of board related issues.

Board designers may use the associated Intel schematics as a reference. While the schematics cover a specific design implementation, the core schematics will remain the same for most 875P chipsetbased platforms. The schematic set provides a reference schematic for each 875P chipset component as well as common motherboard options. Additional flexibility is possible through other permutations of these options and components. Refer to the appropriate schematics document (see Section 1.1) for the schematic diagrams.

The 875P chipset platform supports the following processors:

- Intel<sup>®</sup> Pentium<sup>®</sup> 4 processor with 512-KB L2 cache on 0.13 micron process in the 478-pin package
- Intel<sup>®</sup> Pentium<sup>®</sup> 4 processor Extreme Edition supporting Hyper-Threading Technology<sup>1</sup>
- Intel<sup>®</sup> Pentium<sup>®</sup> 4 processor on 90 nm process
- Note: Unless otherwise specified, the term ICH5 in this document refers to both the 82801EB ICH5 and 82801ER ICH5R.
- Refer to the Intel<sup>®</sup>875P Chipset Thermal Design Guide for package and retention mechanism Note: keep-out information.
- Unless otherwise specified, the term "Pentium 4 processor on 0.13 micron process" in this Note: document refers to both the Pentium 4 processor with 512-KB L2 cache on 0.13 micron process and the Pentium 4 processor Extreme Edition supporting Hyper-Threading Technology.
- The main part of the processor-related power descriptions in this document are for processor Note: loadline B specifications. Section 15.3.2 covers some of the differences between loadline B and loadline A.

Hyper-Threading Technology requires a computer system with an Intel® Pentium® 4 processor supporting HT Technology and a Hyper-Threading 1. Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See << http://www.intel.com/info/hyperthreading/>> for more information including details on which processors support HT Technology.

#### 1.1 **Reference Documentation**

Document <sup>1</sup>	Document Number/Source	
Intel <sup>®</sup> 875P Chipset Customer Reference Board Schematics	http://developer.intel.com/design/chipsets/ schematics/252812.htm	
Intel <sup>®</sup> 865G/865GV/865PE/865P Chipset CRB Schematics Addendum for the Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor on 90 nm Process w/Loadline A Platforms - 2 Phase VR	http://developer.intel.com/design/chipsets/ schematics/300683.htm	
Intel <sup>®</sup> 865G/865GV/865PE/865P Chipset CRB Schematics Addendum for the Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor on 90 nm Process w/Loadline A Platforms - 3 Phase VR	http://developer.intel.com/design/chipsets/ schematics/300684.htm	
Intel <sup>®</sup> 875P Chipset: Intel <sup>®</sup> 82875P Memory Controller Hub (MCH) Datasheet	http://developer.intel.com/design/chipsets/ datashts/252525.htm	
Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor with 512-KB L2 Cache on 0.13 Micron Process and Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor Extreme Edition Supporting Hyper-Threading Technology Datasheet	http://developer.intel.com/design/pentium4/ datashts/298643.htm	
Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor on 90 nm Process Datasheet	http://developer.intel.com/design/pentium4/ datashts/300561.htm	
Intel <sup>®</sup> 875P Chipset: Intel <sup>®</sup> 82875P MCH Thermal Design Guide	http://developer.intel.com/design/chipsets/ designex/252528.htm	
Intel <sup>®</sup> Pentium <sup>®</sup> 4 Processor on 90 nm Process Thermal and Mechanical Design Guide	http://developer.intel.com/design/Pentium4/ guides/300564.htm	
Voltage Regulator-Down (VRD) 10.0: for Desktop Socket 478 Design Guide	http://developer.intel.com/design/pentium4/ guides/252885.htm	
Intel <sup>®</sup> 82801EB I/O Controller Hub 5 (ICH5) and Intel <sup>®</sup> 82801ER I/O Controller Hub 5 R (ICH5R) Datasheet	http://developer.intel.com/design/chipsets/ datashts/252516.htm	
Intel <sup>®</sup> 82801EB I/O Controller Hub 5 (ICH5) and Intel <sup>®</sup> 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide	http://developer.intel.com/design/chipsets/ designex/252673.htm	
PCI Local Bus Specification, Revision 2.3	http://www.pcisig.com/	
PCI-PCI Bridge Specification	http://www.pcisig.com/	
PCI Bus Power Management Interface Specification	http://www.pcisig.com/	
PCI Hot Plug Specification	http://www.pcisig.com/	
Accelerated Graphics Port (AGP) Design Guide, Revision 1.0	http://www.agpforum.org/	
System Management Bus Specification	http://www.smbus.org/	
AC '97 Specification, Revision 2.3	http://www.intel.com/ial/scalableplatforms/ audio/index.htm/	
Communication and Network Riser Specification, Revision 1.2	http://developer.intel.com/technology/cnr/ CNRspec_12.pdf	
AP-728, Intel <sup>®</sup> ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions	http://developer.intel.com/design/chipsets/ applnots/292276.htm	
Alert Standard Format Specification, Revision 1.03	http://www.dmtf.org/standards/ standard_alert.php	
Serial ATA Specification, Revision 1.0	http://www.serialata.org/collateral/index.shtml	
Universal Serial Bus (USB) Specification, Revision 2.0	http://www.usb.org/developers/docs.html	
Front Panel I/O Connectivity Design Guide	http://www.formfactors.org/developer/ fpio_design_guideline.pdf	

**NOTE:** 1. Contact your Intel Field Representative for additional design information.

## int<sub>el</sub>®

### 1.2 Conventions and Terminology

This section defines conventions and terminology that are used throughout the design guide.

Term	Description			
Aggressor	A network that transmits a coupled signal to another network.			
AGTL+	The front-side bus uses a bus technology called AGTL+, or Assisted Gunning Transceiver Logic. AGTL+ buffers are open-drain, and require pull-up resistors to provide the high logic level and termination. AGTL+ output buffers differ from GTL+ buffers with the addition of an active pMOS pull-up transistor to assist the pull-up resistors during the first clock of a low-to-high voltage transition.			
Asynchronous GTL+	The processor does not utilize CMOS voltage levels on any signals that connect to the processor. As a result, legacy input signals such as A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PWRGOOD, SMI#, SLP#, and STPCLK# utilize GTL+ input buffers. Legacy output signals (FERR# and IERR#) and non-AGTL+ signals (THERMTRIP# and PROCHOT#) also utilize GTL+ output buffers. All of these signals follow the same DC requirements as AGTL+ signals, however the outputs are not actively driven high (during a logical 0 to 1 transition) by the processor (the major difference between GTL+ and AGTL+). These signals do not have setup or hold time specifications in relation to BCLK[1:0], and are therefore referred to as "Asynchronous GTL+ Signals". However, all of the Asynchronous GTL+ signals are required to be asserted for at least two BCLKs in order for the processor to recognize them.			
Bus Agent	A component or group of components that, when combined, represent a single load on the AGTL+ bus.			
Crosstalk	<ul> <li>The reception on a victim network of a signal imposed by aggressor network(s) through inductive and capacitive coupling between the networks.</li> <li>Backward Crosstalk: Coupling that creates a signal in a victim network that travels in the opposite direction as the aggressor's signal.</li> <li>Forward Crosstalk: Coupling that creates a signal in a victim network that travels in the same direction as the aggressor's signal.</li> <li>Even Mode Crosstalk: Coupling from a signal or multiple aggressors when all the aggressors switch in the same direction that the victim is switching.</li> <li>Odd Mode Crosstalk: Coupling from a signal or multiple aggressors when all the aggressors switch in the opposite direction that the victim is switching.</li> </ul>			
Flight Time	<ul> <li>Flight time is a term in the timing equation that includes the signal propagation delay, any effects the system has on the Tco of the driver, plus any adjustments to the signal at the receiver needed to guarantee the setup time of the receiver. More precisely, flight time is defined as:</li> <li>The time difference between a signal at the input pin of a receiving agent crossing the switching voltage (adjusted to meet the receiver manufacturer's conditions required for AC timing specifications; i.e., ringback, etc.) and the output pin of the driving agent crossing the switching voltage when the driver is driving a test load used to specify the driver's AC timings.</li> <li><i>Maximum and Minimum Flight Time</i>: Flight time variations are caused by many different parameters. The more obvious causes include variation of the board dielectric constant, changes in load condition, crosstalk, power noise, variation in termination resistance, and differences in I/O buffer performance as a function of temperature, voltage, and manufacturing process. Some less obvious causes include effects of Simultaneous Switching Output (SSO) and packaging effects.</li> <li><i>Maximum flight time</i> is the largest acceptable flight time a network will experience under all conditions.</li> </ul>			
Front Side Bus (FSB)	The Front Side Bus is the microprocessor bus of the processor.			

Term	Description		
ISI	Inter-symbol interference is the effect of a previous signal (or transition) on the interconnect delay. For example, when a signal is transmitted down a line and the reflections due to the transition have not completely dissipated, the following data transition launched onto the but is affected. ISI is dependent upon frequency, time delay of the line, and the reflection coefficient at the driver and receiver. ISI can impact both timing and signal integrity.		
Network	The network is the trace of a Printed Circuit Board (PCB) that completes an electrical connection between two or more components.		
Overshoot	The maximum voltage observed for a signal at the device pad, measured with respect to VCC.		
Pad	The electrical contact point of a semiconductor die to the package substrate. A pad is only observable in simulations.		
Pin	The contact point of a component package to the traces on a substrate, such as the motherboard. Signal quality and timings can be measured at the pin.		
Power-Good	"Power-Good," "PWRGOOD," or "CPUPWRGOOD" (an active high signal) indicates that all of the system power supplies and clocks are stable. PWRGOOD should go active a predetermined time after system voltages are stable and should go inactive as soon as any of these voltages fail their specifications.		
Ringback The voltage to which a signal changes after reaching its maximum absolute value. Rir may be caused by reflections, driver oscillations, or other transmission line phenomer			
Setup Window	The time between the beginning of Setup to Clock (TSU_MIN) and the arrival of a valid clock edge. This window may be different for each type of bus agent in the system.		
SSO SSO SSO SSO SSO SSO SSO SSO SSO SSO			
Stub	The branch from the bus trunk terminating at the pad of an agent.		
Trunk	The main connection, excluding interconnect branches, from one end agent pad to the other end agent pad.		
Undershoot	The minimum voltage extending below VSS observed for a signal at the device pad.		
VCC (processor core)	VCC (processor core) is the core power for the processor. The FSB is terminated to VCC (processor core).		
Victim	A network that receives a coupled crosstalk signal from another network is called the victim network.		
VRD 10.0 "VRD 10.0" refers to the Voltage Regulator Module (a down on the board solution) specification for the Intel Pentium 4 processor Extreme Edition supporting Hyper-Three Technology and Pentium 4 processor on 90 nm process. It is a DC-DC converter modu supplies the required voltage and current to a single processor.			

Table 1-1 defines the acronyms, conventions, and terminology that are used throughout the design guide.

#### Table 1-1. Intel<sup>®</sup> ICH5 Conventions and Terminology

Acronym, Convention/ Terminology	Definition		
AC	Audio Codec		
ASF	Alert Standard Format		
AMC	Audio/Modem Codec.		
Anti-Etch	Any plane-split, void or cutout in a VCC or GND plane is referred to as an anti-etch		
BER	Bit Error Rate		
BMC	Baseboard Management Controller.		
CMC	Common Mode Choke		
CNR	Communications and Networking Riser		
EMI	Electro Magnetic Interference		
ESD	Electrostatic Discharge		
FS	Full-speed. Refers to USB		
HS	High-speed. Refers to USB		
ICH5	I/O Controller Hub Fifth Generation		
LCI	LAN Connect Interface		
LOM	LAN on Motherboard		
LPC	Low Pin Count		
LS	Low-speed. Refers to USB		
MC	Modem Codec		
PCM	Pulse Code Modulation		
PLC	Platform LAN Connect		
RTC	Real Time Clock		
SATA	Serial ATA		
SMBus	System Management Bus. A two-wire interface through which various system components can communicate		
SPD	Serial Presence Detect		
S/PDIF	Sony/Phillips Digital Interface		
STD	Suspend To Disk		
STR	Suspend To RAM		
тсо	Total Cost of Ownership		
TDM	Time Division Multiplexed		
TDR	Time Domain Reflectometry		
UBGA	Micro Ball Grid Array		
USB	Universal Serial Bus		

This page is intentionally left blank.

# int<sub>el</sub> System Overview

The Intel 875P chipset is designed for systems based on the Pentium 4 processor on 0.13 micron process and the Intel Pentium 4 processor on 90 nm process. The system supports FSB frequencies of 400 MHz, 533 MHz, and 800 MHz. The 875P chipset contains two main components: the 82875P Memory Controller Hub (MCH) for the host bridge and the I/O Controller Hub 5 for the I/O subsystem. Either the 82801EB ICH5 or 82801ER ICH5R can be used for the I/O Controller Hub. The MCH and ICH5 are interconnected via an Intel proprietary interface called the "hub interface."

#### Intel<sup>®</sup> 82875P Memory Controller Hub (MCH) 2.1

The MCH is designed for use with a single UP capable processor in the 478-pin package. The role of the MCH is to arbitrate the flow of information between the five system interfaces: Front Side Bus (FSB), system memory, AGP, Hub Interface, and CSA interface.

#### 2.1.1 System Memory Interface

The MCH integrates a system memory DDR controller with two, 64-bit wide interfaces.

#### System Memory Interface

- Supports two 64-bit wide DDR data channels
- Available bandwidth up to 3.2 GB/s (DDR400) for single-channel mode and 6.4 GB/s (DDR400) in dual-channel mode.
- Supports 128-Mb, 256-Mb, 512-Mb DDR technologies
- Supports only x8, x16, DDR devices with four banks
- Registered DIMMs not supported
- Supports opportunistic refresh
- Up to 16 simultaneously open pages (four per row, four rows maximum)
- SPD (Serial Presence Detect) scheme for DIMM detection support
- Suspend-to-RAM support using CKE
- Supports configurations defined in the JEDEC DDR1 DIMM specification only

#### Single-Channel DDR Configuration

- Supports 2.0 GB maximum system memory
- Supports up to two DDR DIMMs, single-sided and/or double-sided
- Supports DDR266/333/400 unbuffered ECC and non-ECC DDR DIMMs
- Does not support registered DIMMs
- Does not support mixed-mode / uneven double-sided DDR DIMMs (not validated)

#### **Dual-Channel DDR Configuration - Lockstep**

- Supports 4.0 GB maximum system memory
- · Supports up to four DDR DIMMs, single-sided and/or double-sided
- DIMMS must be populated in identical pairs for Dual-Channel operation
- Supports 16 simultaneous open pages (four per row)
- Supports DDR266/333/400 unbuffered ECC and non-ECC DDR DIMMs

#### 2.1.2 Supported Frequencies

The following configurations are supported by the MCH:

- 800 MHz FSB, 400 MHz memory interface
- 800 MHz FSB, 333 MHz memory interface
- 533 MHz FSB, 266 MHz memory interface
- 400 MHz FSB, 266 MHz memory interface

#### 2.1.3 Hub Interface

The hub interface connects the MCH to the ICH5. The MCH supports only HI 1.5, which uses HI 1.0 protocol with HI 2.0 electrical characteristics. The hub interface runs at 266 MT/s (with 66-MHz base clock) and uses 1.5 V signaling. Accesses between the hub interface and AGP are limited to hub interface originated memory writes to AGP.

#### 2.1.4 Communications Streaming Architecture (CSA) Interface

The CSA interface connects the MCH with the 82541EI Gigabit Ethernet (GbE) controller. The CSA Interface runs at 266 MT/s (with 66 MHz base clock) and uses 1.5 V signaling.

#### 2.1.5 Accelerated Graphics Port (AGP) Interface

The CH supports an AGP 8X mode slot. This slot meets the requirements of the AGP 3.0 specification including 0.8 V and 1.5 V AGP electrical characteristics. The following features are supported by the MCH:

- AGP 8X fast writes
- PIPE# or SBA[7:0] AGP address mechanisms
- 32-deep AGP request queue
- High priority accesses

### 2.2 Intel<sup>®</sup> ICH5 System Features

The ICH5 or ICH5R provides the I/O subsystem with access to the rest of the system. the ICH5/ ICH5R integrates many I/O functions:

- Upstream hub interface for access to the MCH
- 2-channel Ultra ATA/100 Bus Master IDE controller
- Two Serial ATA Host Controllers
- One EHCI Controller and four UHCI Controllers (Expanded capabilities for eight, USB 2.0 ports)
- I/O APIC
- SMBus 2.0 controller
- Integrated ASF Management Controller
- LPC / Flash BIOS Interface
- AC '97 2.3 interface
- PCI 2.3 interface
- Integrated System Management Controller
- Integrated LAN Controller

#### 2.2.1 Integrated LAN Controller

The ICH5 incorporates an integrated LAN Controller. Its bus master capabilities enable the component to process high-level commands and perform multiple operations that lowers processor utilization by off-loading communication tasks from the processor.

The ICH5 supports several components depending on the target market. Available LAN components include the Intel<sup>®</sup> 82562ET/82562EZ for basic Ethernet 10/100 connection, Intel<sup>®</sup> 82562EM/82562EX component that provides an Ethernet 10/100 connection with the added manageability capabilities, Intel<sup>®</sup> 82540EM GbE controller, and Intel<sup>®</sup> 82551QM Fast Ethernet controller.

#### Table 2-1. LAN Component Overview

LAN Component	Interface To Intel <sup>®</sup> ICH5	Connection	Features
Intel <sup>®</sup> 82540EM GbE Controller (196 BGA)	PCI	Gigabit Ethernet (1000BASE-T) with Alert Standard Format (ASF) alerting	Gigabit Ethernet, ASF 1.0 alerting, PCI 2.2 compatible
Intel <sup>®</sup> 82551 QM Fast Ethernet Controller (196 BGA)	PCI	Performance 10/100 Ethernet with ASF alerting	Ethernet 10/100 connection, ASF 1.0 alerting, PCI 2.2 compatible
Intel <sup>®</sup> 82562EM PLC Component (48 Pin SSOP) Intel <sup>®</sup> 82562EX PLC Component (196 BGA)	LCI	10/100 Ethernet with Alert Standard Format (ASF) alerting	Ethernet 10/100 connection, ASF 1.0 alerting
Intel <sup>®</sup> 82562ET (PLC Component 48 Pin SSOP) Intel <sup>®</sup> 82562EZ PLC Component (196 BGA)	LCI	Basic 10/100 Ethernet	Ethernet 10/100 connection

#### 2.2.2 Serial ATA

The ICH5 contains two integrated Serial ATA host controllers capable of independent DMA operation on two ports. The SATA controllers are completely software transparent with the IDE interface, while providing a lower pin count and higher performance. The ICH5 SATA interface supports data transfer rates up to 150 MB/s.

The Intel<sup>®</sup> RAID Technology solution, available with the 82801ER (ICH5R), offers data stripping for higher performance (RAID Level 0), alleviating disk bottlenecks by taking advantage of the dual independent SATA controllers integrated in the ICH5R. There is no loss of PCI resources (request/grant pair) or add-in card slot.

#### 2.2.3 USB 2.0 Support

The ICH5 has support for eight USB 2.0 ports. There are four UHCI host controllers and one EHCI host controller. Each UHCI Host controller includes a root hub with two separate USB ports each. The connection to either a UHCI or the EHCI is dynamic and dependent on the USB device capability. All ports support HS/FS/LS.

#### 2.2.4 Manageability and Other Enhancements

The ICH5 platform integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.

#### SMBus 2.0

The ICH5 integrates an SMBus 2.0 controller. The SMBus provides an interface to manage peripherals such as serial presence detection (SPD) on RAM, thermal sensors, CNR cards, PCI cards, etc. The slave interface allows an external microcontroller to access system resources.

#### Alert Standard Format (ASF) Management Controller

The ICH5 integrates an ASF 1.03-compliant management controller. The ICH5 ASF controller uses the SMLink internally as a dedicated bus to interface with the ICH5 LAN controller.

#### Interrupt Controller

The interrupt capabilities of the ICH5 platform maintain the support for up to eight PCI interrupt pins and PCI 2.3 Message-Based Interrupts. In addition, the ICH5 supports Front Side Bus interrupt delivery.

#### Intel<sup>®</sup> Compatible Flash BIOS

The ICH5 platform supports the  $Intel^{\mathbb{R}}$  Compatible Flash BIOS memory size up to 8 MB for increased system flexibility.

#### 2.2.5 AC '97 Audio and Modem Support


The *Audio Codec '97 (AC '97) Specification* defines a digital interface that can be used to attach an audio codec (AC), a modem codec (MC), and/or an audio/modem codec (AMC) in various configurations. The AC '97 Specification defines the interface between the system logic and the audio or modem codec known as the AC-link.

The ICH5 platform's AC '97 (with the appropriate codecs) improves overall platform integration by incorporating the AC-link. By using an audio codec, the AC-link allows for cost-effective, high-quality, integrated audio on the ICH5 platform. In addition, an AC '97 soft modem can be implemented with the use of a modem codec. Several system options exist when implementing AC '97. The ICH5 integrated digital link allows several external codecs to be connected to the ICH5. The system designer can provide audio with an audio codec, a modem with a modem codec, or an integrated audio/modem codec (Figure 2-1). The digital link is expanded to support three audio codecs or a combination of two audio codecs and a modem codec (Figure 2-2).


The digital link in the ICH5 is AC '97 Revision 2.3 compliant, supporting up to three codecs with independent PCI functions for audio and modem. Microphone input and left and right audio channels are supported for a high quality two-speaker audio solution. Wake on ring from suspend is also supported with an appropriate modem codec.

The ICH5 expands audio capability with support for up to six channels of PCM audio output (full AC3 decode). Six-channel audio consists of Front Left, Front Right, Back Left, Back Right, Center, and SubWoofer for a complete surround sound effect. ICH5 has expanded support for three audio codecs on the AC-link.


#### Figure 2-1. AC '97 with Audio/Modem Codec



#### Figure 2-2. AC '97 with Audio Codecs (4 Channel Secondary)








#### Figure 2-3. AC '97 with 2 Audio and a Modem Codec (4 Channel Secondary)

Figure 2-4. AC '97 with Audio and Modem Codec



### 2.3 Bandwidth Summary

Table 2-1 and Table 2-3 provide a summary of the bandwidth requirements for the MCH and ICH5.

#### Table 2-2. MCH System Bandwidth Summary

Interface	Clock Speed (MHz)	Samples per Clock	Data Width (Bytes)	Bandwidth
System Bus	200	4	8	6.4 GB/s
DDR-SDRAM	133/166/200	2	8	2.1 / 2.7 / 3.2 GB/s (per channel)
AGP	66	8	4	2.1 GB/s
CSA	66	4	1	266 MB/s

#### Table 2-3. Intel<sup>®</sup> ICH5 System Bandwidth Summary


Interface	Clock Speed (MHz)	Samples Per Clock	Data Rate (Mega-samples/s)	Data Width (Bits)	Bandwidth (MB/s)
Hub Interface	66	4	266	8	266
PCI 2.3	33	1	33	32	133
IDE	Up to 44.444 Write Up to 50 Read	1	44.444 (Write) 50 (Read)	16	88.9 (Write) 100 (Read)
SATA	750	2	1500	1	150
LCI	5 - 50	1	5 - 50	3	1.875 – 18.75
AC '97	12.288	1	12.288	1	1.536
LPC	33	1	33	4	16.5
USB 2.0 High- speed	Up to 240 (embedded in data)	Up to 2	480	1	60
SMBus	10–16 kHz	1	10	1	1.25 KB/s



#### 2.4 System Configurations

Figure 2-5 illustrates a typical 875P chipset-based system configuration.

#### Figure 2-5. Typical System Configuration



### **Platform Stack-Up and Placement Overview**

In this chapter, an example of an 875P chipset platform component placement and stack-up is presented for a desktop system in an ATX board form factor with dual-channel, DDR266/333/400 SDRAM memory capabilities.

#### 3.1 General Design Considerations

This section documents motherboard layout and routing guidelines for the 875P chipset platform. This section does not discuss the functional aspects of any bus, or the layout guidelines for an addin device.

*Note:* If the guidelines listed in this document are not followed, it is very important that thorough signal integrity and timing simulations are completed for each design. Even when the guidelines are followed, critical signals are recommended to be simulated to ensure proper signal integrity and flight time. Any deviation from the guidelines should be simulated.

The trace impedance typically noted (i.e.,  $60 \ \Omega \pm 15\%$ ) is the "nominal" trace impedance for a 5-mil wide trace. That is, the impedance of the trace when not subjected to the fields created by changing current in neighboring traces. When calculating flight times it is important to consider the minimum and maximum impedance of a trace based on the switching of neighboring traces. Using wider spaces between the traces can minimize this trace-to-trace coupling. In addition, these wider spaces reduce settling time.


Coupling between two traces is a function of the coupled length, the distance separating the traces, the signal edge rate, and the degree of mutual capacitance and inductance. To minimize the effects of trace-to-trace coupling, the routing guidelines documented in this section should be followed.

Additionally, these routing guidelines are created using a PCB (Printed Circuit Board) stack-up as illustrated in Figure 3-1.

#### 3.2 Board Stack-Up

The 875P chipset platform requires a board stack-up yielding a target board impedance of 60  $\Omega \pm 15\%$ . Recommendations in this platform design guide are based on the following 4-layer board stack-up. The stack-up numbers may vary, thus it is important to stay within the specified tolerances.

#### Figure 3-1. 4-Layer PCB Stack-Up Example



Description	Nominal Value	Tolerance	Comments
Board Impedance Z <sub>0</sub>	60 Ω	± 15%	With nominal 5-mil trace width
Prepreg Dielectric Er	4.1	± 0.3	@ 100 MHz
Soldermask Er	4.0	± 0.5	@ 100 MHz
Soldermask Thickness	1.0 mil	± 0.5 mils	From top of trace
Trace Width	5.0 mils	± 0.5 mils	Standard trace

Layer	Description	Nominal Value	Tolerance	Comments
А	Signal Layer	0.7 mils	(See Note 2)	0.5 oz Cu (See note 1)
В	Prepreg	4.4 mils	± 0.6 mils	1 sheet 2116 Pre-Preg
С	Power Layer	1.4 mils	± 0.2 mils	1 oz unplated Cu
D	Core	47 mils	± 5.0 mils	6 sheets 7628 Prepreg (7.8 ± 0.5 mils)
E	Ground Layer	1.4 mils	± 0.2 mils	1 oz unplated Cu
F	Prepreg	4.4 mils	± 0.6 mils	1 sheet 2116 Pre-Preg
G	Signal Layer	0.7 mils	(See Note 2)	0.5 oz Cu (See note 1)


#### NOTES:

Thickness before plating
 Final Plating Thickness varies 1.3 mils – 1.42 mils (need 1.85 mils total)

# 3.2.1 PCB Technology Considerations

Intel has found that the following recommendation aids in the design of a 875P chipset-based platform. Simulations and reference platform are based on the following technology and is recommended that designers adhere to these guidelines.

Figure 3-2. PCB Technologies Stack-Up



Number of Layers		
Stack-Up	4 Layer	
Cu Thickness	0.5 oz outer (plated); 1 oz Inner	
Final Board Thickness	62.3 mils (± 5 mils)	
Material	Fiberglass made of FR4	
Signal and Power Via Stack		
Via Pad	25 mils	
Via Anti-Pad	40 mils	
Via Finished Hole	14 mils	




## 3.2.2 Component Motherboard Layout (Pads and Vias)

Intel currently recommends non-soldermask defined pads (metal defined pads) with "dog-bone" connecting vias for its chipsets. When compared to solder mask defined pads, non-soldermask defined pads offer improved solder-joint reliability.

The solder mask opening and the registration accuracy of that opening relative to the pad is critical to ensure good solder joints and minimize shorting. If the opening is too large, misregistration may uncover a nearby trace increasing the possibility of a short occurring. Regardless of opening size, misregistration may cause soldermask material to cover part or the entire pad, yielding a joint with a poor cross-section (reliability) or a complete open.

### Tips


- Inconsistent soldermask coverage between the via and pad may lead to top and bottom side tenting in order to avoid accidentally wicking the solder ball into the via-hole creating an open or unreliable joint. Tenting both sides may trap moisture in the via during reflow causing severe soldermask damage as it vents. One solution is to ensure that the raw printed circuit boards are dry; an alternative is to allow for a small topside vent-hole (pin-hole) in the tenting.
- A reliability consideration to take into account when choosing a pad size: The pad size also affects the joint height; a smaller pad forces a taller joint. There are industry claims that a taller joint increases the mechanical flexibility of the joint and thus may improve power cycle and temperature cycle joint life.
- Solder mask must cap the vias on the bottom side of the board to minimize heat transfer to the solder.



### Figure 3-3. Via-Pad Layout Metal-Defined Pads

### Table 3-1. Via-Pad Layout Metal-Defined Pads

Component	Solder Ball Pitch	Solder Ball Diameter	Board Pad Diameter	Finished Solder Mask Diameter
Processor	1.27 mm	30 mils	20 mils	22 – 26 mils
MCH	1.27 mm	24 mils	18 mils	20 – 24 mils
Intel <sup>®</sup> ICH5	1.27 mm	30 mils	20 – 24 mils	24 – 27mils



### Figure 3-4. Via-Pad Layout Solder Mask-Defined Pads

### Table 3-2. Via-Pad Layout Solder Mask-Defined Pads

Component	Solder Ball Pitch	Solder Ball Diameter	Board Pad Diameter	Finished Solder Mask Diameter
Processor	1.27 mm	30 mils	22 – 26 mils	22 – 26 mils
МСН	1.27 mm	24 mils	18 mils	18 mils
Intel <sup>®</sup> ICH5	1.27 mm	30 mils	20 – 24 mils	20 – 24 mils



# 3.3 Component Quadrant Layout

The preliminary quadrant layouts shown are approximations. The quadrant layout figures do not show the exact component ball count; only general quadrant information is presented and is intended for reference while using this document. Only the exact pin or ball assignment should be used to conduct routing analysis. Reference to the appropriate component datasheet for pin or ball assignment information.

## 3.3.1 Processor Quadrant Layout

Figure 3-5 illustrates the quadrant layout of the Pentium 4 processor with 512-KB L2 cache on 0.13 micron process, the Pentium 4 processor Extreme Edition supporting Hyper-Threading Technology, and the Pentium 4 processor on 90 nm process.






Figure 3-5. Processor Component Quadrant Layout (Top View)

# 3.3.2 MCH Component Quadrant Layout

### Figure 3-6. MCH Component Quadrant Layout (Top View)



# 3.3.3 Intel<sup>®</sup> ICH5 Component Quadrant Layout



### Figure 3-7. Intel<sup>®</sup> ICH5 Quadrant Layout (Top View)

# int<sub>el</sub>®

# 3.4 Platform Component Placement




Figure 3-8. Component Placement Example Using a 4-DIMM ATX Board

This page is intentionally left blank.


# Platform Clock Routing Guidelines 4

To minimize jitter, improve routing, and reduce cost, 875P chipset-based systems should use a single-chip clock solution, the CK409. In this configuration, the CK409 provides three 100/133/200-MHz selectable differential outputs pairs for all of the host bus agents, one 100-MHz differential output pair for serial ATA, two 48-MHz clocks, five 66-MHz clocks, ten 33-MHz clocks, and two 14-MHz clocks. Figure 4-1 shows the implementation of the clocks for a typical 875 chipset platform.

For more information on CK409 compliance, refer to the *CK409 Clock Synthesizer/Driver Specification* Document.

Clock Name	Frequency (MHz)	Receiver
Host_CLK	100/133/200	Processor, Debug Port, and MCH
CLK66	66	MCH, Intel <sup>®</sup> ICH5, Intel <sup>®</sup> 82547EI GbE controller and AGP connector
CLK33_ICH5	33	ICH5
CLK14	14.318	ICH5 and SIO
CLK33	33	PCI Connectors, SIO, and Flash BIOS
DOTCLK	48	МСН
SRC	100	ICH5-Serial ATA
USBCLK	48	ICH5

### Table 4-1. Intel<sup>®</sup> 875 Chipset Clock Group



## Figure 4-1. Intel<sup>®</sup> 875P Chipset-Based System Clocking Diagram

# 4.1 HOST\_CLK Clock Group

## 4.1.1 HOST\_CLK Clock Topology

The clock synthesizer provides three sets of 100/133/200-MHz differential clock outputs. The differential clocks are driven to the processor, the 875P chipset, and the processors' debug ports as shown in Figure 4-1.

The clock driver differential bus output structure is a "Current Mode Current Steering" output that develops a clock signal by alternately steering a programmable constant current to the external termination resistors "Rt."

The recommended termination for the differential bus clock is a "Shunt Source Termination." Refer to Figure 4-2 for an illustration of this terminology scheme. Parallel Rt resistors perform a dual function, converting the current output of the clock driver to a voltage, and matching the driver output impedance to the transmission line. The series resistors "Rs" provide isolation from the clock driver's output parasitics that would otherwise appear in parallel with the termination resistor Rt.

The value of Rt should be selected to match the characteristic impedance of the motherboard, and Rs should be 33  $\Omega$ . Simulations have shown that Rs values above 33  $\Omega$  provide no benefit to signal integrity but only degrade the edge rate.

• IREF pin (pin # 41) is connected to ground through a 475  $\Omega \pm 1\%$  resistor – making the IREF 2.32 mA

For more information on CK409 compliance, refer to the *CK409 Clock Synthesizer/Driver Specification* Document.

The CK409 allows for different host clock frequencies. The FS\_A and FS\_B pins on the CK409 control the output host clock frequencies. See Table 4-2 for different CK409 host clock frequency configurations.

FS_A	FS_B	Host Clock Frequency
0	0	100 MHz
1	0	133 MHz
0	1	200 MHz

### Table 4-2. Host Clock Frequency Select on CK409

### Figure 4-2. Source Shunt Termination




Table 4-3. HOST\_CLK[1:0]# Routing Guidelines (Sheet 1 of 2)

Layout Guideline	Value	Illustration	Notes
HOST_CLK Skew between Agents	300 ps total budget: 150 ps for clock driver 150 ps for interconnect	Figure 4-2 and Figure 4-3	1,2,3,4
Differential Pair Spacing	11 mils	Figure 4-3	5,7
Spacing to Other Traces	25 mils	Figure 4-4	
Serpentine Spacing	Maintain a minimum 25 mils Keep parallel serpentine sections as short as possible. Minimize 90-degree bends. Make 45-degree bends if possible.		
Motherboard Impedance – Differential	120 Ω		7
Processor Routing Length – L1, L1': Clock Driver to Rs	0.5 inch max	Figure 4-2	9
Processor Routing Length – L2, L2': Rs to Rs-Rt Node	0 – 0.2 inch	Figure 4-2	9
Processor Routing Length – L3, L3': Rs-Rt Node to Rt	0 – 0.2 inch	Figure 4-2	9
Processor Routing Length – L4, L4': Rs-Rt Node to Load	2 – 15 inches	Figure 4-2	
MCH Routing Length – L1, L1': Clock Driver to sS	0.5 inch max	Figure 4-2	9
MCH Routing Length – L2, L2': Rs to Rs-Rt Node	0 – 0.2 inch	Figure 4-2	9
MCH Routing Length – L3, L3': Rs-Rt Node to Rt	0 – 0.2 inch	Figure 4-2	9
MCH Routing Length – L4, L4': Rs-Rt Node to Load	2– 15 inch	Figure 4-2	


### Table 4-3. HOST\_CLK[1:0]# Routing Guidelines (Sheet 2 of 2)

Layout Guideline	Value	Illustration	Notes
Processor to MCH Length Matching (LT)	Host clocks to <b>processor</b> should be 150 mils <b>longer</b>	Figure 4-2	8
HOST_CLK0 – HOST_CLK1 Length Matching	± 10 mils		
Rs Series Termination Value	$33 \Omega \pm 5\%$	Figure 4-2	
Rt Shunt Termination Value	49.9 $\Omega$ ± 1% (for 50 $\Omega$ odd mode MB impedance)	Figure 4-2	

### NOTES:


- The skew budget includes clock driver output pair to output pair jitter (differential jitter) and skew, clock skew due to interconnect process variation, and static skew due to layout differences between clocks to all bus agents.
- 2. This number does not include clock driver common mode (cycle-to-cycle) jitter or spread spectrum clocking.
- 3. The interconnect portion of the total budget for this specification assumes clock pairs are routed on multiple routing layers and routed no longer than the maximum recommended lengths.
- 4. Skew measured at the load between any two-bus agents. Measured at the crossing point.
- 5. Clock traces are routed in a differential configuration. Maintain the minimum recommended spacing between the two traces of the pair. Uniform spacing should be maintained along the entire length of the trace. Do not exceed the maximum trace spacing, as this will degrade the noise rejection of the network.
- 6. Set line width to meet the proper trace impedance based on the recommended stack up.
- The differential impedance of each clock pair is approximately 2\*Zsingle-ended\*(1-2\*Kb) where Kb is the backwards cross-talk coefficient. For the recommended trace spacing, Kb is very small, and the effective differential impedance is approximately equal to 2 times the single-ended impedance of each half of the pair.
   The host clocks to the processor must be 150 mils longer than the host clocks to the MCH.
- 9. Minimize L1, L2 and L3 lengths. Long lengths on L2 and L3 degrade effectiveness of source termination and contribute to ringback.

### Figure 4-3. Clock Skew As Measured from Agent to Agent





### Figure 4-4. Trace Spacing for HOST\_CLK Clocks



## 4.1.2 BCLK General Routing Guidelines

- When routing the 100/133/200-MHz selectable differential clocks, do not split up the two halves of a differential clock pair between layers, and route to all agents on the same physical routing layer referenced to ground.
- If a layer transition is required, make sure to do simulations to determine the skew induced by the vias used to transition between routing layers is compensated in the traces to other agents.
- Also, if a layer transition is required then both clock traces must transition layers so that differential routing is maintained.


# 4.2 CLK66 and CL33 Clock Groups

## 4.2.1 Length Matching

When routing the 33 MHz and 66 MHz clock group signals, it is important to understand the length matching relationships between all of these signals. Trace length matching is required in each group to help minimize skew and ensure good signal integrity.

## 4.2.1.1 CLK\_66 and Intel<sup>®</sup> ICH5 CLK\_33 Length Matching

### Figure 4-5. 66 MHz/33 MHz Clock Relationships




#### NOTES:

- 1. Length "Y" denotes the 66 MHz clock length to the (G)MCH and dictates the lengths of the 66 MHz clocks and length "Z" to the ICH5.
- 2. Length "Z" denotes the 33 MHz clock length to the ICH5 and dictates the lengths of the 33 MHz clocks.

If Y is the length of the 66 MHz clock length to the (G)MCH, then the 66 MHz clocks to CSA, AGP, and ICH5, as well as the 33 MHz clock to the ICH5 (length "Z"), should be length matched to  $Y \pm 0.5$  inches. These lengths are strictly dependant on their clock matching relationships to the (G)MCH. AGP add-in card routing (including connector) reduces motherboard trace length by 5 inches, thus maximum routable mismatch to the AGP connector is  $Y - 5 \pm 0.5$  inches. In addition, designers are allowed up to an additional inch of routing flexibility to meet AGP timing specifications.

Thus, if Y is 9 inches, then CLK\_66 to CSA can be anywhere between 8.5 to 9.5 inches, while CLK\_66 to AGP is routed between 3.5 to 4.5 inches. This minimum length may decrease an additional inch to 2.5 inches based on simulation results.

### 4.2.1.2 CLK\_33 Length Matching



### Figure 4-6. 33 MHz Clock Relationships


NOTE: Length "Z" denotes the 33 MHz clock length to the ICH5 and dictates the lengths of the 33 MHz clocks.

The 33 MHz clock group signals should be length matched up to a maximum of 10 inches. Length "Z" denotes the 33 MHz clock to the ICH5 and will dictate the length of all other 33 MHz clock signals. PCI add-in card routing and connector routing reduces the total allowable motherboard trace length by 4 inches. If the CLK\_33 length to the ICH5 is 17 inches, then the shortest allowable routed motherboard length to any PCI slot is 17-10-4=3 inches. Likewise, if the CLK\_33 length to the ICH5 is 5 inches trace, then the longest allowable routed length to any PCI slot is 5+10-4=11 inches.


## 4.2.2 TCLK33 Clock Group

For the CLK33 clock group, the driver is the clock synthesizer 33-MHz clock output buffer, and the receiver is the 33-MHz clock input buffer at the various down devices and the PCI slots.

### Figure 4-7. Topology for CLK33 to Down Devices



### Figure 4-8. Topology for CLK33 to PCI Slot



## Table 4-4. CLK33 Routing Guidelines to Intel<sup>®</sup> ICH5, Flash BIOS, SIO, and PCI Slots

Parameter	Routing Guidelines	Notes
Clock Group	CLK33	
Тороlоду	Point-to-Point	
Reference Plane	Ground referenced (contiguous over entire length)	
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%	
Trace Width	5 mils	
Trace Spacing	10 mils	
Intel <sup>®</sup> ICH5, Flash BIOS, SIO, PCI slots Trace Length – L1	0 inch to 0.5 inch	
Intel ICH5 – L2	Z; 2 inches to 20 inches	1
Flash BIOS, SIO Trace Length – L2	Z + (0 inch to 10 inches); max length is 20 inches	1
PCI slots Trace Length – L2	Z + (0 inch to 6 inches); max length is 20 inches	1
Resistor	R1 = 33 Ω ± 5%	


### NOTES:

1. Refer to Figure 4-5 for length of "Z."

### 4.2.2.1 Sharing 33-MHz Clocks

In some cases the motherboard designer may have a need to share one PCI 33-MHz clock between two PCI down devices. In this case the driver is the clock synthesizer 33-MHz clock output buffer, and the receivers are the 33-MHz clock input buffers of two, separate PCI down devices.

Figure 4-9. Topology for Sharing CLK33 between Two PCI Down Devices



### Table 4-5. CLK33 Routing Guidelines for Sharing CLK33 between Two PCI Down Devices

Parameters	Routing Guidelines
Clock Group	CLK33
Тороlоду	"T"
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%
Trace Width	5 mils
Trace Spacing	10 mils
Resistor	$33 \Omega \pm 5\%$
PCI Down Devices– L1	0 inch to 0.5 inch; max length is 20 inches
PCI Down Devices – L2 and L3	Z + (0 inch to 7 inches); max length is 20 inches. L2 and L3 should be length matched to within 250 mils.

#### NOTES:

1. Length "Z" is the distance from the 33-MHz clock driver to the ICH5, 33-MHz input buffer. "Z" can be 2 inches to 20 inches long.



## 4.2.3 CLK66 Clock Group

In the CLK66 clock group, the driver is the clock synthesizer 66-MHz clock output buffer, and the receiver is the 66-MHz clock input buffer at the MCH, ICH5, the AGP connector and the 82547EI GbE controller.

### Figure 4-10. Topology for CLK66 to AGP Connector





Figure 4-11. Topology for CLK66 to MCH, Intel<sup>®</sup> ICH5, and Intel<sup>®</sup> 82647EI GbE Controller



### Table 4-6. CLK66 Routing Guidelines for CLK66 to MCH, Intel<sup>®</sup> ICH5, Intel<sup>®</sup> 82647EI GbE Controller and AGP Connector

Parameters	Routing Guidelines	Notes
Clock Group	CLK66	
Topology	Point-to-Point	
Reference Plane	Ground referenced (contiguous over entire length)	
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%	
Trace Width	5 mils	
Trace Spacing	10 mils	
Resistor	33 Ω ± 1%	
AGP Connector, MCH, Intel <sup>®</sup> ICH5, CSA Trace Length – L1	0 inch to 0.5 inch	
Clock Driver to MCH, ICH5, and GbE Trace Length – L2	Z - (0.5 inch to 0 inch); max length is 20 inches	1
Clock Driver to AGP Connector Trace Length – L2	Z - (6 inches to 5 inches); max length is 20 inches	1


#### NOTES:

1. Length "Z" is the distance from the 33-MHz clock driver to the ICH5 33-MHz input buffer. Refer to Figure 4-5. "Z" can be 2 inches to 20 inches long.

# 4.2.4 CLK14 Clock Group

The driver in the CLK14 clock group is the clock synthesizer 14.318-MHz clock output buffer, and the receiver is the 14.318-MHz clock input buffer at the ICH5 and SIO.

### Figure 4-12. Topology for CLK14




### Table 4-7. CLK14 Routing Guidelines

Parameter	Routing Guidelines
Clock Group	CLK14
Topology	Balanced T Topology
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%
Trace Width	5 mils
Trace Spacing	10 mils
Trace Length – L1	0 inch to 0.5 inch
Trace Length – L2	0 inch to 12 inches
Trace Length – L3	0 inch to 6 inches
CLK14 Total Length (L1+L2+L3)	(L1+L2+L3) to ICH5 must be within 500 mils of (L1+L2+L3)to SIO
Resistor	$33 \Omega \pm 5\%$
Skew Requirements	None

## 4.2.5 USB Clock Group

For the USBCLK clock group, the driver is the clock synthesizer USB clock output buffer, and the receiver is the USB clock input buffer at the ICH5. Note that this clock is asynchronous to any other clock on the board.

### Figure 4-13. Topology for USBCLK



### Table 4-8. USBCLK Routing Guidelines

Parameter	Routing Guideline
Clock Group	USBCLK
Тороlоду	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%
Trace Width	5 mils
Trace Spacing	20 mils
Trace Length – L1	0 inch to 0.5 inch
Trace Length – L2	2 inches to 20 inches
Resistor	R1 = 22 Ω ± 1%
Skew Requirements	None – DOTCLK and USBCLK is asynchronous to any other clock on the board
Maximum Via Count	2

## 4.2.6 SRC Clock Group

### 4.2.6.1 SRC Clock Topology


The clock synthesizer provides one set of 100-MHz differential clock outputs. The differential clocks are driven to the ICH5 for serial-ATA as shown in Figure 4-1.

The clock driver differential bus output structure is a "Current Mode Current Steering" output that develops a clock signal by alternately steering a programmable constant current to the external termination resistors "Rt."

The recommended termination for the differential bus clock is a "Shunt Source Termination." Refer to Figure 4-14 for an illustration of this terminology scheme. Parallel Rt resistors perform a dual function, converting the current output of the clock driver to a voltage and matching the driver output impedance to the transmission line. The series resistors "Rs" provide isolation from the clock driver's output parasitics, which would otherwise appear in parallel with the termination resistor Rt.

The value of Rt should be 49  $\Omega$ , and Rs should be 33  $\Omega$ . Simulations have shown that Rs values above 33  $\Omega$  provide no benefit to signal integrity but only degrade the edge rate.

### Figure 4-14. Source Shunt Termination



### Table 4-9. SCR/SCR# Routing Guidelines

Layout Guideline	Value	Illustration	Notes
Trace Width	5 mil	Figure 4-15	
Differential Pair Spacing	11 mils	Figure 4-15	1,2,3
Spacing to Other Traces	25 mils		
Serpentine Spacing	Maintain a minimum 25 mils. Keep parallel serpentine sections as short as possible. Minimize 90-degree bends. Make 45-degree bends, if possible.		
Motherboard Impedance – Differential	100 $\Omega$ typical		4
Routing Length – L1, L1': Clock Driver to Rs	0.5 inch max	Figure 4-14	6,7
Routing Length – L2, L2': Rs to Rs-Rt Node	0 – 0.2 inch	Figure 4-14	6,7
Routing Length – L3, L3': Rs-Rt Node to Rt	0 – 0.2 inch	Figure 4-14	6,7
Routing Length – L4, L4': Rs-Rt Node to Load	2 – 15 inches	Figure 4-14	
SCR – SCR# Length Matching	± 10 mils		
Rs Series Termination Value	33 Ω ± 5%	Figure 4-14	
Rt Shunt Termination Value	49.9 $\Omega$ ± 1% (for 50 $\Omega$ odd mode MB impedance)	Figure 4-14	5

### NOTES:


<sup>1.</sup> Edge-to-edge spacing between the two traces of any differential pair. Uniform spacing should be maintained along the entire length of the trace.

Clock traces are routed in a differential configuration. Maintain the minimum recommended spacing between the two traces of the pair. Do not exceed the maximum trace spacing, as this will degrade the noise rejection of the network



- 3. Set line width to meet correct motherboard impedance. The line width value provided here is a recommendation to meet the proper trace impedance based on the recommended stack up.
- The differential impedance of each clock pair is approximately 2\*Zsingle-ended\*(1–2\*Kb) where Kb is the backwards cross-talk coefficient. For the recommended trace spacing, Kb is very small, and the effective differential impedance is approximately equal to 2 times the single-ended impedance of each half of the pair.
   Rt shunt termination value should match the motherboard impedance.
- Minimize L1, L2, and L3 lengths. Long lengths on L2 and L3 degrade effectiveness of source termination and contribute to ringback.
- 7. The goal of constraining all bus clocks to one physical routing layer is to minimize the impact on skew due to variations in Er and the impedance variations due to physical tolerances of circuit board material.

### Figure 4-15. Trace Spacing for SRC Clocks



### 4.2.6.2 SRC General Routing Guidelines

- When routing the 100-MHz differential clocks, do not split up the two halves of a differential clock pair between layers, and route to all agents on the same physical routing layer referenced to ground.
- If a layer transition is required, make sure skew induced by the vias used to transition between routing layers is compensated in the traces to other agents.
- Do not place vias between adjacent complementary clock traces, and avoid differential vias. Vias placed in one half of a differential pair must be matched by a via in the other half. Differential vias can be placed within length L1, between clock driver and Rs, if needed to shorten length L1.

# 4.3 Clock Driver Decoupling

- For all power connection to planes, decoupling capacitors and vias, the **maximum** trace width allowable and shortest possible lengths should be used to ensure lowest possible inductance.
- The VSS pins should not be connected directly to the VSS side of the capacitors. They should be connected to the ground flood under the part which is viaed to the ground plane to avoid VDD glitches propagating out, getting coupled through the decoupling capacitors to the VSS pins. This method has been shown to provide the best clock performance.
- The ground flood should be viaed through the ground plane with no less than 12–16 vias under the part. It should be well connected.
- For all power connections, heavy duty and/or dual vias should be used.
- It is imperative that the standard signal vias and small traces not be used for connecting decoupling capacitors and ground floods to the power or ground planes.

## 4.3.1 CK409 Power Plane Filtering

### 4.3.1.1 VDD Plane Filtering

The VDD decoupling requirements for a CK409 compliant clock synthesizer are as follows:

- One,  $300 \Omega$  (100 MHz) Ferrite Bead is recommended for the VDD plane
- A 10  $\mu$ F bulk decoupling capacitor placed near the clock chip is recommended for the VDD plane. Two, 4.7  $\mu$ F capacitors can also be used in place of the 10  $\mu$ F capacitor.
- Seven, 0.1 µF high-frequency decoupling capacitors should be placed as close to each VDD pin as possible.

### 4.3.1.2 VDDA Plane Filtering


The VDDA decoupling requirements for a CK409 compliant clock synthesizer are as follows:

- One,  $300 \Omega$  (100 MHz) Ferrite Bead is recommended for the VDDA plane
- A 10  $\mu$ F bulk decoupling capacitor placed near the clock chip is recommended for the VDDA plane. Two, 4.7  $\mu$ F capacitors can also be used in place of the 10  $\mu$ F capacitor.
- One, 0.1  $\mu$ F high-frequency decoupling capacitor should be placed as close to each VDDA pin as possible.

### 4.3.1.3 VDD\_48 Plane Filtering

The VDD \_48 decoupling requirements for a CK409 compliant clock synthesizer are as follows:

- One,  $5\Omega$  series resistor is recommended for the VDD \_48 plane
- One, 4.7  $\mu$ F bulk decoupling capacitor placed near the VDD \_48 pin is recommended for the VDD \_48 plane.
- One, 0.1  $\mu$ F high-frequency decoupling capacitor should be placed as close to the VDD\_48 pin as possible.



### Figure 4-16. Decoupling Capacitors Placement and Connectivity

# 4.4 EMI Constraints

Clocks are a significant contributor to EMI. The following recommendations can aid in EMI reduction:

- Maintain uniform spacing between the two halves of differential clocks.
- Route clocks on physical layer adjacent to the VSS reference plane only.

# Front Side Bus (FSB)

# 5.1 General Topologies and Layout Guidelines

This section covers the Front Side Bus source synchronous (data, address, and associated strobes) and common clock signal routing for the Pentium 4 processor on 0.13 micron process and the Intel Pentium 4 processor on 90 nm process in an 875P chipset-based platform. Table 5-1 lists the signals and their corresponding signal types.

### Table 5-1. System Bus Signal Groups

Signal Group	Туре		Signals <sup>1</sup>		
AGTL+ Common Clock Input	Synchronous to BCLK[1:0]	BPRI#, DEFER#, RESE	T# <sup>3, 5</sup> , RS[2:0]#, RSP#, TRDY#		
AGTL+ Common Clock I/O	Synchronous to BCLK[1:0]	AP[1:0]#, ADS#, BINIT#, BNR#, BPM[5:0]# <sup>3, 5</sup> , BR0# <sup>3</sup> , DBSY# DP[3:0]#, DRDY#, HIT#, HITM#, LOCK#, MCERR#			
		Signals	Associated Strobe		
		REQ[4:0]#, A[16:3]# <sup>4</sup>	ADSTB0#		
AGTL+ Source	Synchronous to	A[35:17]# <sup>4</sup>	ADSTB1#		
Synchronous I/O	assoc. strobe	D[15:0]#, DBI0#	DSTBP0#, DSTBN0#		
		D[31:16]#, DBI1#	DSTBP1#, DSTBN1#		
		D[47:32]#, DBI2#	DSTBP2#, DSTBN2#		
		D[63:48]#, DBI3#	DSTBP3#, DSTBN3#		
AGTL+ Strobes	Synchronous to BCLK[1:0]	ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#			
Asynchronous GTL+ Input <sup>3</sup>		A20M#, IGNNE#, INIT#, STPCLK#	LINT0/INTR, LINT1/NMI, SMI#, SLP#,		
Asynchronous GTL+ Output <sup>3</sup>		FERR#, IERR#, THERM	TRIP# <sup>5</sup>		
Asynchronous GTL+ Input/Output		PROCHOT#			
TAP Input <sup>3</sup>	Synchronous to TCK	TCK, TDI, TMS, TRST#			
TAP Output <sup>3</sup>	Synchronous to TCK	TDO <sup>5</sup>			
System Bus Clock	Clock	BCLK[1:0], ITP_CLK[1:0	] <sup>2</sup>		
Power/Other		VCC, VCCA, VCCIOPLL, VID[5:0], VSS, VSSA, GTLREF[3:0], COMP[1:0], RESERVED, TESTHI[12:0], THERMDA, THERMDC, VCC_SENSE, VSS_SENSE, VCCVID, VCCVIDLB, BSEL[1:0], SKTOCC#, DBR# <sup>2</sup> , VIDPWRGD, BOOTSELECT, OPTIMIZED/COMPAT# <sup>3</sup> (Intel Pentium 4 processor on 90 nm process signal), IMPSEL <sup>3</sup> (Pentium 4 processor on 0.13 micron process signal), PWRGOOD <sup>3, 5</sup>			

NOTES:

1. Refer to the processor datasheet for signal descriptions.


- In processor systems where there is no debug port implemented on the system board, these signals are used to support a debug port interposer. In systems with the debug port implemented on the system board, these signals are no connects.
- These signal groups are not terminated by the processor. Refer to the processor debug port design guide, and Section 5.1.6 for termination requirements and further details.
- The value of these pins during the active-to-inactive edge of RESET# defines the processor configuration options. See the processor datasheet for details.
- 5. These signals do not have  $R_L$  termination on die.



## 5.1.1 Trace Spacing Rules

The spacing rules are based upon board stack-up and dielectric thickness, not on trace width. A 3:1 spacing rule corresponds to the air gap (distance S) between traces must be 3X the distance from the trace to the ground plane(distance h). For instance, if the dielectric thickness was 4.1 mils, and the trace space guidelines calls for 3:1 spacing, the air gap between traces must be 12.3 mils.

### Figure 5-1. Spacing Diagram



## 5.1.2 Signal Groups

This section covers the AGTL+ system bus 1X, 2X, and 4X signals as well as their associated strobe pairs.

### Table 5-2. 1X, 2X and 4X Signal Groups

1X	2X Group	4X Group
BPRI#,DEFER#,RS[2:0]#, TRDY#,ADS#,BNR#,DBSY,DRDY#, HIT#,HITM#,LOCK#	A[31:3]#, REQ[4:0]#, ADSTB[1:0]#	D[63:0]#, DSTBP[3:0]#, DSTBN[3:0]#,DBI[3:0]#

### Table 5-3. Address and Data, and Associated Strobe Pairs

Data/Address Group	Associated Strobes
D[63:48]#, DBI3#	DSTBP3#, DSTBN3#
D[47:32]#, DBI2#	DSTBP2#, DSTBN2#
D[31:16]#, DBI1#	DSTBP1#, DSTBN1#
D[15:0]#, DBI0#	DSTBP0#, DSTBN0#
A[31:17]#	ASTB1#
A[16:3]#, REQ[4:0]#	ASTB0#

# 5.1.3 Motherboard Layout Rules for AGTL+ Signals

The following topologies and layout guidelines are preliminary and are subject to change. These guidelines are derived from simulations with the processor and 875P chipset package models. All lengths are pin-to-pin lengths, but length matching must be pad-to-pad.

## 5.1.3.1 4X Routing Guidelines

### Table 5-4. 4X Routing Guidelines

Signal Name	Spacing	Length	Referencing	Topology	Impedance	Matching	Notes
D[63:0]#	3:1	2.5" to 6"	VSS	1	60 Ω ± 15%	± 25 mils	2,3,4,5
DSTBP[3:0]#	4:1	2.5" to 6"	VSS	1	60 Ω ± 15%	± 25 mils	1,2,3,4
DSTBN[3:0]#	4:1	2.5" to 6"	VSS	1	60 Ω ± 15%	± 25 mils	1,2,3,4
DBI[3:0]#	3:1	2.5" to 6"	VSS	1	60 Ω ± 15%	± 25 mils	2,3,5

### NOTE:

1. DSTBP[3:0]# and DSTBN[3:0]# must not be routed adjacent to each other and have 4:1 spacing.

2. All signal groups within the 4X data group must be routed on the same layer.

3. Length matching must include motherboard compensation for MCH and processor package trace lengths.

4. Strobe length matching: Length\_DSTBPx = Length\_DSTBNx ± 25 mils.

5. Data to strobe length matching: Length\_data =  $(\text{Length}_D\text{STBPx} + \text{Length}_D\text{STBNx})/2 \pm 25$ .

## 5.1.3.2 2X Routing Guidelines

### Table 5-5. 2X Routing Guidelines<sup>4</sup>

Signal Name	Spacing	Length	Referencing	Topology	Impedance	Matching	Notes
A[31:3]#	3:1	3" to 10"	VSS	1	60 Ω ± 15%	± 100 mils	2,3
ADSTB[1:0]#	4:1	3" to 10"	VSS	1	60 Ω ± 15%	N/A	1,2,3
REQ[4:0]#	3:1	3" to 10"	VSS	1	60 Ω ± 15%	± 100 mils	2,3

### NOTE:

1. ADSTB[1:0]# need to be routed 4:1 from everything.

2. Length matching must include motherboard compensation for package trace lengths.

3. Address to strobe length matching: Length\_address = Length\_ADSTB ± 100.

4. To ensure clean breakout and routing from the MCH-to-processor for the signal groups in Table 5-5, these signals are allowed to transition layers and route for up to 750 mils maximum length, at which point the signal must transition back to the original layer or connect to the MCH or processor pin.

## 5.1.3.3 1X Routing Guidelines

### Table 5-6. 1X Routing Guidelines

Signal Name	Spacing	Length	Referencing	Topology	Impedance	Notes
BPRI#	3:1	3" to 8"	VSS	1	60 Ω ± 15%	1,2
DEFER#	3:1	3" to 8"	VSS	1	60 Ω ± 15%	1,2
RS[2:0]#	3:1	3" to 8"	VSS	1	60 Ω ± 15%	1,2
TRDY#	3:1	3" to 8"	VSS	1	60 Ω ± 15%	1,2
ADS#	3:1	3" to 8"	VSS	1	60 Ω ± 15%	1,2
BNR#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2
DBSY#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2
DRDY#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2
HIT#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2
HITM#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2
LOCK#	3:1	3" to 8"	VSS	1	$60~\Omega\pm15\%$	1,2

#### NOTE:

1. 3:1 spacing is the minimum requirement, if 4:1 spacing is achievable, 4:1 spacing is preferred. 2. For routes 7 inches to 8 inches, 4:1 spacing is required.

### 5.1.3.4 Ground Referencing

It is strongly recommended that AGTL+ signals be routed on a signal layer that is next to the ground layer (referenced to ground). It is important to provide effective signal return paths with low inductance. The best routing is directly adjacent to a solid ground plane with no splits or cuts.

### **Reference Plane Splits**

Splits in reference planes disrupt signal return paths and increase overshoot, undershoot, and ringback due to significantly increased inductance. This is very hard to predict and suppress; thus, such plane splits under AGTL+ signals should be avoided.

# 5.1.4 Motherboard Layout Rules for Async AGTL+ Signals

For all Asynchronous AGTL+ signals, routing can be done on any layer or combination of layers. Table 5-7 provides insight for routing these signals, but Section 5.1.6 further details the routing topologies and layout requirements.

Signal	Impedance	Spacing <sup>1</sup>	Trace Width	Topology
THERMTRIP#	60 Ω ± 15%	7 mils	5 mils	2
FERR#	60 Ω ± 15%	7 mils	5 mils	2
A20M#	60 Ω ± 15%	7 mils	5 mils	3
IGNNE#	60 Ω ± 15%	7 mils	5 mils	3
SMI#	60 Ω ± 15%	7 mils	5 mils	3
SLP#	60 Ω ± 15%	7 mils	5 mils	3
STPCLK#	60 Ω ± 15%	7 mils	5 mils	3
LINT[1:0]	60 Ω ± 15%	7 mils	5 mils	3
IERR#	60 Ω ± 15%	7 mils	5 mils	4
BR0#	60 Ω ± 15%	13 mils	5 mils	5
RESET#	60 Ω ± 15%	13 mils	5 mils	5
INIT#	60 Ω ± 15%	7 mils	5 mils	6
PWRGOOD	60 Ω ± 15%	13 mils	5 mils	7
PROCHOT#	60 Ω ± 15%	7 mils	5 mils	8
TESTHI	60 Ω ± 15%	7 mils	5 mils	9
COMP[1:0]	60 Ω ± 15%	13 mils	5 mils	10
BOOTSELECT	60 Ω ± 15%	7 mils	5 mils	11
RESERVED	NA	NA	NA	12
OPTIMIZED/COMPAT# (Intel Pentium 4 processor on 90 nm process signal) IMPSEL (Pentium 4 processor on 0.13 micron process signal)	NA	NA	NA	13
RSP#	NA	NA	NA	13

### Table 5-7. Routing Guidelines for Asynchronous AGTL+ Signals


**NOTE:** 1. Recommend routing INIT# with 7 mils spacing. If 5 mils spacing is used, total length must be less than 8".

## 5.1.5 AGTL+ Layout Topologies

## 5.1.5.1 Topology 1

Topology 1 requires that the signals be routed directly from the processor to the chipset. Both the processor and the chipset have on-die termination (ODT), which removes the need for termination resistors on the motherboard. Thus, the signal is dual-end terminated. The allowable break-in and breakout region for AGTL+ signals is 500 mils at 5-mil traces with 5-mil separation.

### Figure 5-2. Topology 1



## 5.1.6 Non AGTL+ Topologies

### 5.1.6.1 Topology 2: THERMTRIP# and FERR#

These signals adhere to the following routing and layout recommendations. Figure 5-3 illustrates the recommended topology. If THERMTRIP# is routed to external logic, voltage translation may be required to avoid excessive voltage levels at the processor and to meet input thresholds for the external logic.

### Table 5-8. Layout Recommendations for FERR# and THERMTRIP#


Trace Z <sub>0</sub>	Trace Spacing	L1	L2	Rpu
$60~\Omega\pm15\%$	7mils	1 inch to 12 inches	3 inches maximum	$62\ \Omega\pm\mathbf{5\%}$

### NOTE:

1. THERMTRIP# can be routed next to FERR# with 5-mil spacing for up to 17 inches.

2. THERMTRIP# or FERR# cannot be routed next to any other signal for more than 8 inches at 7-mil spacing.

### Figure 5-3. Routing Illustration for FERR# and THERMTRIP#




# 5.1.6.2 Topology 3: A20M#, IGNNE#, SMI#, SLP#, STPCLK#, LINT[1:0]

These signals adhere to the following routing and layout recommendations. Figure 5-4 illustrates the recommended topology.

### Table 5-9. Layout Recommendations for Miscellaneous Signals

Trace Z <sub>0</sub>	Trace Spacing	L1
$60~\Omega\pm15\%$	7 mils	17 inches maximum

# Figure 5-4. Routing Illustration for A20M#, IGNNE#, SMI#, SLP#, STPCLK#, and LINT[1:0]




### 5.1.6.3 Topology 4: IERR#

The IERR# signal does not have on-die termination and must be terminated if it is used. If the signal is not used, it can be left as a no connect. Figure 5-5 illustrates the recommended topology if the pin is used.

### Table 5-10. Layout Recommendations for IERR#

Trace Z <sub>0</sub>	Trace Spacing	L1	Rpu
$60~\Omega\pm15\%$	7 mils	1 inch maximum	$62~\Omega\pm5\%$

### Figure 5-5. Routing Illustration for IERR





## 5.1.6.4 Topology 5: RESET# and BR0#

Since the processor does not have on-die termination on the RESET# or BR0# signals, it is necessary to terminate them using discrete components on the system board. Connect the signals between the MCH and the processor, as shown in Figure 5-6.


### Table 5-11. Layout Recommendations for RESET# and BR0#

Pin Name	Trace Z <sub>0</sub>	Trace Spacing	L1	L2	Rpu
RESET#	$60~\Omega\pm15\%$	13 mils	2" to 10"	1" to 2"	$62~\Omega\pm5\%$
BR0#	$60~\Omega\pm15\%$	13 mils	2" to 10"	1" to 2"	$200 \ \Omega \pm 5\%$

### NOTES:

1. BR0# can be routed with 7-mil spacing for up to 8 inches.

### Figure 5-6. Routing Illustration for RESET# and BR0#





### 5.1.6.5 Topology 6: INIT#


The INIT# signal adheres to the following routing and layout recommendations. Figure 5-7 illustrates the recommended topology.

### Table 5-12. Layout Recommendations For INIT#

Trace Z <sub>0</sub>	Trace Spacing <sup>1</sup>	L1	L2	L3
$60~\Omega\pm15\%$	7 mils	17 inches maximum	2 inches maximum	10 inches maximum

**NOTE:** 1. Recommend routing INIT# with 7 mils spacing. If 5 mils spacing is used, total length must be less than 8".


### Figure 5-7. INIT# Topology



NOTE: External logic is represented by Figure 5-8.

Level shifting is required for the INIT# signals to the flash BIOS to meet the input logic levels of the flash BIOS. Figure 5-8, illustrates one method of implementing this item.

### Figure 5-8. Voltage Translation of INIT#






### 5.1.6.6 Topology 7: PWRGOOD

The PWRGOOD signal adheres to the following routing and layout recommendations. Figure 5-9 illustrates the recommended topology.

### Table 5-13. Layout Recommendations for PWRGOOD

Trace Z <sub>0</sub>	Trace Spacing	L1	L2	Rpu
$60~\Omega\pm15\%$	13 mils	1 inch to 12 inches	3 inches maximum	$300~\Omega\pm5\%$

### Figure 5-9. Routing Illustration for PWRGOOD




### 5.1.6.7 Topology 8: PROCHOT#

PROCHOT# adheres to the following routing and layout recommendations. Figure 5-10 illustrates the recommended topology. If PROCHOT# is routed to external logic, voltage translation may be required to avoid excessive voltage levels at the processor and to meet input thresholds for external logic.

### Table 5-14. Layout Recommendations for PROCHOT#

Trace Z <sub>0</sub>	Trace Spacing	L1	L2	L3	L4	Rpu
$60~\Omega\pm15\%$	7 mils	0.75 inch maximum	10 inches maximum	10 inches maximum	0.5 inch maximum	120 $\Omega$ –140 $\Omega\pm5\%$

### Figure 5-10. Routing Illustration for PROCHOT#



## 5.1.6.8 Topology 9: TESTHI Signals


The TESTHI pins adhere to the following routing and layout recommendations. Figure 5-11 illustrates the recommended topology. The TESTHI pins may use individual pull-up resistors, or be grouped together as detailed below. A matched resistor, Rpu, should be used for each group.

- TESTHI[1:0]
- TESTHI[7:2]
- TESTHI8 Cannot be grouped with any other TESTHI signal
- TESTHI9 Cannot be grouped with any other TESTHI signal
- TESTHI10 Cannot be grouped with any other TESTHI signal
- TESTHI11 Cannot be grouped with any other TESTHI signal
- TESTHI12 Cannot be grouped with any other TESTHI signal

### Table 5-15. Layout Recommendations for TESTHI Signals

Trace Z <sub>0</sub>	Trace Spacing	L1	Rpu
$60~\Omega\pm15\%$	7 mils	1 inch maximum	$62\ \Omega\pm\mathbf{5\%}$

### Figure 5-11. Routing Illustration for TESTHI and Signals




### 5.1.6.9 Topology 10: COMP[1:0]

The COMP[1:0] signals adhere to the following routing and layout recommendations. Figure 5-12 illustrates the recommended topology.

### Table 5-16. Layout Recommendations for COMP[1:0]

Trace Z <sub>0</sub>	Trace Spacing	L1	Rpd
$60~\Omega\pm15\%$	13 mils	1.5 inches maximum	$61.9~\Omega\pm1\%$

### Figure 5-12. Routing Illustration for COMP[1:0]







## 5.1.6.10 Topology 11: BOOTSELECT

The Intel Pentium 4 processor on 90 nm process and Pentium 4 processor on 0.13 micron process loadlines require a different slope. Therefore, the VRD must switch feedback networks depending on which processor is installed. The BOOTSELECT signal is used by the VRD to detect whether an Intel Pentium 4 processor on 90 nm process or Pentium 4 processor on 0.13 micron process is inserted into the processor socket and switches the feedback network. Figure 5-13 illustrates the switching while Figure 5-14 shows an example switching circuit. Refer to the appropriate processor datasheet for the specifications for each processor

### Figure 5-13. VRD Feedback Switching Diagram



### Figure 5-14. Routing Illustration for BOOTSELECT



### 5.1.6.11 Topology 12: RESERVED

All RESERVED pins must remain unconnected. Connection of these pins to VCC, VSS, or any other signal (including each other) can result in component malfunction or incompatibility with a future processor.

### 5.1.6.12 Topology 13: OPTIMIZED/COMPAT# or IMPSEL


For the Intel Pentium 4 processor on 90 nm process, the OPTIMIZED/COMPAT# pin on the processor socket should be left as a no connect (NC).

For the Pentium 4 processor with 512-KB L2 cache on 0.13 micron process, the IMPSEL pin on the processor socket should be left as a no connect (NC).

### 5.1.6.13 Host VREFs

The AGTL+ VREF provides a reference voltage for all of the Front Side Bus signals on the processor and MCH. It is required that a voltage divider yields 0.63 \*VCC\_AVG where VCC\_AVG is the average voltage of VCC (processor core) and MCH\_VTT. The output is then routed to the processor's GTLREF and to the MCH's HDVREF pin. The trace should be a minimum of 12-mils wide and have a minimum of 15-mils separation from any other trace.

#### Figure 5-15. HD\_VREF Circuit Topology



**NOTE:** The MCH pins A7 and F15 are tied together in the package. This enables the two HDVREF pins to share a portion of the divider circuits, pull-down resistor R3.

#### Table 5-17. Host VREF Resistor Values

Resistor	Value
R1	$\textbf{200} \ \Omega \pm 1\%$
R2	200 $\Omega \pm 1\%$
R3	169 $\Omega \pm 1\%$
C1 <sup>1</sup>	$0.1\mu\text{F}$ or 220 pF
C2	0.1 or 1.0 μF
C3 <sup>2</sup>	220 pF

#### NOTE:

1. C1 should be placed as close to the MCH pin as possible

2. C3 should be placed as close to the processor pin as possible.

#### Table 5-18. Host VREF Trace Lengths


Segment	Value
L1+L2	3.5 inches maximum
L3	3 inches maximum
L4+L5+L6	1.5 inches maximum

### 5.1.6.14 Host VID Topology

The host VID signals are used to set the VCC (processor core) voltages. These signals are open drain and require pull-up resistors. The resistors should be 1 k $\Omega \pm 5\%$  and pulled up to 3.3 V.

For the VID code to arrive at the VRD, System Management Controller, and SIO with good signal integrity, it is required that the VID topology be as shown in Figure 5-16. Note that it is not required to route each leg of the diagram. For instance, if you only needed to route the VID lines from the processor to the voltage regulator, you do not need to route legs L3 and L4. If the following topology cannot be followed, then it is recommended that thorough simulation be done to guarantee good signal integrity. The pull-up resistors can be located anywhere in the topology.

#### Figure 5-16. VID Topology



#### Table 5-19. VID Topology Trace Lengths

Dimension	Min	Мах	Units
L1	_	12	Inches
L2	_	_	Inches
L1+L2+L5	_	15	Inches
L3	_	6	Inches
L4	—	6	Inches
L5	—	12	Inches

### 5.1.6.15 THERMDA/THERMDC

The processor incorporates an on-die thermal diode. THERMDA (diode anode) and THERMDC (diode cathode) pins on the processor can be connected to a thermal sensor located on the system board to monitor the die temperature of the processor for thermal management/long term die temperature change monitoring purpose. This thermal diode is separate from the Thermal Monitor's thermal sensor and cannot be used to predict the behavior of the Thermal Monitor.

Because the thermal diode is used to measure a very small voltage from the remote sensor, care must be taken to minimize noise induced at the sensor inputs. Below are some guidelines:


- Remote sensor should be placed as close as possible to the THERMDA/THERMDC pins. It can be approximately 4 to 8 inches away as long as the worst noise sources such as clock generators, data buses and address buses, etc., are avoided.
- Route the THERMDA/THERMDC lines in parallel and close together with ground guards enclosing the them.
- Use wide traces to reduce inductance and noise pickup that may be introduced by narrow traces or the system. A width of 10 mils and spacing of 10 mils is recommended.

### 5.1.6.16 Host RCOMP

The RCOMP pins are used to calibrate the AGTL+ buffers and need to be terminated to a  $20 \ \Omega \pm 1\%$  pull-down resistor. It is recommended that the trace be a maximum of 0.5-inch long and be a minimum of 10-mils wide to reduce trace inductance. Keep this trace a minimum of 7 mils away from other traces.

### 5.1.6.17 Host SWING

VSWING needs to be  $1/4*MCH_VTT$ , so a resistor divider with a 301  $\Omega \pm 1\%$  pull-up and a 102  $\Omega \pm 1\%$  pull-down are recommended. The HXSWING and HYSWING can be tied together on the motherboard to reduce redundant circuitry. Decouple with one 0.01 µF capacitor at the MCH. The trace to the MCH should be routed at a maximum of 3 inches long at 12-mils wide and 10-mil spacing. This can be accomplished on Layer 2 (see Figure 5-17).




#### Figure 5-17. Host SWING Routing Example



### 5.1.6.18 BSEL

The BSEL circuit determines the FSB frequency. Connect the processor's BSEL0 signal to the CK409's FSA pin. There should be a pull-up resistor and two pull-down resistors whose values are listed in Table 5-20. The middle of the voltage divider circuit should then connect to the MCH's BSEL0 pin. The two pull-down resistors form a voltage divider and are required for proper voltage levels for the MCH. Connect the MCH's BSEL1 to the CK409 FSB pin in the same manner.

#### Figure 5-18. BSEL Topology



#### Table 5-20. BSEL Resistor Values

Resistor	Value
R1	1 kΩ ± 1%
R2	1 k $\Omega \pm$ 1%
R3	$2 \text{ k}\Omega \pm 1\%$
R4	$2 \text{ k}\Omega \pm 1\%$
R5	$2.49 \ \text{k}\Omega \pm 1\%$
R6	$2.49 \text{ k}\Omega \pm 1\%$

#### Table 5-21. FSB Frequency Selection

FSA, FSB	FSB Frequency
0,0	400 MHz
1,0	533 MHz
0,1	800 MHz

NOTE: Refer to the processor datasheet for FSA and FSB input latching.

# 5.2 Trace Length Matching

Trace length matching is required within each source synchronous group to compensate for the package trace length differences between data signals and the associated strobe. This will balance the strobe-to-signal skew in the middle of the setup and hold window. An example of trace length matching is given in Example 5-1 on page 5-78.

Trace length matching consists of matching the pad-to-pad lengths for every signal within a signal group (e.g., HA[35:17]# and ADSTB1#). A pad-to-pad length is measured as follows:


CPU<sub>pad</sub>-to-MCH<sub>pad</sub> Length = CPU<sub>pkg\_len</sub> + CPU<sub>pin</sub>-to-MCH<sub>pin</sub> + MCH<sub>pkg\_len</sub>

Where:

CPU<sub>pin</sub>-to-MCH<sub>pin</sub> = Motherboard trace length between processor 1 and MCH. pkg\_len = Pad to pin length within the package.

Contact your Intel representative for information about the Length Matching Spreadsheet tool.





When length matching, the board designer should set every signal's pad-to-pad length equal to each other, within  $\pm 25$  mils. This yields the following equation:

 $\begin{aligned} & CPU_{pkg\_len} \ (Signal \ 1) + CPU_{pin\_len} \ to \ MCH_{pin\_len} \ (Signal \ 1) + MCH_{pkg\_len} \ (Signal \ 1) = CPU_{pkg\_len} \\ & (Signal \ 2) + CPU_{pin\_len} \ to \ MCH_{pin\_len} \ (Signal \ 2) + MCH_{pkg\_len} \ (Signal \ 2) \end{aligned}$ 

To length match Signal 1 and Signal 2, hold one of the signals constant, and vary the second signal until the equation is satisfied. Since all the pkg\_len values are constant, we can solve for Signal 2:

$$\begin{aligned} & CPU_{pin\_len} \text{ to } MCH_{pin\_len} (Signal 2) = CPU_{pkg\_len} (Signal 1) + CPU_{pin\_len} \text{ to } MCH_{pin\_len} (Signal 1) + \\ & MCH_{pkg\_len} (Signal 1) - (CPU_{pkg\_len} (Signal 2) + MCH_{pkg\_len} (Signal 2)) \end{aligned}$$

Generally, when length matching a group of signals, a designer will first layout all signals to the shortest length possible allowed by specification. Then, keeping the longest signal as the constant value (Signal 1), lengthen all the other signals so that the pad-to-pad lengths are all equal.



#### **Example 5-1. Trace Length Matching**

Consider the signals D4# and DSTBP0# and DSTBN0#, from the same group. Calculate processor-to-MCH length for D4#:

 $CPU_{pkg\_len}$  (DSTBP0#) = 0.190 inch  $CPU_{pkg\_len}$  (DSTBN0#) = 0.180 inch

 $CPU_{pin\_len}$  to  $MCH_{pin\_len}$  (DSTBP0#) = 5.0 inches  $CPU_{pin\_len}$  to  $MCH_{pin\_len}$  (DSTBN0#) = 5.1 inches

 $MCH_{pkg\_len} (DSTBP0#) = 0.240$  inch  $MCH_{pkg\_len} (DSTBN0#) = 0.250$  inch

 $CPU_{pad}$ -to-MCH<sub>pad</sub> Length(DSTBP0#) = 5.43 inches  $CPU_{pad}$ -to-MCH<sub>pad</sub> Length(DSTBN0#) = 5.53 inches  $CPU_{pad}$ -to-MCH<sub>pad</sub> Length(DSTBavg) = 5.48 inches


 $CPU_{pkg\_len} (D4\#) = 0.198$  inch MCH<sub>pkg\_len</sub> (D4#) = 0.225 inch

$$\begin{split} CPU_{pin\_len}toMCH_{pin\_len}(D4\#) = CPU_{pad}-to-MCH_{pad} \ Length(DSTBavg) - (CPU_{pkg\_len} \ (D4\#) \\ + \ MCH_{pkg\_len} \ (D4\#)) \end{split}$$


Therefore, the PCB trace length of D4# must be within  $\pm$  25 mils of 5.057 inches from the processor to MCH.

## 5.3 Retention Mechanism Placement and Keep-Outs

The retention mechanism requires a keep-out zone, for limited component height area under the retention mechanism as shown in Figure 5-20 and Figure 5-21. These figures show the relationship between the retention mechanism mounting holes and pin one of the socket. In addition, they also document the keep-outs. For heatsink volumetric information, refer to the processor Thermal Design Guide.



#### Figure 5-20. Retention Mechanism Keep-Out Drawing 1



#### Figure 5-21. Retention Mechanism Keep-Out Drawing 2


intel

## 5.4 Processor Location Relative to Retention Mechanism

To ensure compatibility with chassis using a duct based on the reference Chassis Air Guide ducting solution, the processor should be placed at a location corresponding to the center of the duct. Information on duct position is available in the *Desktop System Air Duct Design Suggestions*. This document is available on http://www.formfactors.org.

Board layouts should locate the center the processor heatsink retention mechanism within a 12.7 mm [0.5 inch] radius of the duct center location. Figure 5-22 illustrates the placement guideline.

# Figure 5-22. Processor Location Recommendation for Chassis Air Guide Relative to Retention Mechanism



## 5.5 **Power Header for Active Cooling Solutions**

The reference-design heatsink solution includes an integrated fan. The recommended connector for the active cooling solution is a Walden/Molex 22-01-3037, AMP\* 643815-3, or equivalent. The integrated fan requires the system board to supply a minimum of 740 mA at 12 V for proper operation. The fan connector pinout is described in Table 5-22.

#### Table 5-22. Reference Solution Fan Power Header Pinout

Pin Number	Signal
1	Ground
2	+12 V
3	No Connect

The Intel<sup>®</sup> boxed processor heatsink solution includes an integrated fan. The recommended connector for the active cooling solution is a Walden/Molex 22-23-2037, AMP\* 640456-3, or equivalent. The integrated fan requires the system board to supply a minimum of 740 mA at 12 V for proper operation. The fan connector pinout is described in Table 5-23.

Pin Number	Signal
1	Ground
2	+12 V
3	Sense

The fan heatsink outputs a SENSE signal which is an open-collector output that pulses at a rate of two pulses per fan revolution. The system board requires a pull-up resistor to provide the appropriate  $V_{OH}$  level to match the fan speed monitor. Use of the SENSE signal is optional. If the SENSE signal is not used, pin 3 should be tied to ground.

For more information on boxed processor requirements, refer to the processor datasheet.

## 5.6 Debug Port Guidelines

Refer to the latest revision of the processor Debug Port Design Guide for details on the implementation of the debug port.

### 5.6.1 Debug Tools Specifications

#### 5.6.1.1 Logic Analyzer Interface (LAI)

Intel is working with two logic analyzer vendors to provide logic analyzer interfaces (LAIs) for use in debugging the Pentium 4 processor in the 478-pin package system. Tektronix and Agilent should be contacted to get specific information about their logic analyzer interfaces. The following information is general in nature. Specific information must be obtained from the logic analyzer vendor.

Due to the complexity of Pentium 4 processor in the 478-pin package system, the LAI is critical in providing the ability to probe and capture system bus signals. There are two sets of considerations to keeping mind when designing a Pentium 4 processor in the 478-pin package system that can make use of an LAI: mechanical and electrical.

#### 5.6.1.2 Mechanical Considerations

The LAI is installed between the processor socket and the Pentium 4 processor in the 478-pin package. The LAI pins plug into the socket, while the Pentium 4 processor in the 478-pin package pins plug into a socket on the LAI. Cabling that is part of the LAI egresses the system to allow an electrical connection between the Pentium 4 processor in the 478-pin package and a logic analyzer. The maximum volume occupied by the LAI, known as the keep-out volume, as well as the gable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keep-out volume remains unobstructed inside the system. Note that it is possible that the keep-out volume reserved for the LAI may include space normally occupied by the Pentium 4 processor in the 478-pin package heatsink. If this is the case the logic analyzer vendor will provide a cooling solution as part of the LAI.

#### 5.6.1.3 Electrical Considerations

The LAI will also affect the electrical performance of the system bus; therefore, it is critical to obtain the electrical load models from each of the logic analyzer vendors to be able to run system level simulations to prove that their tool will work in the system. Contact the logic analyzer vendor for electrical specifications and load models for the LAI solution they provide.

# **DDR System Memory Guidelines**

The MCH memory interface consists of two DDR memory channels that can operate in either single-channel or dual-channel modes. Each channel consists of 64 data bits.

This section covers routing guidelines for the DDR interface. Note that these guidelines apply to both channel A and channel B. Each DDR interface has six signal groups: Clocks, Address/ Command, Data, Control, Receive Enable, and Miscellaneous. Table 6-1 summarizes the signal groupings. The MCH contains two complete sets of these signals, one set per-channel. Refer to the *Intel*<sup>®</sup> 875P Chipset Datasheet for details on the signals listed in Table 6-1.

Refer to Chapter 15 for DDR power delivery considerations. The DDR guidelines are structured in the following fashion:

- Section 6.5 contains guidelines necessary to implement a 2 DIMM per-channel solution. Using these guidelines, the motherboard designer can choose to implement both 1 DIMM and 2 DIMM per-channel solutions.
- Section 6.6 details exceptions to the following guidelines for a 1 DIMM per-channel solution.

Section	Group	Signal	Description
Section 6.5.2	Clocks	SCMDCLK_x[5:0] SCMDCLK_x[5:0]#	DDR Differential Clocks DDR Differential Inverted Clocks
Section 6.5.4	Address/Command	SMAA_x[12:0] SRAS_x# SCAS_x# SWE_x# SBA_x[1:0]	Memory Address Bus Row Address Select Column Address Select Write Enable Bank Address (Bank Select)
Section 6.5.5	Data	SDQS_x[8:0] SECC_x[7:0] SDQ_x[63:0]	Data Strobes Check Bits for ECC Function Data Bus
Section 6.5.3	Control	SCS_x[3:0]# SCKE_x[3:0]	Chip Select Clock Enable
N/A (no external connection)	Feedback	RCVENOUT# RCVENIN#	Receive Enable Output Receive Enable Input

#### Table 6-1. MCH DDR Signal Groups

**NOTE:** There are two sets of signals, one for Channel A and one for Channel B. The "x" in the signal name is "A" for the channel A signal and "B" for the channel B signal. For example, the DDR differential clocks for channel A are SCMDCLK\_A[5:0].

## 6.1 DDR Length Matching Strategy

### 6.1.1 Strategy Overview

Some insight can be gained if one considers the following prior to attempting to route the DDR interface. There are two levels of length constraints placed on each signal group within the interface. The absolute length constraints are provided in the constraint tables for each signal group. These constraints define the length range over which the signals will meet signal integrity rules. A subset of this solution space is then defined by a set of secondary length constraints which are based on length matching to clock. The clock relative length matching formulas are not concerned with signal integrity compliance, but purely based on clock relative timing margins. These two sets of overlapping length constraints then define the final routing solution space.

It should also be noted that the absolute length constraints are based on motherboard routing lengths, while the length matching formulas are based on pad-to-pin lengths. Therefore, care must be taken when trying to reconcile the two sets of constraints with respect to each other. It is recommended that an automated routing length spreadsheet be used to calculate motherboard routing lengths as required to implement the length matching formulas. Only after package lengths have been factored into the length matching formulas can motherboard lengths be compared directly. In some cases motherboard length boundaries will be determined by the length matching formulas, whereas in other cases the absolute motherboard length limits will come into play.

### 6.1.2 Defining the Target Clock Reference Length

Since all signal groups are directly or indirectly timing referenced back to clock, the clock is the logical choice to serve as the master reference for all other signal groups, by way of length matching formulas. It is recommended that following a preliminary test route establishing the natural bounds on all signal groups, that target reference lengths be defined for each clock group routed between the MCH and the DIMM connectors. Throughout this chapter, the target Clock Reference length is defined as:

DIMM0 Clock: Target Reference Length = X0

DIMM1 Clock: Target Reference Length = X1

For optimal timing margins all clocks to a particular DIMM connector should be length tuned to the target reference length for that DIMM. These reference lengths will then feed into the length matching formulas to determine the secondary constraints on minimum and maximum length for each signal group, as routed to the corresponding DIMM connector. Generally speaking the offset in clock target length between DIMMs should be approximately equal to the routing length between the DIMMs. This provides length matching consistency between DIMMs.

In some cases it is helpful to base the target clock lengths on the natural routing lengths of certain critical path signals, as opposed to the natural lengths of the clocks themselves. In the case of the MCH, the control group setup margin is a critical path. Therefore, it is recommended that the target clock length be partially based on providing adequate setup margin as per the length matching formula. This may require that the clocks be lengthened slightly from their natural length.

# 6.2 Length Matching and Length Formulas

The routing guidelines presented in the main body of this document define the recommended routing topologies, trace width and spacing geometries, absolute minimum and maximum routed lengths for each DDR signal group. This is recommended to meet signal integrity requirements. In addition to the absolute length limits provided in the guideline tables for each signal group, more restrictive length matching formulas are also provided that further restrict the minimum-to-maximum length range of each signal group with respect to the clock. These are within the overall boundaries defined in the guideline tables, as required to guarantee adequate timing margins. These secondary constraints are referred to as length matching constraints and the formulas used are referred to as length matching formulas.

All signal groups except the clocks and feedback signals are length matched per slot to the associated clocks, with the clocks themselves being length tuned to a fixed length range across each DIMM slot. The amount of minimum-to-maximum length variance allowed for each group around the clock reference length varies from signal group to signal group depending on the amount of timing variance that can be tolerated. A simplified summary of the length matching formulas for each signal group is provided in Table 6-2. As the table indicates, all signal groups are somewhat biased in length to be shorter than the clock. This is done to optimize setup and hold margins.

#### Table 6-2. Length Matching Formulas

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock (max) – 2.0"	Clock (min) – 0.5"
Command to Clock	Clock (max) – 2.0"	Clock (min) – 0.5"
Strobe to Clock	Clock (max) – 2.0"	Clock (min) + 1.0"
Data to Strobe	Strobe – 25 mils	Strobe +25 mils

NOTE: Note that all length matching formulas are based on MCH die-pad to DIMM pin total length.

Package length tables will be provided for all signals to facilitate this pad to pin matching. Note that the clock length used for length matching may vary by DIMM slot, based on DIMM spacing. Length formulas should be applied to each DIMM slot independently. The full geometry and routing guidelines along with the exact length matching formulas and associated diagrams are provided in the individual signal group guidelines sections to follow.

*Note:* For short clock lengths the command-to-clock maximum length rule can be slightly relaxed, due to crisper clock edge rates and more setup margin at shorter lengths. See clock section for more detailed information.

## 6.3 Package Length Compensation

As mentioned briefly above, all length matching is MCH die-pad to DIMM pin. The reason for this is to compensate for the package length variance across the signal group to minimize timing variance. The MCH does not attempt to equalize package lengths internally as some previous MCH components have, and therefore, requires a more tedious matching or tuning process. The justification for this is based on the belief that length variance in the package based on ball position will be at least partially tuned out when the pin escape is completed to the edge of the package. Length matching in the package would then tend to create mismatch at the package edge.

Package length compensation should not be confused with length matching as discussed in the previous section. Length matching, as discussed previously, refers to constraints on the minimum and maximum length bounds of a signal group based on clock length, whereas package length compensation refers to the process of adjusting out package length variance across a signal group. There is, of course, some overlap in that both effect the target length of an individual signal. It is recommend that a routing length spreadsheet be used to facilitate the package compensated routing.

# 6.4 Stack-Up and Referencing Guidelines

Intel 875P chipset platform designs require ground referencing for all DDR signals. Based on a typical four layer stack-up, the DDR channel requires the following stack-up to ground reference all of the DDR signals from the MCH to the termination at the end of the channel. Note that the DDR channel stack-up applies to the DDR channel only.

#### Table 6-3. DDR Channel Referencing Stack-Up

Motherboard Layer	Description
Layer 1, Signal Top	Signal/Power
Layer 2, Power	Ground Cutouts
Layer 3, Ground	Ground
Layer 4, Signal Bottom	Signal/Power


A solid ground flood needs to be placed under the DDR channel on layer 2 from the MCH DDR signal pins all the way beyond the DDR\_TERM termination capacitors at the end of the channel to provide an optimal return current path. Any split in the ground flood will provide a sub-optimal return path.

# 6.4.1 Ground Stitching

Ground floods must be well stitched to the ground plane on layer 3 to ensure the same potential between the two planes. Any ground pin or ground via that is placed in the DDR routing area must connect to both the ground flood and the ground plane.

It is also important to note that no power to the MCH is delivered on Layer 2; this is due to the strict ground referencing requirements. As a result, this region on Layer 2 is a large ground flood. Consequently, power must be delivered on Layers 1 and 4 (top and bottom); care must be taken to allow for proper power delivery on these external layers. Refer to Chapter 15, "Power Distribution Guidelines" for more information.

#### Figure 6-1. Example of Ground Flood on Layer 2





## 6.5 DDR Design Topologies and Guidelines

The layout guidelines in this chapter were developed with the following design assumptions:

- 1. A standard 4-layer motherboard stack up (Signal, Power, Ground, Signal)
- 2. Two DDR channels, with one or two DIMMs each
- 3. All channel A DDR signals are routed on layer 1
- 4. All channel B DDR signals are routed on layer 4

Signals routed on Layer 4 (bottom) can use the last row of pins on the DIMM connector to transition to Layer 1 (top) instead of using a via to get back to the top layer before reaching the termination resistors.

*Note:* For 1 DIMM per-channel designs, refer to Section 6.6 for design considerations specific to a 1 DIMM per-channel implementation.

### 6.5.1 Target Impedances

The target impedances listed throughout Section 6.5 all refer to the area between MCH and first DIMM.

Due to the congested routing in the DIMM connector and termination regions of the routing channel, it is not possible to meet the target impedances in these regions. As a result, it is not possible to maintain the target impedances once the signals reach the first DIMM connector. The resulting guidelines for the DIMM connector regions do not meet the target impedance but have been simulated and are believed to offer the best possible electrical characteristics given the severely constrained routing area.

### 6.5.2 Clock Signal Group Routing Guidelines (SCMDCLK\_x/SCMDCLK\_x#)


The MCH clock signals include six differential clock pairs per-channel. The MCH generates and drives these differential clock signals required by the DDR interface. Therefore, no external clock driver is required for the DDR interface. Since the MCH only supports unbuffered DDR DIMMs, three differential clock pairs are routed to each DIMM connector.

#### Table 6-4. Clock Signal DIMM Mapping per DIMM

Signal	Relative To
SCMDCLK_x[2:0] SCMDCLK_x[2:0]#	DIMM 0
SCMDCLK_x[5:3] SCMDCLK_x[5:3]#	DIMM 1

DDR clocks can breakout of the MCH with reduced width (neckdown to 5 on 5) for a maximum length of 500 mils; however, use of this reduced trace width should be minimized where possible. Figure 6-2 shows an example of the clock neckdown in the MCH breakout.






#### Figure 6-2. Example of DDR Clock Neckdown at MCH

The clock pairs must be routed differentially from the MCH to their DIMM pins. They must maintain correct spacing of 5 mils between themselves to remain differential. Additionally, the clocks must maintain an isolation spacing of 20 mils away from other signals or from itself in a serpentine.

There are no external termination resistors needed for the SCMDCLK\_x/SCMDCLK\_x# signals. Figure 6-3 and Table 6-5 depict the recommended topology and layout routing guidelines for the DDR differential clocks.

#### Figure 6-3. DDR Differential Clock Routing Topology



#### Table 6-5. Clock Signal Group Routing Guidelines

Parameter	Definition
Signal Group	SCMDCLK_x[5:0] and SCMDCLK_x[5:0]#
Topology	Differential Pair Point-to-Point
Reference Plane	Ground Referenced
Layer Assignment	Layers 1 and 4 - Microstrip
Single-Ended Trace Impedance (Z <sub>0</sub> )	42 Ω ± 15%
Differential Mode Impedance (Zdiff)	70 Ω ± 20%
Nominal Trace Width (see exceptions for breakout region below)	8 mils
Nominal Pair Spacing (edge to edge)	5 mils
Minimum Pair-to-Pair Spacing (see exceptions for breakout region below)	20 mils
Minimum Serpentine Spacing	20 mils
Minimum Spacing to Other DDR Signals (see exceptions for breakout region below)	20 mils
Minimum Isolation Spacing to Non-DDR Signals	20 mils
Maximum Via Count	2 (per side)
Package Length (P1)	750 mils ± 500 mils (see package length report)
Breakout Length (L1)	Max = 500 mils
Total Motherboard Length Limits (L1 + L2)	Min = 3.5 inches
	Max = 6.0 inches
Total Length Limits (P1 + L1 + L2)	Max = 6.3 inches
Clock Target Lengths	<ul> <li>Total length for DIMM0 group = X0 (See Section 6.1.2 for target reference length X0 definition)</li> <li>Total length for DIMM1 group = X1 (See Section 6.1.2 for target reference length X0 definition)</li> </ul>
SCLK to SCLK# Length Matching	Match total length to ± 10 mils
Clock-to-Clock Length Matching (total length)	<ul> <li>Match all DIMM0 clocks to X0 ± 20 mils (See Section 6.1.2 for target reference length X0 definition)</li> <li>Match all DIMM1 clocks to X1 ± 20 mils (See Section 6.1.2 for target reference length X0 definition)</li> <li>Maximum clock length variance = 1.0 inch</li> </ul>
Breakout Exceptions (reduced geometries for MCH breakout region) DIMM Field Exceptions (reduced geometries for DIMM pin field	<ul> <li>5-mil trace with 5-mil pair space allowed</li> <li>5-mil pair to pair spacing allowed</li> <li>10-mil spacing to other DDR signals allowed</li> <li>Maximum breakout length is 0.5 inch</li> <li>6-mil trace with 5-mil pair space allowed</li> <li>Maximum reduced trace width length is 1.5 inches</li> <li>10-mil spacing to other DDR signals allowed</li> </ul>
region)	Maximum reduced spacing length is 1.0 inch


#### NOTES:

 Overall target length should be established based on test route results and a cursory review of length matching formulas. In particular, the target length should be set to a minimum of the longest control signal length plus 1.5 inches, in order to optimize that path. Once the target length is established, all clocks to that DIMM should be length tuned to the target length as defined. The resulting motherboard segment lengths of each clock must fall within the ranges specified.

# int<sub>el</sub>®

- The difference in target length between DIMM0 clocks and DIMM1 clocks should be approximately equivalent to the routing distance between DIMMs; this facilitates length matching on bussed signals. The maximum length variance across all clocks should not exceed 1.0 inch, as defined above.
- 3. Exceptions to the trace width and spacing geometries are allowed in the breakout region to fanout the interconnect pattern. Reduced spacing should be avoided as much as possible. Reduced trace width and spacing is also allowed in DIMM pin field region. Once reduced, the trace should stay reduced to final connection.





NOTE: All lengths are measured from MCH die pad to DIMM connector pad.



## 6.5.3 Control Signal Group Routing Guidelines (SCKE\_x[3:0]#, SCS\_x[3:0]#)


The MCH control signals that include the enable (SCKE\_x) and chip select (SCS\_x#) are sourceclocked signals. One SCKE\_x and SCS\_x# are needed per row. SCKE\_x and SCS\_x# are tuned to SCMDCLK\_x.

#### Table 6-6. Control Signal-to-DIMM Mapping

Control Signal Mapping (per Channel)	Relative To
SCKE_x[1:0]	DIMM 0
SCS_x[1:0]#	DIMM 0
SCKE_x[3:2]	DIMM 1
SCS_x[3:2]#	DIMM 1

Table 6-7, Figure 6-5, and Figure 6-6 depict the recommended topology and layout guidelines for the DDR control signals.

#### Figure 6-5. Control Signal Group Routing Topology



#### Table 6-7. Control Signal Group Routing Guidelines

Parameter	Definition
Signal Group	SCKE_x[3:0], SCS_x[3:0]#
Тороlоду	Point-to-Point with Parallel Termination
Reference Plane	Ground Referenced
Layer Assignment	Layers 1 and 4 - Microstrip
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%
Nominal Trace Width	5 mils
Minimum Trace-to-Trace Spacing (see breakout and DIMM field exception below)	12 mils
Minimum Isolation Spacing to Non-DDR Signals	20 mils
Package Length (P1)	750 mils ± 500 mils (see package length report)
Breakout Length (L1)	Max = 550 mils
Total Length (L1+ L2), MCH to First DIMM Pad	Min = 1.5 inches Max = 5.0 inches


#### Table 6-7. Control Signal Group Routing Guidelines (Continued)

Parameter	Definition
Trace Length (L3), Last DIMM Pad to Parallel Termination Resistor Pad	Max = 1.2 inches
Parallel Termination Resistor (Rt)	$47 \ \Omega \pm 5\%$
Maximum Recommended Motherboard Via Count	2
CTRL to SCMDCLK Length Matching (Total length including package)	(CLKmax – 2.0 inches) < CTRL < (CLKmin – 0.5 inch) See length matching section for details
Breakout Exceptions (Reduced geometries for MCH breakout region)	5-mil spacing to other DDR signals allowed Maximum breakout length is 0.5 inch
DIMM Field Exceptions (Reduced geometries for DIMM pin field region)	5-mil spacing to other DDR signals allowed Maximum reduced spacing length is 1.5 inches total.

#### NOTES:

1. The actual motherboard routed length to each DIMM must fall within the range defined by the clock length and the doubted represent absolute represent absolute limits for acceptable signal integrity.Power distribution vias from Rt to VTT are not included in via count.

3. The reduced spacing exception in the DIMM field refers to total reduced spacing length. This region can include either DIMM field as well as the routing segment to Rt.



#### Figure 6-6. Control Signal-to-Clock Length Matching Requirements


NOTE: All lengths are measured from MCH die pad to DIMM connector pad.

### 6.5.4 Address/Command Signal Group Routing Guidelines (SMAA\_x[12:0], SBA\_x[1:0], SRAS\_x#, SCAS\_x#, SWE\_x#)

The MCH address/command signals are source-clocked signals that include memory address signals SMAA\_x[12:0], SBA\_x[1:0], SRAS\_x#, SCAS\_x#, SWE\_x#. The address/command signals are tuned to SCMDCLK\_x.

Figure 6-7, Figure 6-8, and Table 6-8 depict the recommended topology and routing guidelines for the DDR address/command signals.

#### Figure 6-7. DDR Address/Command Routing Topology



#### Table 6-8. Address/Command Signal Group Routing Guidelines

Parameter	Definition
Signal Group	SMAA_x[12:0], SBA_x[1:0], SRAS_x#, SCAS_x#, SWE_x#
Тороlogy	Daisy Chain with Parallel Termination
Reference Plane	Ground Referenced
Layer Assignment	Layers 1 and 4 - Microstrip
Characteristic Trace Impedance (Z <sub>0</sub> )	L2 segment: 50 $\Omega$ ± 15% L1, L3, and L4 segments: 60 $\Omega$ ± 15%
Nominal trace width	L2 segment: 7 mils L1, L3, and L4 segments: 5 mils
Minimum Trace-to-Trace Spacing (see breakout and DIMM field exceptions below)	12 mils
Minimum isolation spacing to non-DDR Signals	20 mils
Package Length (P1)	750 mils ± 500 mils (see package length report)
Breakout Length (L1)	Max = 500 mils
Total Length (L1 + L2), MCH to First DIMM Pad	Min = 1.5 inches
Trace Length (L3), First DIMM Pad to Last DIMM Pad	Min = 0.2 inch Max = 0.6 inch
Total Motherboard Length (L1+ L2 + L3), MCH Ball to Last DIMM Pad	Max = 5.0 inches
Total Length (P1 + L1+ L2 + L3), MCH Die to Last DIMM Pad	Max = 5.3 inches
Trace Length (L4), Last DIMM Pad to Parallel Termination Resistor Pad	Max = 1.0 inch
Parallel Termination Resistor (Rt)	$47 \ \Omega \pm 5\%$


#### Table 6-8. Address/Command Signal Group Routing Guidelines (Continued)

Parameter	Definition
Maximum Recommended Motherboard Via Count Per Signal	2
CMD to SCMDCLK Length Matching (total length including package)	<ul> <li>(CLKmax – 2.0") &lt; CMD &lt; (CLKmin – 0.5")</li> <li>See length matching section for details</li> </ul>
Breakout Exceptions (reduced geometries for MCH breakout region)	<ul><li>5-mil spacing to other DDR signals allowed</li><li>Maximum breakout length is 0.5 inch</li></ul>
DIMM Field Exceptions (reduced geometries for DIMM pin field region)	<ul> <li>5-mil spacing to other DDR signals allowed</li> <li>Maximum reduced spacing length is 1.5 inches total</li> </ul>

#### NOTES:

- 1. The actual motherboard routing length to each DIMM must fall within the range defined by the clock length matching formulas, based on the clock target length. The limits defined in this table represent absolute limits for acceptable signal integrity.
- The routing distance between DIMMs can be as little as 0.2 inch or as much as 0.6 inch. However, in a given design the amount of variance across a signal group should be minimized to facilitate length matching.
   Power distribution vias from Rt to VTT are not included in via count.

#### Figure 6-8. Address/Command-to-Clock Length Matching Requirements



NOTE: All lengths are measured from MCH die pad to DIMM connector pad.

## 6.5.5 Data Signal Group Routing Guidelines (SDQ\_x[63:0], SDQS\_x[8:0], SECC\_x[7:0])


The MCH DDR data signals are source synchronous signals, each channel includes the 64-bit wide data bus, eight data strobe signals, and eight ECC signals. There is an associated data strobe (SDQS\_x) for each data group. Table 6-9 summarizes the SDQ\_x and SECC\_x to SDQS\_x mapping. SDQ\_x and SECC\_x signals are tuned to their associated SDQS\_x signal, and SDQS\_x signals are tuned to SCMDCLK\_x lengths.

#### Table 6-9. SDQ and SECC to SDQS Mapping

SDQ/SDM	SDQS
SDQ_x[8:0]	SDQS0
SDQ_x[15:8]	SDQS1
SDQ_x[23:16]	SDQS2
SDQ_x[31:24]	SDQS3
SDQ_x[39:32]	SDQS4
SDQ_x[47:40]	SDQS5
SDQ_x[55:48]	SDQS6
SDQ_x[63:56]	SDQS7
SECC_x[7:0]	SDQS8

Table 6-10, Figure 6-9, and Figure 6-10 depict the recommended topology and layout routing guidelines for the DDR data signals.

#### Figure 6-9. Data Signal Routing Topology



#### Table 6-10. Data Signal Group Routing Guidelines

Parameter	Definition
Signal Group	SDQ[63:0], SECC[7:0], SDQS[8:0]
Тороlоду	Daisy Chain with Parallel Termination
Reference Plane	Ground Referenced
Layer Assignment	Layers 1 and 4 - Microstrip
Characteristic Trace Impedance (Z <sub>0</sub> )	L2 Segment = 50 $\Omega$ ± 15% (40 $\Omega$ for length > 5.7 inches) L1, L3 and L4 Segments = 60 $\Omega$ ± 15%
Nominal Trace Width	L2 Segment = 7 mils (11 mils for length > 5.7 inches) L1, L3 and L4 Segments = 5 mils



#### Table 6-10. Data Signal Group Routing Guidelines (Continued)


Parameter	Definition	
Minimum Trace-to-Trace Spacing (see breakout and DIMM field exception below)	SDQ signals: 12 mils (15 mils for length > 5.7 inches) SDQS signals: 15 mils (17 mils for length > 5.0 inches)	
Minimum iSolation Spacing to Non-DDR Signals	20 mils	
Package Length (P1)	750 mils ± 500 mils (see package length report)	
Breakout Length (L1)	Max = 550 mils	
Total length (L1 + L2), MCH Ball to First DIMM Pad	Min = 1.5 inches	
Trace Length (L3), First DIMM Pad to Last DIMM Pad	Min = 0.2 inch Max = 0.6 inch	
Total Length (L1 + L2 + L3), MCH Ball to Last DIMM Pad	Max = 6.5 inches	
Total Length (P1 + L1+ L2 + L3), MCH Die to Last DIMM Pad	Max = 6.9 inches	
Trace length (L4), Last DIMM Pad to Termination Resistor Pad	Max = 1.0 inch	
Parallel Termination Resistor (Rt)	$56 \Omega \pm 5\%$	
Maximum Recommended Motherboard Via Count Per Signal	2	
SDQS to SCMDCLK Length Matching (total length including package)	<ul> <li>(CLKmax - 2.0") &lt; SDQS &lt; (CLKmin + 1.0 inch)</li> <li>See length matching section for details</li> </ul>	
SDQ/SECC to SDQS Length Matching (total length including package)	<ul> <li>Match SDQ/SECC to SDQS, to ± 25 mils, per byte lane</li> <li>See length matching sections</li> </ul>	
Breakout Exceptions (reduced geometries for MCH breakout region)	<ul> <li>5-mil trace allowed</li> <li>5-mil spacing to other DDR signals allowed</li> <li>Maximum breakout length is 0.5 inch</li> </ul>	
DIMM Field Exceptions (reduced geometries for DIMM pin field region)	<ul> <li>5-mil trace allowed</li> <li>5-mil spacing to other DDR signals is allowed (DQ only)</li> <li>10 mil spacing to other DDR signals is allowed (DQS only)</li> <li>Maximum reduced spacing length is 2.5 inches total</li> </ul>	

#### NOTES:


- The actual MB routing length to each DIMM must fall within the range defined by the clock length matching formulas, based on the clock target length. The limits defined in this table represent absolute limits for acceptable signal integrity.
- 2. The width and spacing rules for DQ and DQS routing are length dependent as shown in the table. Note that the length cutoff of 5.7 inches refers to the total combined MB and package length (P1 + L1 + L2 + L3).
- 3. When implementing the wider 11-mil trace width rule on long byte lanes the wider trace width should be implemented on all DQ and DQS signals within a byte lane or none. Also note that if required the higher trace width should be achieved incrementally by transitioning to 7 mils for up to 1.0 inch additional length following the breakout region before transitioning to 11 mils. If required an addition region of 9 mils could be used for up to 1.0 inch additional length following the 7-mil region. It is not required that these stepping lengths be matched exactly across each trace in a byte lane. Also note that normal L2 spacing rules apply for the transition region.
- 4. The routing distance between DIMMs (L3) can be as little as 0.2 inch or as much as 0.6 inch, however, in a given design the amount of variance across a signal group or bus should be minimized in order to facilitate and optimize length matching.

- 5. The DIMM pin field exception region is defined to include the DIMM pin field and termination region for each channel, but also includes any reduced spacing region in channel B routing required to route through the channel A pin field region.
- 6. Power distribution vias from Rt to VTT are not included in via count.

#### Figure 6-10. SDQS-to-Clock Length Matching Requirements



#### NOTE: All lengths are measured from MCH die pad to DIMM connector pad.



#### Figure 6-11. SDQ/SECC-to-SDQS Length Matching Requirements

**NOTE:** All lengths are measured from MCH die pad to DIMM connector pad.

# 6.6 1 DIMM per-Channel Design Exceptions

In a 1 DIMM per-channel design there are several signals that will not be needed, compared to a 2 DIMM per-channel design. These signals are second DIMM specific, and if there is only one DIMM on the channel they do not need to be routed. These unused signals are:

- SCMDCLK\_x[3:5] and SCMDCLK\_x[3:5]#
- SCS\_x[3:2]
- SCKE\_x[3:2]

Note that if X-Or chain testing will be used in the manufacturing process then these unused signals will require a test point. See the *Intel*<sup>®</sup> 875P Chipset Datasheet for more information on X-Or chain testing.

The layout guidelines in this chapter were developed with the following design assumptions:

- 1. A standard 4-layer motherboard stack up (Signal, Power, Ground, Signal)
- 2. Two DDR channels, with 1 DIMM each
- 3. All channel A DDR signals are routed on layer 1
- 4. All channel B DDR signals are routed on layer 4

Signals routed on layer 4 (bottom) can use the last row of pins on the DIMM connector to transition to layer 1 (top) instead of using a via to get back to the top layer before reaching the termination resistors.

### 6.6.1 Ground Referencing Exceptions

Due to lighter loading of the DDR channel in a 1 DIMM per channel design, it is acceptable to power reference a DDR signal from the last DIMM pin with which it connects to its termination resistor.

The benefit of using this limited power referencing scheme can be improved power delivery. By referencing these regions of the DDR channel to the 2.5 V plane for DDR it is possible to deliver power to the DIMMs with these floods.



## 6.7 Miscellaneous Signals

## 6.7.1 **TESTP[4:11] and TESTP[17:24] Termination**

The TESTP[4:11] and TESTP[17:24] signals are not used in the 875P chipset; however, these MCH balls can be left as no-connects on the motherboard.

### 6.7.2 DDR VREF Overview

The DDR system memory reference voltage (VREF) is used by the DDR devices to compare the input signal levels of the data, command and control signals, and is also used by the MCH to compare the input data signal levels.


Three VREF circuits are used to generate the VREF voltage for the DDR interface, one for the MCH and one for each DDR channel at the DIMMs.

### 6.7.2.1 DDR VREF at the MCH

On the MCH there are two VREF pins, SMVREF\_A and SMVREF\_B. These two pins are connected inside the package. As such, only one of these pins requires a VREF voltage divider, the other should be decoupled

On the reference design, the VREF circuitry is attached to SMVREF\_B and the decoupling is attached to SMVREF\_A. The VREF divider is shown in Figure 6-12. It should be generated from a typical resistor divider using 1% tolerance resistors. The VREF resistor divider should be placed no further than 1.0 inch from the SMVREF pin being used. The VREF signal should be routed with as wide a trace as possible (12 mils minimum width) and isolated from other signals with a minimum of 12-mils spacing. In the MCH breakout a 7-mil trace may be used, if needed, for up to a max length of 350 mils.

#### Figure 6-12. DDR VREF Generation Example Circuit at the MCH




Parameter	Guideline
VREF Routing	Minimum 12-mils wide and separated from other traces by a minimum of 12-mils spacing, except during breakout, which allows for 7-mil spacing to other signals for no more than 350 mils.
Voltage Divider	Place resistor divider consisting of two, 150 $\Omega$ 1% resistors within 1.0 inch of the MCH pin being used.
Decoupling at the Resistor Divider	Two, 2.2 $\mu$ F capacitors: Place one 2.2 $\mu$ F capacitor between SM_VREF and ground and the other between VDD (2.6 V) and ground.
	<b>NOTE:</b> The 2.2 μF capacitor between VDD (2.6 V) and ground is only need if no other decoupling on the 2.5-V plane is near by.
Decoupling at SM_VREF Source Pin	Place one, 0.1 $\mu\text{F}$ capacitor as close as possible to the MCH SM_VREF source pin.
Decoupling for Un-Used SM_VREF Pin	Place two capacitors, a 2.2 $\mu F$ and a 0.1 $\mu F,$ on the unsourced SM_VREF pin.

#### Table 6-11. DDR VREF Generation Requirements at the MCH

## 6.7.3 DDR VREF at the DIMMs

A separate DDR VREF circuit is needed for each DDR channel. The VREF divider for each channel is shown in Figure 6-13. It should be generated from a typical resistor divider using 1% tolerance resistors. The VREF resistor divider should be placed no further than 1.0 inch from the VREF pin being used. The VREF signal should be routed with as wide a trace as possible (12 mils minimum width) and isolated from other signals with a minimum of 12-mils spacing.

#### Figure 6-13. DDR VREF Generation Example Circuit at the DIMMs



#### Table 6-12. DDR VREF Generation Requirements at the DIMMs

Parameter	Guideline
VREF Routing	Minimum 12-mils wide and separated from other traces by a minimum of 12-mils spacing.
Voltage Divider	Place resistor divider consisting of two, 75 $\Omega$ 1% resistors within 1.0 inch of the DIMM connectors.
Decoupling at the Resistor Divider	Two, 0.1 $\mu$ F capacitors: Place one, 0.1 $\mu$ F capacitor as close as possible to each DIMM VREF pin.


## 6.8 DDR Resistive Compensation (SMRCOMP) per Channel


The MCH uses a compensation signal to adjust the system memory buffer characteristics over temperature, process and voltage variations. The DDR system memory compensation (SMRCOMP) must be connected to the VDD (2.6 V) rail through a 42.2  $\Omega \pm 1\%$  resistor, and a 42.2  $\Omega \pm 1\%$  to ground as shown in Figure 6-14.

An additional 2.2  $\mu$ F capacitor from 2.6 V to ground is needed at the resistor divider depending on whether the power is drawn from the flood or the package. If the resistor divider power is drawn from the flood, the 2.2  $\mu$ F capacitor is needed. If instead, the power is drawn from the package, the capacitor is not needed. See Figure 6-15 for an illustration of flood vs. package power sourcing.

Place the resistors and capacitor within 1.0 inch of the MCH package; however, they should be placed as close as possible to the MCH. The compensation signal and the VDD trace should be routed a minimum of 12-mils wide and isolated from other signals with a minimum of 10-mils spacing.

#### Figure 6-14. DDR (SMRCOMP) Resistive Compensation






#### Figure 6-15. DDR SMRCOMP Resistor Divider Power (Flood vs. Package)

#### Table 6-13. DDR SMRCOMP Requirements

Parameter	Guideline
RCOMP Resistors	42.2 $\Omega$ 1% pulled to VDD (2.6 V), 42.2 $\Omega$ 1% pulled to ground; place resistors within 1.0 inch of the MCH
RCOMP Routing	Minimum trace width of 12 mils and minimum spacing from other signals of 10 mils.
Decoupling	Decouple each RCOMP circuit as shown in Figure 6-14 and Figure 6-15 with 2.2 $\mu F$ capacitors.

The SMRCOMP VOH and VOL signals must be connected to the VDD (2.6 V) rail and ground through resistor dividers as shown in Figure 6-16. A 2.2  $\mu$ F capacitor from 2.6 V to ground is required at the resistor divider depending on whether the power is drawn from the flood or the package. If the resistor divider power is drawn from the flood, the 2.2  $\mu$ F capacitor is needed. If instead, the power is drawn from the package, the capacitor is not needed. See Figure 6-15 for an illustration of flood vs. package power sourcing.

If the resistor divider is >1" from the MCH package, decouple with a 1  $\mu$ F capacitor at the resistor divider. Place the 0.01  $\mu$ F capacitor within 1.0 inch of the MCH package; however, it should be placed as close as possible to the MCH. The compensation signal and the VDD trace should be routed a minimum of 12-mils wide and isolated from other signals with a minimum of 10-mils spacing.



## Figure 6-16. DDR RCOMP $\rm V_{OH}$ and $\rm V_{OL}$ Circuitry

### Table 6-14. DDR RCOMP $V_{OH}$ and $V_{OL}$ Requirements

Parameter	Guideline	
RCOMP Resistors	R1 = $3.112*R2$ , Recommend R2 = $10 \text{ k} \Omega \pm 1\%$	
RCOMP Routing	Minimum trace width of 12 mils and minimum spacing from other signals of 10 mils	
Decoupling	Place the 0.01 $\mu$ F capacitors no more than 1 inch from the MCH. If the resistor divider is >1" from the MCH, place a 1 $\mu$ F capacitor at the resistor divider. Decouple each VOH and VOL circuit as shown in Figure 6-16 and Figure 6-15 with 2.2 $\mu$ F capacitors.	

Hub Interface

# Hub Interface


intel®

The MCH and ICH5 ballout assignments have been optimized to simplify the hub interface routing between these devices. It is recommended that the hub interface signals be routed directly from the MCH to ICH5 with all signals referenced to VSS. Layer transition should be kept to a minimum. If a layer change is required, use only two vias per net and keep all data signals and associated strobe signal on the same layer.

The hub interface signals are divided into two groups: strobe signals (HISTB) and data signals (HI). For the 8-bit hub interface, HI[10:0] are associated with HI\_STBS and HI\_STBF.

- *Note:* The hub interface strobe signal names are slightly different between the ICH5 and MCH. On the ICH5, the signals are called HI\_STBS and HI\_STBF. On the MCH, these signals are called HISTRS and HISTRF. Unless otherwise specified, the strobe signal names HI\_STBS and HI\_STBF will be used throughout this chapter.
- *Note:* The hub interface signal HI11 is an ICH5 only signal and does not exist on the MCH. This ICH5 signal should be terminated to VSS through a 62  $\Omega \pm 5\%$  resistor.






# 7.1 Hub Interface Routing Guidelines

This section describes the routing guidelines for the hub interface. This hub interface connects the ICH5 to the MCH. The ICH5 should strap its HICOMP pin to 1.5 V. The trace impedance must equal 60  $\Omega \pm 15\%$ .

#### Figure 7-2. Hub Interface Signal Routing Topology



#### Table 7-1. Hub Interface Routing Parameters

Parameters	Routing Guidelines	Notes
Group	Hub Interface	
Тороlоду	Point-to-Point	
Reference Plane	Ground referenced (contiguous over entire length)	
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%	
Trace Width	5 mils	
Trace Spacing	15 mils	
L1	2 inches to 10 inches	1
MCH Breakout	5 on 5 for 2 inches MAX	
Intel <sup>®</sup> ICH5 Breakout	5 on 5 for 0.3 inch MAX	
Strobe-to-Strobe Length Matching Data-to-Data Length Matching	± 100 mils	
Strobes-to-Data Length Matching	± 100 mils	

#### NOTES:

1. L1 also includes MCH and the ICH5 breakout length.

Using the recommended stack-up, the HIx data signal traces must be routed 5 mils wide. There must be 15-mils spacing between traces (5 on 15). To break out of the MCH the HIx data signals can be routed 5 on 5 for a distance of up to 2 inches max. To break out of the ICH5 the HIx data signals can be routed 5 on 5 for a distance of up to 0.3 inch max. Again, all hub interface signals should be continuously referenced to GND.

The strobes, HI\_STBF and HI\_STBS should be routed next to each other to reduce the coupling on the strobes. The strobes must be length matched to  $\pm 100$  mils, and each data signal trace must also be matched within 100 mils of the average of the strobes.

### 7.1.1 Hub Interface Signal Referencing

The hub interface signal traces (HI[10:0]) and the two hub interface strobe signals (HI\_STBF/HI\_STBS) must all be referenced to ground to insure proper noise immunity.

### 7.1.2 Hub Interface HIVREF/HISWING Generation/Distribution

HIVREF is the hub interface reference voltage. The ICH5 uses HISWING to control voltage swing and impedance strength of the hub interface buffers. The HIVREF and HISWING voltage requirement and associated resistor/capacitor recommendations for the voltage divider circuit are listed in Table 7-2.


*Note:* The HIVREF and HISWING ICH5 signal names are called HI\_VREF and HI\_SWING on the MCH.

### Table 7-2. Hub Interface HIVREF/HISWING Generation Circuit Specifications


HIVREF Voltage	HISWING Voltage	Recommended Values for the HIVREF /
Specification	Specification	HISWING Divider Circuit
350 mV ± 2% at 1.5 V nominal	800 mV ± 2% at 1.5 V nominal	R1 = 226 $\Omega \pm 1\%$ , R2 =147 $\Omega \pm 1\%$ R3 = 113 $\Omega \pm 1\%$ C2 and C5 = 0.1 $\mu$ F (near divider) C1, C3, C4, and C6 = 0.01 $\mu$ F (near component)

In Figure 7-3 the resistor values, R1, R2, and R3, must be rated at 1% tolerance. The selected resistor values ensure that the reference voltage tolerance is maintained over the input leakage specification. Two 0.1  $\mu$ F capacitors (C2, C5) should be placed close to the divider. In addition, 0.01  $\mu$ F bypass capacitors (C1, C3, C4, C6) should be placed within 0.25 inch of the component HIVREF/VREF pin (for C3 and C4) and HISWING pin (for C1 and C6). The max distance from divider to device should be as close as possible, to a maximum of 4 inches. Normal care needs to be taken to minimize crosstalk to other signals (< 10–15 mV). If the single HIVREF/HISWING divider should be used. Figure 7-3 shows an example of a shared single HIVREF/HISWING divider circuit. In Figure 7-4 a local generated HIVREF/HISWING generation circuit is shown. This can be used for either the MCH or ICH5.

### Figure 7-3. Hub Interface Single HIVREF/HISWING Generation Circuit







## Figure 7-4. Hub Interface Local HIVREF/HISWING Generation Circuit (Intel<sup>®</sup> ICH5 Side)

### 7.1.3 Hub Interface Compensation

The hub interface uses a compensation signal to adjust buffer characteristics to the specific board characteristic. The hub interface requires resistive compensation (HICOMP).

### Table 7-3. RCOMP Resistor Values

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied to
Hub Interface	60 Ω <u>+</u> 15%	HICOMP = 52.3 $\Omega\pm$ 1%	VCC = 1.5 V
Intel <sup>®</sup> ICH5	60 Ω <u>+</u> 15%	HICOMP = 52.3 $\Omega \pm 1\%$	VCC = 1.5 V

## 7.1.4 Hub Interface Decoupling Guidelines

Refer to the Power Delivery chapter (Chapter 15).

## 8.1 AGP 3.0

int<sub>el</sub> AGP8X

For AGP 2.0 mode, the peak bandwidth is 1066 MB/s and this is achieved by using a quad-clocked data transfer methodology. In AGP 3.0 (8X speed) mode the data is octal-pumped from the common clock frequency of 66 MHz achieving a peak bandwidth of 2.1 GB/s. To achieve these higher data rates across the standard AGP connector, AGP 3.0 mode uses a parallel-terminated bus with low signal swings of about 0.8 V, ground referenced. The AGP 2.0 mode 1.5 V I/O power supply is used for backward compatibility for designs that wish to be universal low voltage. It is likely that a 0.25 µm or better technology will be require d to meet the tight timing specifications.

## 8.1.1 AGP Interface Signal Groups

This section describes layout and routing guidelines to ensure a robust AGP interface design. These guidelines ensure that the AGP specifications can be met and that the motherboard will function properly. This solution is based on the reference platform. Other implementations of AGP routing may be used with proper simulation based on parameters specified in the design guide available at www.agpforum.org. Table 8-1 and Table 8-2 show the signal groups and associated strobes.

### Table 8-1. Signal Groups

Group	Signals	Signal Type
1	GAD[15:0], DBI_LO, GC#/BE[1:0], GADSTBF0, GADSTBS0	Source Synchronous
2	GAD[31:16], GC#/BE[3:2], DBI_HI, GADSTBF1, GADSTBS1	Source Synchronous
3	GSBA[7:0]#, GSBSTBF, GSBSTBS	Source Synchronous
4	GIRDY, GTRDY, GFRAME, SERR, PERR, GSTOP, GDEVSEL, GPAR	Common Clock
5	GRBF, GWBF, GREQ, GGNT	Common Clock

### Table 8-2. Associated First and Second Strobes

Group	Signals	First Strobe	Second Strobe
1	GAD[15:0], GC#/BE[1:0]	GADSTBF0	GADSTBS0
2	GAD[31:16], GC#/BE[3:2], DBI_HI, DBI_LO	GADSTBF1	GADSTBS1
3	GSBA[7:0]#	GSBSTBF	GSBSTBS

## 8.2 AGP 8X Implementations

### 8.2.1 Motherboard Layout Recommendations

The traces should be as short and direct as route length matching rules allow. Avoid changing the power plane reference during routing. Any change in reference plane will need to be bypassed by capacitors placed as close to the vias as possible. The power plane design should be considered during the entire design process and not left to the end. The planes should be cut so that the number of "neckdown" points are minimized.

### 8.2.2 AGP 8X Routing Guidelines

The AGP 8X signals must be routed directly from the MCH to the AGP connector with all signals referenced to ground. A consistent ground reference plane must be maintained at all times. In addition, all signals within an address/data group must be routed on the same layer (see Table 8-2 for address/data groups). Table 8-3 summarizes the routing parameters for the AGP interface.

The 8X mode source synchronous signals and the 66-MHz clock signal should not cross any plane splits (crossing two separate voltage planes). If the common clock signals cross split planes, they should be simulated to ensure signal quality is not compromised.

Since the strobe signals (GADSTBF0, GADSTBS0, GADSTBF1, GADSTBS1, GSBSTBS, and GSBSTBF) act as clocks on the source synchronous AGP interface, special care should be taken when routing these signals. In an AGP 8X design the strobe signal spacing should also be routed together, but separated by 5/1 S/H rule to each other and to any other signal routed adjacent to the strobe. This recommendation is intended to reduce the crosstalk noise coupled onto the strobes from other signals on the bus, as well as to reduce the noise coupled from the strobe signals onto adjacent lines. The strobe pair must be length matched to less than 10 mils.

Parameter	Min	Max	Units	Notes
Source Synchronous Signals (Groups 1, 2, and	3)	•		
Interconnect Length	0.5	3.5	inches	2
Strobe-to-Strobe (Interconnect Mismatch)		5	mils	2
Strobe-to-Data (Interconnect Mismatch)		25	mils	3
Data-to-Data Spacing	3/1		S/H	4
Strobe-to-Strobe Spacing	5/1		S/H	4
Strobe-to-Data Spacing	5/1		S/H	4
Trace Impedance	54	66	Ω	
Connector Breakout		200	mils	10
MCH Breakout		550	mils	
Common Clock Signals (Groups 4 and 5)				
Interconnect Length	0.5	3.5	inches	2
Common Clock-to-Common Clock Spacing	2/1		S/H	4
Common Clock-to-Data Spacing	3/1		S/H	4

### Table 8-3. Motherboard Interconnect Requirements

### Table 8-3. Motherboard Interconnect Requirements (Continued)

Parameter	Min	Max	Units	Notes
Common Clock-to-Strobe Spacing	5/1		S/H	4
Trace Impedance	54	66	Ω	
Connector Breakout		200	mils	10
MCH Breakout		550	mils	

#### NOTES:


1. All interconnects must be ground referenced.

- Worst-case interconnect skews listed in this table are based on simulations that take into account likely layout topologies and a wide range of interconnect. Listed trace lengths include pin-to-trace breakout and trace-to-connector fan-in/out.
- 3. This mismatch budget applies to the combined trace lengths of the package **and** board signals. Further, note that the set of 16 data signals and the corresponding strobes, etc., must be routed on the same PCB layer(s).
- 4. Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane. Definitions for microstrip and described in subsequent text.
- 5. Sum of all interconnect skew contributors, including crosstalk, interconnect mismatch, etc., across the entire channel (including package and connector).
- 6. Propagation delay must account for all contributors up to the connector pins.
- 7. Effective impedance incorporates all coupling effects including crosstalk.
- 8. This represents the contribution to skew on the motherboard and includes all causes, not just interconnect.
- 9. Package information is added here for simple reference. Flip-chip packaging is highly recommended.
- 10. This is the fan-in/out length that does not follow the normal trace separation requirements in the connector area on the motherboard and the edge fingers of the graphic cards.

Table 8-3 provides the routing rules for the control signals and clock lines. There are no external pull-up or pull-down resistors for control signals on AGP 8X mode board design. The resistors are integrated inside the device buffers.

### 8.2.2.1 Board Constraints

### Figure 8-1. Spacing to Dielectric Height Diagram



All AGP 3.0 mode source synchronous signals should be routed on a layer referenced to a ground plane. To minimize the effect of trace velocity difference between circuit board layers, the source synchronous signals within the same group should be routed on the same layer. The total number of trace via transitions should match within the group. Dummy vias should be used to match the total via count for each group.

In all cases, it is best to reduce the line length mismatch wherever possible to minimize timing variations. It is also best to separate the traces by as much as possible to reduce trace-to-trace coupling. The physical/electrical length matching requirements include compensation for the package length delta. For motherboard layouts, length matching is specified form pad to connector pins.



## 8.2.3 AGP Signal Noise Decoupling Guidelines

### 8.2.3.1 1.5 V AGP Connector Decoupling

The designer should ensure that the AGP connector is well decoupled. The following recommendations are derived from the *AGP Design Guide Revision 1.0*, Section 1.5.3.3 *Connector AC Signal Decoupling Requirements*.

The decoupling capacitors recommendations for the AGP connector are intended to address AC signaling issues and not power delivery issues. The main reason for not addressing power delivery issues with the motherboard connector decoupling is due to the connector inductance and the distance the capacitors are from the graphic device. These two factors negate much of the usefulness of the connector decoupling on the motherboard for power delivery purposes. The following recommendations for decoupling at the AGP connector on the motherboard:

 VCC3.3: Three, 1 μF or larger, low ESL capacitors One, 22 μF and One, 100 μF electrolytic capacitor. Each capacitor should be placed as close as possible to a VCC3.3 pair of pins on the connector.

• VDDQ:

Six, 1  $\mu$ F or larger, low ESL capacitors, One, 22  $\mu$ F and Two, 100  $\mu$ F tantalum capacitors. Each capacitor should be placed as close as possible to a VDDQ pair of pins on the connector.

• +5 V:

One, 0.1  $\mu F$  or larger, low ESL capacitor placed as close as possible to the +5 V connector pins.

• +12 V:

One, 0.1  $\mu$ F or larger, low ESL capacitors and One, 470 pF electrolytic capacitor placed as close as possible to the +12 V connector pin.

• 3.3VAUX:

One, 0.1  $\mu$ F or larger, low ESL capacitor placed as close as possible to the 3.3VAUX connector pin(s)

## 8.2.4 Miscellaneous Signal Requirements

### 8.2.4.1 **PERR**

See Figure 8-2 for a PERR reference circuit. The circuit will supply pull-down to ground during AGP 3.0 Mode operation and a pull-up to 1.5 V during AGP 2.0 Mode operation.

### 8.2.4.2 AGP 2.0 and AGP 3.0 Mode Detection

Two new signals are provided in the AGP 3.0 specification to allow for detection of an AGP 3.0 capable graphics card by the motherboard and an AGP 3.0 capable motherboard by the graphics card respectively.


- GC\_DET#: Pulled low by an AGP 3.0 graphics card, and left floating by an AGP 2.0 graphics card.
- MB\_DET#: Pulled low by an AGP 3.0 motherboard, and left floating by an AGP 2.0 motherboard.

The 3.0 capable motherboard uses GC\_DET# to determine whether to generate VREF of 0.75 V (floating GC\_DET# for 2.0 graphics card), or 0.35 V (GC\_DET# low) to the graphics card. This is sent to the graphics card via the VREFCG pin on the AGP connector.

Similarly, the 3.0 capable graphics card uses MB\_DET# to determine whether to generate VREF of 0.75 V (floating MB\_DET# on 2.0 motherboard), or 0.35 V (MB\_DET# low) to the motherboard. The card could also use this pin as a strap to determine 2.0 or 3.0 mode. Note, however, that VREFGC is not used by the MCH.

The MCH does not have a signal called GC\_DET# or MB\_DET#. The MCH uses the GVREF pin to detect whether the graphics card connected is AGP 2.0 or AGP 3.0. For AGP 3.0, the voltage level driven into the GVREF pin is 0.35 V (< 0.55 V). For AGP 2.0, the voltage level driven into the GVREF pin is 0.75 V (>0.55 V). GVREF is driven by VREFCG on the motherboard.


There are two recommended implementation options for using GC\_DET# for AGP 2.0 and AGP 3.0 modes of operations as illustrated in Figure 8-2 and Figure 8-3. Figure 8-2 is preferred since the FET allows tighter tolerance on the GVREF/GVSWING signals. The sum of the FET Ron and resistor should be about 45  $\Omega$ .



#### Figure 8-2. AGP Mode Detection Circuit – Option 1

Figure 8-3 shows an optional circuit that does not require re-layout from the previous recommendation. BJTs with a narrow range for Rce have been found to be deterministic over process, voltage, and temperature. The impedance of the BJT Rce and the 42.2  $\Omega$  resistor must add up to ~45  $\Omega$  It is up to the board designer to make sure the values are chosen such that the GVREF and GVSWING are within the AGP 2.0 and 3.0 specifications. An example part for the BJT in this circuit is the Philips PBSS4320T.

#### Figure 8-3. AGP Mode Detection Circuit – Option 2




### 8.2.4.3 **GRCOMP**

These signals are used to calibrate the AGP buffers. The GRCOMP signals need to be pulled up to VDDQ through a 43  $\Omega$  resistor.

### 8.2.4.4 AGPREF

A complex AGPREF circuit is required to meet the reference voltage requirements for AGP 2.0 and 3.0 modes (see Figure 8-4).

### Figure 8-4. GVREF/GSWING Circuit



### 8.2.4.5 AGP\_SWING

AGP\_SWING provides the reference voltages used by the GRCOMP circuits. AGP\_SWING is based on a resistor divider circuit from the 1.5 V supply. The voltage level is 0.8 V and is the maximum voltage for the AGP signal bus in AGP 3.0 mode.

It is important to place the 0.01  $\mu$ F capacitors within 0.25 inch of the device pins (MCH, ICH5, and AGP), and to place the 0.1  $\mu$ F capacitors close to the resistor circuit. See Figure 8-4 for details.

This page is intentionally left blank

CSA Port



This chapter describes the layout guidelines when implementing the Communications Streaming Architecture(CSA) port on the 875P chipset. The CSA port is a dedicated 11-bit connection between the MCH and a Gigabit Ethernet (GbE) LAN controller, the 82547EI. The CSA port provides a theoretical bandwidth of 266 MB/s. The CSA port is a point-to-point interface; therefore, it can only support one device.

This chapter covers the CSA port connection to the 82547EI GbE controller. For CLK66 routing guidelines to the MCH and the GbE controller, refer to Section 4.2.

If the CSA port is not used, leave all the CSA interface signals disconnected on the MCH except CI\_VREF, CI\_SWING, and CI\_RCOMP. See section 9.2 for CI\_VREF and CI\_SWING and Section 9.3 for CI\_RCOMP details.

*Note:* There are minor differences in the corresponding signal names between the MCH and the Intel<sup>®</sup> 82547EI GbE controller. For general discussions in this chapter, the Intel<sup>®</sup> 82547EI GbE controller signal name is used.


## 9.1 CSA Port Routing Guidelines

The following guidelines should be followed when the CSA interface is routed to the 82547EI GbE controller. The CSA Port signal groups are listed in Table 9-1.

### Table 9-1. CSA Port Signal Groups

Group	Signals	
Group	МСН	Intel <sup>®</sup> 82547EI GbE Controller
Common Clock Signals	CI[10:8]	CI[10:8]
Source Synchronous Signals	CI[7:0], CISTRF, CISTRS	CIA[7:0], CISTBF, CISTBS
Miscellaneous Signals	CI_RCOMP, CI_SWING, CI_VREF	CIRCOMP, CISWING, CIVREF

### Figure 9-1. CSA Port Signal Routing Topology



Parameters	Routing Guidelines	Notes
Group	CSA Port	
Topology	Point-to-Point	
Reference Plane	Ground referenced (contiguous over entire length)	
Characteristic Trace Impedance (Z <sub>0</sub> )	60 Ω ± 15%	
Trace Width	5 mils	
Trace spacing	15 mils	
L1	2 inches to 10 inches	1
MCH Breakout	5 on 5 for 2 inches	
Intel <sup>®</sup> 82547EI GbE Controller Breakout	5 on 5 for 0.3 inch	
Strobe to Strobe Length Matching	± 10 mils	
Strobes to Data Length Matching	± 50 mils	

#### **Table 9-2. CSA Port Routing Parameters**

#### NOTES:

1. L1 also includes MCH and the 82547EI GbE controller breakout length.

Using the recommended stack-up, the CSA port data signal traces must be routed 5 mils wide. There must be 15-mils spacing between traces (5/15). To break out of the MCH, the CSA port data signals can be routed 5/5 for a distance of up to 2 inches only. To break out of the 82547EI GbE controller, the CSA port data signals can be routed 5/5 for a distance of up to 0.3 inch only. Again, all CSA port signals should be continuously referenced to GND.

The strobes, CISTBF and CISTBS should be routed next to each other to reduce the coupling on the strobes. Also, each strobe signal trace must be length matched to  $\pm 10$  mils, and each data signal trace must be matched within  $\pm 50$  mils of the strobes.


## 9.2 CSA Port Generation/Distribution of Reference Voltages

The 11-bit CSA port on the MCH has a dedicated CI\_VREF pin to sample this reference voltage. The nominal CSA port reference voltage is  $0.35 \text{ V} \pm 3\%$ . In addition to the reference voltage, a reference swing voltage, CI\_SWING must be supplied to control buffer voltage swing characteristics. The nominal CSA port reference voltage swing must be  $0.8 \text{ V} \pm 3\%$ . The 82547EI GbE controller also has dedicated VREF and SWING pins. The reference voltage is  $0.35 \text{ V} \pm 3\%$  and the swing voltage must be  $0.8 \text{ V} \pm 3\%$ .

### Table 9-3. CSA Port Reference Circuit Specifications

Reference Voltage Specification (V)	Reference Swing Voltage Specification (V)	1.5 V Voltage Divider Circuit Recommended Resistor Values (Ω)	1.2 V Voltage Divider Circuit Recommended Resistor Values (Ω)
		R1 = 226 ± 1%	R4 = 523 ± 1%
0.350 ± 3%	For MCH and Intel <sup>®</sup> 82547El GbE controller = 0.8 ± 3%	R2 = 147 ± 1%	R5 = 665 ± 1%
		R3 = 113 ± 1%	R6 = 604 ± 1%

### Figure 9-2. CSA Port Locally Generated Reference Divider Circuits



The values of R1, R2, R3, R4, and R5 must be rated at  $\pm$  1% tolerance. The selected resistor values must also ensure that the reference voltage and reference swing voltage tolerance are maintained over the input leakage specification. A 0.1 µF capacitor (C1 in Figure 9-2) should be placed within 0.5 inch to each resistor divider, and a 0.01 µF bypass capacitor (C2 in Figure 9-2) should be placed within 0.25 inch of reference voltage pins. If the length of the trace from the voltage divider to the pin is greater than 1 inch, place more than one 0.01 µF capacitor near the reference voltage pin. The trace length from the voltage divider circuit to the CIREF and GBREF pins must be no longer than 3.5 inches.

Both the voltage reference and voltage swing reference signals should be routed at least 10-mils wide and spaced at least 20 mils from all other signals.


## 9.3 CSA Port Resistive Compensation

The CSA port uses a resistive compensation signal (RCOMP) to compensate buffer characteristics for temperature, voltage, and process.

### Table 9-4. CSA Port RCOMP Resistor Values

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied To
МСН	60 Ω ± 15%	R1 = 52.3 Ω ± 1%	VCC1.5
Intel <sup>®</sup> 82547EI GbE Controller	60 Ω ± 15%	R2 = 30.0 Ω ± 1%	VCC1.2

### Figure 9-3. CSA Port RCOMP Circuits



## 9.3.1 Intel<sup>®</sup> 82547EI GbE Controller Layout Considerations

When implementing the CSA port on the 875P chipset platform, there are several options for LAN capability. The platform supports several components with footprint compatibility depending on the target market. Available LAN components with the same footprint include the 82547EI GbE controller and 82562EZ/82562EX Platform LAN Connect (PLC) components. For design information on implementing a dual footprint LAN design or just a 82547EI GbE controller design, refer the 82562EZ(82547EI Dual Footprint Design Guide.

# Intel<sup>®</sup> ICH5 Layout/Routing Guidelines10

All recommendations in this section (except where noted) assume 5-mil wide traces. If trace width is greater than 5 mils, then the trace spacing requirements must be adjusted accordingly (linearly).


## **10.1 Source Synchronous Strobing**

Source synchronous strobing is one of the technologies used in the hub interface that allow very high data transfer rates. As buses get faster, and cycle times get shorter, the propagation delay is becoming a limiting factor in bus speed. Source synchronous strobing is used to minimize the impact of propagation delay  $(T_{prop})$  on maximum bus frequency.

A source synchronous strobed interface uses strobe signals (instead of the clock) to indicate that data is valid. Refer to Figure 10-1 for an example.

#### Figure 10-1. Data Strobing Example

**INtel**®



For a source synchronous strobed interface, it is very important that the strobe signals are routed carefully. These signals must be very clean (free of noise). Data signals are typically latched on the rising or falling edge of the strobe signal (or both). If there is noise on these signals, it could cause an extra "edge" to be detected, thus latching incorrect data. Refer to Figure 10-2 and Figure 10-3.







Figure 10-3. Effect of Crosstalk on Strobe Signal



When routing strobes and their associated data lines, trace length mismatch is very important (in addition to noise immunity). The primary benefit of source synchronous strobing is that the data and the strobe arrive at the receiver simultaneously. Thus, a strobe and its associated data signals have very critical length mismatch requirements. With accurately matched trace lengths (as well as matched impedance), the propagation delay for the strobe, and the propagation delay for the data will be very close. Hence, the strobe and the data arrive at the receiver simultaneously. For some interfaces, the trace length mismatch requirement is less than 0.25 inch.

## 10.2 IDE Interface

This section contains guidelines for connecting and routing the ICH5 IDE interface. The ICH5 has two independent IDE channels. This section provides guidelines for IDE connector cabling and motherboard design, including component and resistor placement, and signal termination for both IDE channels. The ICH5 has integrated the series resistors that have been typically required on the IDE data signals (PDD[15:0] and SDD[15:0]) running to the two ATA connectors. While it is not anticipated that additional series termination resistors will be required, OEMs should verify motherboard signal integrity through simulation. Additional external 0  $\Omega$  resistors can be incorporated into the design to address possible noise issues on the motherboard. The additional resistor layout increases flexibility by offering stuffing options at a later date. If used, these resistors should be placed close to the connector.

### Table 10-1. IDE Signal Groups

Signal Group	Primary	Secondary
Data	PDD[15:0]	SDD[15:0]
Strobes	PDIOR# (write), PIORDY (read)	SDIOR# (write), SIORDY (read)

The IDE interface can be routed with 5-mil traces on 7-mil spaces (dependent upon stack-up parameters), and must be less than 10 inches long (from ICH5 to IDE connector). Additionally, the maximum length difference between the data signals and the strobe signal (Table 10-2) of a channel is 500 mils.

### Table 10-2. IDE Routing Summary

Trace Impedance	IDE Routing Requirements	Maximum Trace Length	IDE Signal Length Matching
60 Ω ± 15%	5 on 7 (Based on stack-up described in Chapter 3.)	10 inches	The two strobe signals must be matched within 100 mils of each other. The data lines must be within $\pm$ 450 mils of the average length of the two strobe signals.

### 10.2.1 Cabling

Length of Cable: Each IDE cable must be equal to or less than 18 inches.

Capacitance: Less than 35 pF.

**Placement:** A maximum of 6 inches between drive connectors on the cable. If a single drive is placed on the cable, it should be placed at the end of the cable. If a second drive is placed on the same cable, it should be placed on the next closest connector to the end of the cable (6 inches away from the end of the cable).

Grounding: Provide a direct low impedance chassis path between the motherboard ground and hard disk drives.



## **10.3** Cable Detection for Ultra ATA/66 and Ultra ATA/100

The ICH5 IDE controller supports PIO, Multi-word (8237 style) DMA, and Ultra DMA modes 0 through 5. The ICH5 needs to determine the type of cable that is present to configure itself for the fastest possible transfer mode that the hardware can support.


An 80-conductor IDE cable is required for Ultra DMA modes greater than 2 (Ultra ATA/33). This cable uses the same 40-pin connector as the old 40-pin IDE cable. The wires in the cable alternate: ground, signal, ground, signal, ground, signal, ground, etc. All the ground wires are tied together on the cable (and they are tied to the ground on the motherboard through the ground pins in the 40-pin connector). This cable conforms to the Small Form Factor Specification SFF-8049. This specification can be obtained from the Small Form Factor Committee.

To determine if Ultra DMA modes greater than 2 (Ultra ATA/33) can be enabled, the ICH5 requires the system software to attempt to determine the cable type used in the system. If the system software detects an 80-conductor cable, it may use any Ultra DMA mode up to the highest transfer mode supported by both the chipset and the IDE device. If a 40-conductor cable is detected, the system software must not enable modes faster than Ultra DMA Mode 2 (Ultra ATA/33).

Intel recommends that cable detection be done using a combination Host-Side/Device-Side detection mechanism. Note that Host-Side detection cannot be implemented on an NLX form factor system, since this configuration does not define interconnect pins for the PDIAG#/CBLID# from the riser (containing the ATA connectors) to the motherboard. These systems must rely on the Device-Side Detection mechanism only.

### 10.3.1 Combination Host-Side/Device-Side Cable Detection

Host side detection (described in the *ATA/ATAPI-6 Standard*) requires the use of two GPI pins (one for each IDE channel). The proper way to connect the PDIAG#/CBLID# signal of the IDE connector to the host is shown in Figure 10-4. All IDE devices have a 10 k $\Omega$  pull-up resistor to 5 V on this signal. A 10 k $\Omega$  pull-down resistor on PDIAG#/CBLID# is required to prevent the GPIO from floating if a device is not present and allows for use of a non-5 V tolerant GPIO.



#### Figure 10-4. Combination Host-Side/Device-Side IDE Cable Detection


This mechanism allows the BIOS, after diagnostics, to sample PDIAG#/CBLID#. If the signal is high, then there is 40-conductor cable in the system and Ultra DMA modes greater than 2 (Ultra ATA/33) must not be enabled.

If PDIAG#/CBLID# is detected low, then there may be an 80-conductor cable in the system, or there may be a 40-conductor cable and a legacy slave device (Device 1) that does not release the PDIAG#/CBLID# signal as required by the *ATA/ATAPI-6 standard*. In this case, BIOS should check the IDENTIFY DEVICE information in a connected device that supports Ultra DMA modes higher than 2. If ID Word 93, bit 13 is a 1, then an 80-conductor cable is present. If this bit is 0, then a legacy slave (Device 1) is preventing proper cable detection, and BIOS should configure the system as though a 40-conductor cable is present, and notify the user of the problem.

### 10.3.2 Device-Side Cable Detection

For platforms that must implement Device-Side detection only (e.g., NLX platforms), a 0.047  $\mu$ F capacitor is required on the motherboard as shown in Figure 10-5. This capacitor should not be populated when implementing the recommended combination Host-Side/Device-Side cable detection mechanism described above. Note that some drives may not support device-side cable detection.


### Figure 10-5. Device Side IDE Cable Detection



This mechanism creates a resistor-capacitor (RC) time constant. Drives supporting Ultra DMA modes greater than 2 (Ultra DMA/33) will drive PDIAG#/CBLID# low and then release it (pulled up through a 10 k $\Omega$  resistor). The drive will sample the signal after releasing it. In an 80-conductor cable, PDIAG#/CBLID# is not connected through to the host and therefore the capacitor has no effect. In a 40-conductor cable, the signal is connected to the host. Therefore, the signal will rise more slowly as the capacitor charges. The drive can detect the difference in rise times and it will report the cable type to the BIOS when it sends the IDENTIFY\_DEVICE packet during system boot as described in the ATA/ATAPI-4 Standard.



## **10.3.3 Primary IDE Connector Requirements**




### Figure 10-6. Connection Requirements for Primary IDE Connector

#### NOTES:

- 1. 22  $\Omega$  47  $\Omega$  series resistors are required on RESET#. The correct value should be determined for each unique motherboard design, based on signal quality.
- 2. An 8.2 k\Omega to 10 k\Omega pull-up resistor is required on IRQ14 to VCCHI3\_3.
- 3. A 4.7 k $\Omega$  pull-up resistor to VCCHI3\_3 is required on PIORDY.
- 4. Series resistors can be placed on the control and data line to improve signal quality. The resistors are placed as close to the connector as possible. Values are determined for each unique motherboard design.
- 5. The 10 k $\Omega$  resistor to ground on the PDIAG#/CBLID# signal is required on the Primary Connector. This change is to prevent the GPI pin from floating if a device is not present on the IDE interface.

## int

#### **Secondary IDE Connector Requirements** 10.3.4



### Figure 10-7. Connection Requirements for Secondary IDE Connector

#### NOTES:

- 1. 22  $\Omega$  47  $\Omega$  series resistors are required on RESET#. The correct value should be determined for each unique motherboard design, based on signal quality.
  2. An 8.2 kΩ to 10 kΩ pull-up resistor is required on IRQ15 to VCC3\_3.
- 3. A 4.7 k $\Omega$  pull-up resistor to VCC3 3 is required on SIORDY.
- 4. Series resistors can be placed on the control and data line to improve signal quality. The resistors are placed as close to the connector as possible. Values are determined for each unique motherboard design.
- 5. The 10 kΩ resistor to ground on the PDIAG#/CBLID# signal is required on the Secondary Connector. This change is to prevent the GPI pin from floating if a device is not present on the IDE interface.


## 10.4 Serial ATA Interface

### 10.4.1 General Routing and Placement

Use the following general routing and placement guidelines when laying out a new design.

- 1. Serial ATA signals must be ground referenced.
- 2. Route all traces over continuous planes (VCC or GND), with no interruptions. Avoid crossing over anti-etch if at all possible. Any discontinuity or split in the ground plane can cause signal reflections and should be avoided.
- 3. Layer changes should be minimized. Use a maximum of two vias per SATA trace (via count should include thru-hole connector as an effective via). If a layer change is necessary, ensure that trace matching for either transmit or receive pair occurs within the same layer.
- 4. Do not route SATA traces under crystals, oscillators, clock synthesizers, magnetic devices, or ICs that use and/or duplicate clocks.
- 5. Avoid stubs (usually introduced by test points) whenever possible. Utilize vias and connector pads as test points instead.
- 6. It can be helpful for testability to route the TX and RX pairs for a given port on the same layer and close to each other to help ensure that the pairs share similar signaling characteristics. If the groups of traces are similar, a measure of RX pair layout quality can be approximated by using the results from actively testing the TX pair's signal quality.
- 7. In certain systems (e.g., a closed-box small form factor system) where a short, very low loss cable is to be exclusively used, it may be desirable to use longer trace lengths to optimize SATA signal quality at the device receiver (RX connector specification). Careful simulation and/or studies on prototypes of signal quality are required to balance this trade off effectively.
- 8. See Section 18.7.2, "SATA Interface for further general routing guidelines.

#### Figure 10-8. SATA Layout and Routing Example




*Note:* Some manufacturing processes have difficulties with the fine-pitched SATA thru-hole connector. In some cases, solder bridging can occur between the connector pins. Solder wicking pads, as shown in Figure 10-8, can be used to minimize this effect by wicking solder away from the pins.

## **10.4.2 Serial ATA Trace Separation**

Use the following separation guidelines. Figure 10-9 provides an illustration of the recommended trace spacing.

- 1. Maintain parallelism between SATA differential signals with the trace spacing needed to achieve 100  $\Omega \pm 15\%$  differential impedance. Deviations will normally occur due to package breakout and routing to connector pins. Ensure that the amount and length of the deviations are kept to the minimum possible.
- 2. Use an impedance calculator to determine the trace width and spacing required for the specific board stackup being used; keeping in mind that the target is a 100  $\Omega \pm 15\%$  differential impedance. For the board stackup parameters referred to in Chapter 3, 5.0-mil traces with 7.0-mil spacing results in approximately 100  $\Omega \pm 15\%$  differential trace impedance.
- 3. Based on simulation data, use 20-mil minimum spacing between ICH5 Serial ATA signal pairs and other signal traces for optimal signal quality. Clocks and other high-speed periodic signals should use a 50-mil minimum spacing between the SATA data pairs. This helps to prevent crosstalk.

### Figure 10-9. Recommended Serial ATA Trace Spacing Table 10-3



## **10.4.3 Serial ATA Trace Length Pair Matching**

Serial ATA signal pair traces should be trace length matched. The difference of two line traces in a differential pair should be restricted to below 150 mils, but less trace mismatch is encouraged.

## 10.4.4 Serial ATA Trace Length Guidelines

The length of the differential pairs (i.e., Tx pair and Rx pair) should be designed as short as possible. The minimum trace length is 0.5 inches and the maximum trace length is 4.0 inches. If the trace length of the differential pair is longer than recommended, the high-frequency differential signal will suffer signal attenuation and increase of rise time/fall time.

### Table 10-3. SATA Routing Summary


Trace Impedance	SATA Routing Requirements	Maximum Trace Length	SATA Signal Length Matching
100 Ω ± 15% differential	5 on 7 (Based on recommended stack-up, Chapter 3	0.5 – 4 inches	Length mismatch between signals in a data pair should be no more 150 mils.

NOTE: A pitch (center to center) of 12 mils is recommended for microstrip layout. For optimum routability, this results in a common mode impedance target of approximately 25 – 40 Ω. The actual width and spacing may vary from the above table depending on the manufacturing process used.

### 10.4.5 SATARBIAS/SATARBIAS# Connection

It is recommended that the SATARBIAS and the SATARBIAS# pins be shorted at the package and then routed to one end of a 24.9  $\Omega \pm 1\%$  resistor to ground. Place the resistor within 500 mils of the ICH5. Avoid routing next to clock pins.

#### Figure 10-10. SATARBIAS/SATARBIAS# Connection




### Table 10-4. SATARBIAS/SATARBIAS# Routing Summary

Trace	SATARBIAS / SATARBIAS#	Maximum Trace	Signal Length	Signal
Impedance	Routing Requirements	Length	Matching	Referencing
60 Ω ± 15%	N.A.	500 mils	N.A.	

### **10.4.6 SATALED# Implementation**

The ICH5 provides a signal (SATALED#) to indicate SATA device activity. For this signal to work in conjunction with Parallel ATA hard drives, it is recommended that the following glue logic is implemented.

#### Figure 10-11. SATALED# Circuitry Example



The SATALED# signal is open-drain and requires a weak external pull-up to VCC3\_3. When low, SATALED# indicates SATA device activity and should activate the hard drive LED. When tri-stated, the signal will not activate the LED.

### **10.4.7 Serial ATA Host Connector Placement Considerations**

When placing SATA host connectors, applicable keep-out regions must be comprehended in the layout of the board. Figure 10-12 shows an example cable and the height required for bending the cable to a 90-degree bend. This can be used as an example when considering height obstruction regions. Figure 10-13 shows the ATX Specification, Revision 2.1 height restriction regions. With the example cable, Area C (near the traditional parallel ATA connector sites) is the recommended placement region to allow the cable to fully bend to avoid any obstructions.

### Figure 10-12. SATA Cable 90° Bend Height Example







Figure 10-13. SATA Host Connector Placement Region Recommendations



If Area B (the area designated for I/O cards) must be used, great care must be exercised to minimize conflicts with I/O cards (e.g., PCI cards). As noted in Figure 10-13, the lower 2.1 inches can reduce conflicts with short PCI cards. Also, horizontal placement relative to the I/O cards can be optimized to minimize conflicts with protrusions from the I/O card. Figure 10-14 shows an example implementation that places the host connector to left edge of the PCI card keep-out region.



### Figure 10-14. SATA Host Connector Placement ATX Area B Example




#### Figure 10-15. Example of Poor Host Connector Placement

intel



### Figure 10-16. Minimum Host Connector Placement Spacing from SATA Specification




## 10.5 AC '97

The ICH5 digital audio controller supports AC '97 2.3. Contact your codec IHV (Independent Hardware Vendor) for information on AC '97 2.3 products. The AC '97 2.3 specification is available on the Intel website:

http://www.intel.com/ial/scalableplatforms/audio/index.htm

The AC-link is a bi-directional, serial PCM digital stream. It handles multiple input and output data streams, as well as control register accesses, employing a time division multiplexed (TDM) scheme. The AC-link architecture provides for data transfer through individual frames transmitted in a serial fashion. Each frame is divided into 12 outgoing and 12 incoming data streams, or slots. The architecture of the ICH5 AC-link allows a maximum of three codecs to be connected. Figure 10-17 shows a three-codec topology of the AC-link for the ICH5.

### Figure 10-17. Intel<sup>®</sup> ICH5 AC '97 (Codec Connection)



**NOTE:** If a modem codec is configured as the primary AC-link codec, there should not be any audio codecs residing on the AC-link. The primary codec must be connected to AC\_SDIN2 if also routing to CNR. If no CNR exists on the platform, the primary codec may be connected to AC\_SDIN0 as documented in the Intel<sup>®</sup> 82801EB I/O Controller Hub 5 (ICH5) and Intel<sup>®</sup> 82801ER I/O Controller Hub 5 R (ICH5R) Datasheet.

Using the assumed 4-layer stack-up, the AC '97 interface can be routed using 5-mil traces with 5-mil spacing between the traces. Maximum length between ICH5 to CODEC/CNR is 14 inches. This assumes that a CNR riser card implements its audio solution with a maximum trace length of 6 inches for the AC-link. Trace impedance should be  $Z_0 = 60 \ \Omega \pm 15\%$ .


Clocking is provided from the primary codec on the link via AC\_BIT\_CLK, and is derived from a 24.576-MHz crystal or oscillator. Refer to the primary codec vendor for crystal or oscillator requirements. AC\_BIT\_CLK is a 12.288-MHz clock driven by the primary codec to the digital controller (ICH5) and to any other codec present. That clock is used as the time base for latching and driving data.

The ICH5 supports wake on ring from S1–S5 via the AC-link. The codec asserts AC\_SDIN to wake the system. To provide wake capability and/or caller ID, standby power must be provided to the modem codec.

The ICH5 has weak pull-downs/pull-ups that are always enabled. This will keep the link from floating when the AC-link is off, or there are no codecs present.

If the Shut-off bit is not set, it implies that there is a codec on the link. Therefore, AC\_BIT\_CLK and AC\_SDOUT will be driven by the codec and ICH5 respectively. However, AC\_SDIN0, AC\_SDIN1, and AC\_SDIN2 may not be driven. If the link is enabled, the assumption can be made that there is at least one codec.

### Figure 10-18. Intel<sup>®</sup> ICH5 AC '97 – AC\_BIT\_CLK Topology




### Table 10-5. AC '97 AC\_BIT\_CLK Routing Summary

Trace Impedance	AC '97 Routing Requirements	Maximum Trace Length	Series Termination Resistance	AC_BIT_CLK Signal Length Matching
60 Ω ± 15%	5 on 5 (Based on stack-up described in Chapter 3)	L1 = $(1 \text{ to } 8) - L3 \text{ inches}$ L2 = $(0.1 \text{ to } 6) \text{ inches}$ L3 = $(0.1 \text{ to } 0.4) \text{ inches}$ L4 = $(1 \text{ to } 6) - L3 \text{ inches}$	R1 = 33 to 47 $\Omega$ R2 = Optional 0 $\Omega$ resistor for debug purposes	N/A

1. Simulations were performed using Analog Device's codec (AD1885) and the Cirrus Logic's codec (CS4205b). Results showed that if the AD1885 codec was used a 33 Ω resistor was best for R1 and if the CS4205b codec was used a 47 Ω resistor for R1 was best.

2. Bench data shows that a 47  $\Omega$  resistor for R1 is best for the Sigmatel 9750 codec.

### Figure 10-19. Intel<sup>®</sup> ICH5 AC '97 – AC\_SDOUT/AC\_SYNC Topology




#### Table 10-6. AC '97 AC\_SDOUT/AC\_SYNC Routing Summary

Trace Impedance	AC '97 Routing Requirements	Maximum Trace Length	Series Termination Resistance	AC_SDOUT/ AC_SYNC Signal Length Matching
60 Ω ± 15%	5 on 5 (Based on stack-up described in Chapter 3)	L1 = $(1 \text{ to } 6) - L3 \text{ inches}$ L2 = $(1 \text{ to } 8) \text{ inches}$ L3 = $(0.1 \text{ to } 0.4) \text{ inches}$ L4 = $(0.1 \text{ to } 6) - L3 \text{ inches}$	R1 = 33 to 47 $\Omega$ R2 = R1 if the CNR card that will be used with the platform does not have a series termination on the card. Otherwise R2 = 0 $\Omega$	NA

#### NOTES:

 Simulations were performed using Analog Device's codec (AD1885) and the Cirrus Logic's codec (CS4205b). Results showed that if the AD1885 codec was used, a 33 Ω resistor was best for R1 and if the CS4205b codec was used, a 47  $\Omega$  resistor for R1 was best. 2. Bench data shows that a 47  $\Omega$  resistor for R1is best for the Sigmatel 9750 codec.





### Table 10-7. AC '97 AC\_SDIN Routing Summary

Trace Impedance	AC '97 Routing Requirements	Maximum Trace Length	Series Termination Resistance	AC_SDIN Signal Length Matching
60 Ω ± 15%	5 on 5 (Based on stack-up described in Chapter 3)	Y1 = $(0.1 \text{ to } 0.4)$ inches Y2 = $(1 \text{ to } 8) - Y1$ inches Y3 = $(1 \text{ to } 14) - Y1$ inches Y4 = $(1 \text{ to } 6) - Y1$ inches Y5 = $(0.1 \text{ to } 6) - Y1$ inches	R1 = 33 to 47 $\Omega$ R2 = R1 if the CNR card that will be used with the platform does not have a series termination on the card. Otherwise R2 = 0 $\Omega$	N/A

 Simulations were performed using Analog Device's codec (AD1885) and the Cirrus Logic's codec (CS4205b). Results showed that if the AD1885 codec was used, a 33 Ω resistor was best for R1 and if the CS4205b codec was used, a 47 Ω resistor for R1 was best.

2. Bench data shows that a 47  $\Omega$  resistor for R1is best for the Sigmatel 9750 codec.

### 10.5.1 AC '97 Routing

To ensure the maximum performance of the codec, proper component placement and routing techniques are required. These techniques include properly isolating the codec, associated audio circuitry, and analog power supplies, from the rest of the motherboard. This also includes plane splits and proper routing of signals not associated with the audio section. Contact your vendor for device-specific recommendations. The following sections provide the basic recommendations.

### 10.5.1.1 General Board Routing Recommendations

- Special consideration must be given for the ground return paths for the analog signals.
- Digital signals routed in the vicinity of the analog audio signals must not cross the power plane split lines. Analog and digital signals should be located as far as possible from each other.
- Partition the board with all analog components grouped together in one area and all digital components in another.
- Keep digital signal traces, especially the clock, as far as possible from the analog input and voltage reference pins.
- Try to minimize via count on each AC-link trace (no more than eight are recommended).
- All resistors in the signal path or on the voltage reference should be metal film. Carbon resistors can be used for DC voltages and the power supply path, where the voltage coefficient, temperature coefficient, and noise are not factors.
- Regions between analog signal traces should be filled with copper, which should be electrically attached to the analog ground plane. Regions between digital signal traces should be filled with copper, which should be electrically attached to the digital ground plane.
- Locate the crystal or oscillator close to the codec.

### 10.5.1.2 Codec Reference and Anti-Aliasing Recommendations

ADC/DAC anti-aliasing filter and reference capacitors should be placed within 0.5 inch of their respective codec pins. All filter capacitors' ground connections should attach to a ground point common to the codec. This is often accomplished by routing a ground trace from the codec to the capacitors without allowing vias to the digital ground plane.

### 10.5.1.3 Codec Analog Power Decoupling Recommendations

Analog power decoupling is extremely critical and is essential on all codec analog power pins. Unfiltered power supply noise on these pins will negatively affect the audio performance and quality.

Each codec analog power pin should have one 0.1  $\mu$ F and one 1.0  $\mu$ F capacitor placed next to the pin. The capacitor dielectric should be Y5V or better (X5R/X7R). Once leaving the 5-V plane, the power traces should pass directly over the capacitor pads and terminate at the codec pin without ever connecting back to the 5-V analog plane.

Ensure that the traces connecting the power and ground pins are wide (15–25 mils). Do not share vias to GND on decoupling capacitors. The GND path to the 5-V plane should be kept as short as possible.

### 10.5.1.4 Codec Digital Power Decoupling Recommendation

DVDD1 and DVDD2 provide power for the digital section of a codec. The digital section includes the AC-link and the SPDIF output. These pins are tied to the VCC3.3 power plane. Decoupling for the digital power is provided by two, 0.1  $\mu$ F (Y5V, 0603) capacitors (the goal is one capacitor per input pin) plus a single, 10–22  $\mu$ F SMT or thru-hole aluminum capacitor.

If a codec is desired to be active during the S5 state, the analog and digital power pins should utilize the appropriate standby supplies.

DVSS1 and DVSS2 are the digital ground pins for the codec and are to be connected directly to the board's internal GND layer.

• Ensure that the traces connecting the power and ground pins are wide (15–25 mils). Do not share vias to GND on decoupling capacitors; shorter paths to GND are preferable.

## **10.5.2** Motherboard Implementation

The following design considerations are provided for the implementation of an ICH5 platform using AC '97. These design guidelines have been developed to ensure maximum flexibility for board designers, while reducing the risk of board-related issues. These recommendations are not the only implementation or a complete checklist, but they are based on the ICH5 platform.

- Active Components such as FET switches, buffers or logic states should not be implemented on the AC-link signals, except for AC\_RST#. Doing so would potentially interfere with timing margins and signal integrity.
- The ICH5 supports wake-on-ring from S1-S5 states via the AC-link. The codec asserts AC\_SDIN to wake the system. To provide wake capability and/or caller ID, standby power must be provided to the modem codec. If no codec is attached to the link, internal pull-downs will prevent the inputs from floating, so external resistors are not required.
- PC\_BEEP should be routed through the audio codec. Care should be taken to avoid the introduction of a pop when powering the mixer up or down.

### **10.5.2.1 Valid Codec Configurations**

	. –		
Option	Primary Codec	Secondary Codec	Tertiary Codec
1	Audio	Audio	Audio
2	Audio	Audio	Modem
3	Audio	Audio	Audio/Modem
4	Audio	Modem	Audio
5	Audio	Audio/Modem	Audio
6	Audio/Modem	Audio	Audio

### Table 10-8. Supported Codec Configurations

#### NOTES:

- 1. For power management reasons, codec power management registers are in audio space. As a result, if there is an audio codec in the system it must be Primary. In addition, there cannot be two modems in a system since there is only one set of modem DMA channels.
- 2. The ICH5 supports a modem codec on any of the AC\_SDIN lines, however the Modem Codec ID must be either 00 or 01.

## 10.5.3 Design Considerations for Audio Quality


### 10.5.3.1 Audio Codec Placement

Proper audio codec placement, routing, and general design practices play a key roll in delivering clean audio in the noisy environment of a motherboard. The audio codec should be placed in the quietest (away from significant current paths and ground bounce) part of the motherboard. Typically, the top left corner of the board is the quietest location given the surrounding components. Furthermore, this location provides a convenient routing path to the back panel audio jacks.

### 10.5.3.2 Power Plane Configurations

To prevent the digital section of the codec from affecting the analog section, it is prudent to split the power-planes across the codec. The split isolates power currents and signal return currents between the two sections. The 5-V analog plane also provides analog power to audio circuits external to the codec (amplifiers, microphones, etc.). The 5-V analog plane should encompass all codec pins except for pins 1–12. The AC '97 digital interface nets, along with codec clocking nets, should not route onto or cross over the 5-V analog plane split. Analog nets routing out to the back panel audio jacks should avoid crossing the plane split as well. This can be accomplished by bottom side routing. The analog power plane should not extend under the PCI connectors or LAN solution. Figure 10-21 shows an example of power plane split at the codec.


### Figure 10-21. AC '97 Power Plane Configurations



### 10.5.3.3 Analog Power Delivery

Clean analog power delivery to the audio codec and other audio components using the 5 V analog supply is critical. Excessive system noise on this supply will degrade the entire audio sub-system. Following are the considerations for analog power delivery; Figure 10-22 illustrates those points.

- Place 0.1  $\mu$ F, 1.0  $\mu$ F, and 10  $\mu$ F (or larger) decoupling capacitors close to the via field that supplies the 5-V analog plane. To minimize inductance, drop vias to the VSS (Ground) plane as close as possible to the capacitor ground pads.
- Use a relatively wide trace for the 5-V analog power to reduce inductance between the regulator and the 5-V analog plane.
- Do not via to the 5-V analog plane until all the decoupling capacitors are used, as shown in Figure 10-22.
- A radial bulk decoupling capacitor site is recommended to provide for values greater than 10  $\mu F_{\rm \cdot}$



### Figure 10-22. AC '97 Analog Power Delivery

### 10.5.3.4 Power On Audio Transitions

Power on audio pop is typically caused when a codec is initially powered on or when it is coming out of a reset state. This noise is often related to rapid charging or discharging of the AC coupling output capacitors. Excessive power-on audio pop should be kept to a minimum through the use of anti-pop circuitry.

Most, if not all, AC '97 version 2.3 codecs include protection circuitry to help minimize power-on pop. Should a design utilize an audio codec that does not provide audio pop suppression, external anti-pop circuitry should be implemented.

### 10.5.3.5 Line Output

Two-channel line output jacks should be capable of driving low-impedance headphone loads. Furthermore, the back panel line out jack should mute when a connection is made to the front panel headphone jack in a design that supports both back panel and front panel line output jacks. Failure to support this functionality may result in weak audio output levels and unwanted functionality that will detract from the end user's audio experience.

Line output AC coupling capacitors should be at least 100 µF or greater to prevent diminished low frequency response when low impedance loads (headphones) are connected.

### 10.5.3.6 Line In / Auxiliary In

Audio designs that support up to 2 V RMS line input signals are recommended, but not required. To support audio inputs up to 2 V RMS, a voltage divider network should be implemented to effectively reduce the input level by 6 dB prior to reaching the codec.

### 10.5.3.7 Grounding Techniques

Care should be taken when grounding back panel audio jacks, especially the line in and microphone jacks. Grounding the audio jacks to the ground plane directly under the connectors should be avoided. Doing so raises the potential for audio noise to be induced on the inputs due to the difference in ground potential between the audio jacks and the codec's grounding point.

Jack and shunt spring grounding should use a controlled ground return path traced back to the codec. A trace width of 15–20 mils with bottom side routing is recommended.

### 10.5.3.8 CD ATAPI Input

Most, if not all, codecs have pseudo-differential CD inputs that provide enhanced common mode noise rejection. Designs supporting 2 V RMS input using a voltage divider network should implement the input voltage divider on the ground input, in addition to the left and right input channels.

### 10.5.4 Stereo Microphone Consideration

The microphone (stereo or mono) input signal is the most sensitive input to the codec. Most codecs contain internal microphone gain stages capable of up to +30 dB of gain. Therefore, small amounts of noise present on these input pins can result in audible noise detectable by the end user. The higher the microphone gain setting, the more noise becomes an issue.

The following should be considered for microphone support:

- Back panel and front panel microphone inputs (mono or stereo) should be passively mixed together prior to connecting to the codec microphone input pin(s) unless the codec supports independent front and back panel microphone inputs.
- Microphone ground-return-paths should be isolated from the motherboard ground plane. It is recommended that they be routed as discrete traces that follow the same path as the microphone signal traces. It is recommended that the ground-plane not be "slotted."
- For non-jack sharing, microphone input tip/ring pins should be grounded via shunt spring wipers when the microphone is removed from the connector. A dedicated audio jack ground connecting to the codec's grounding point should be used for shunt spring grounding.


## intel®

- A 22  $\mu$ F or greater capacitor should be used to filter noise from the microphone bias net feeding all microphone jacks. This capacitor helps reduce crosstalk between stereo microphone channels.
- Microphone traces should be isolated from non-microphone traces.
- The DC microphone bias voltage can be supplied by either the 5-V analog power plane or by the codec's VREF output pin depending upon the codec's capabilities. Ensure clean power is used for supplying the DC microphone bias voltage. The bias voltage applied to each of the four possible microphone elements must meet the requirements specified within Microsoft's PC 2001 specification. Value changes to the series resistor connecting the microphone bias network to codec's VREF pin may be required depending upon the codec's VREF output voltage level.

## 10.5.5 SPKR Pin Consideration

SPKR is used as both the output signal to the system speaker and as a functional strap. The strap function enables or disables the "TCO Timer Reboot function" based on the state of the SPKR pin on the rising edge of PWROK. When enabled, the ICH5 sends a SMI# to the processor upon a TCO timer timeout. The status of this strap is readable via the NO\_REBOOT bit (bit 1, D31: F0, Offset D4h). The SPKR signal has a weak integrated pull-down resistor (the resistor is only enabled during boot/reset). Therefore, its default state is a logical zero or set to reboot. To disable the feature, a jumper can be populated to pull the signal line high (see Figure 10-23). The value of the pull-up must be such that the voltage divider output caused by the pull-up, the effective pull-down (REFF), and the ICH5's integrated pull-down resistor will be read as logic high (0.5 VCC3\_3 to VCC3\_3 + 0.5 V).

## Figure 10-23. Example Speaker Circuit




## 10.6 CNR

The Communication and Networking Riser (CNR) Specification defines a hardware scalable Original Equipment Manufacturer (OEM) motherboard riser and interface. This interface supports multi-channel audio, V.90 analog modem, phone-line based networking, 10/100 Ethernet based networking, SMBus Interface Power Management, and USB 2.0. The CNR specification defines the interface, which should be configured prior to shipment of the system. Standard I/O expansion slots (e.g., those supported by the PCI bus architecture) are intended to continue serving as the upgrade medium. The CNR mechanically shares a PCI slot; therefore, the system designer will not sacrifice a PCI slot if they decide not to include a CNR in a particular build.

Figure 10-24 shows the interface for the CNR connector. Refer to the appropriate section of this document for the corresponding design and layout guidelines. The Platform LAN Connection (PLC) can either be an 82562ET/EZ or 82562EM/EX PLC component. Refer to the *Communication Network Riser Specification, Revision 1.2,* for additional information.

#### Figure 10-24. CNR Interface



## 10.6.1 AC '97 Audio Codec Detect Circuit and Configuration Options

The following provides general circuits to implement a number of different codec configurations. Refer to the *Communication Network Riser Specification, Revision 1.2*, for Intel's recommended codec configurations.

#### Table 10-9. Signal Descriptions

Signal	Description
CDC_DN_ENAB#	When low, this signal indicates that the codec on the motherboard is enabled and primary on the AC '97 Interface. When high, this signal indicates that the motherboard codec(s) must be removed from the AC '97 Interface (held in reset), because the CNR codec(s) will be the primary device(s) on the AC '97 Interface.
AC97_RESET#	Reset signal from the AC '97 Digital Controller (ICH5).
SDATA_INn	AC '97 serial data from an AC '97-compliant codec to an AC '97-compliant controller (i.e., the ICH5).

# int<sub>el</sub>®


## 10.6.1.1 CNR 1.2 AC '97 Disable and Demotion Rules for the Motherboard

The following are the CNR1.2 AC '97 disable and demotion rules for the motherboard:

- All AC '97 *R2.3* codecs on the motherboard **must** always disable themselves when the CDC\_DN\_ENAB# signal is in a high state.
- A motherboard AC '97 codec **must never** change its address or SDATA\_IN line used, regardless of the state of the CDC\_DN\_ENAB# signal.
- On a motherboard containing an AC '97 controller supporting three AC '97 codecs, the AC '97 Revision 2.3 codec on the motherboard **must** be connected to the SDATA\_IN2 signal of the CNR connector.
- A motherboard should not contain any more than a single AC '97 codec.


The above rules allow for forward and backward compatibility between CNR Version 1.1/1.2 cards. For more information on chaining, consult the *Communication Network Riser Specification Revision 1.2*.

## Figure 10-25. Motherboard AC '97 CNR Implementation with a Single Codec down on Board









## 10.6.2 CNR Routing Summary

Table 10-10 represents a summary of the various interfaces routing requirements to the CNR Riser.

Table 10-10. CN	Routing	Summary
-----------------	---------	---------

Trace Impedance	CNR Routing Requirements	Maximum Trace Length to CNR connector	Signal Length Matching	Signal Referencing
90 $\Omega \pm 15\%$ Differential	USB (7.5 on 7.5) Data pair must be at least 20 mils from nearest neighbor	10 inches	No more than 150 mils trace mismatch	Ground
60 Ω ± 15%	AC '97 (5 on 5)	AC_BIT_CLK (See Table 10-5) AC_SDOUT (See Table 10-6) AC_SDIN (See Table 10-7)	N/A	Ground
60 Ω ± 15%	LAN (5 on 10)	9 inches (See Table 10-23)	Equal to or up to 500 mils shorter than the LAN_CLK trace	Ground

# intel

## 10.7 USB 2.0

## 10.7.1 Layout Guidelines

## 10.7.1.1 General Routing and Placement

Use the following general routing and placement guidelines when laying out a new design. These guidelines will help to minimize signal quality and EMI problems.


- Place the ICH5 and major components on the un-routed board first. With minimum trace lengths, route high-speed clock, periodic signals, and USB 2.0 differential pairs first. Maintain maximum possible distance between high-speed clocks/periodic signals to USB 2.0 differential pairs and any connector leaving the PCB (i.e., I/O connectors, control and signal headers, or power connectors).
- USB 2.0 signals should be **ground referenced** (on recommended stack-up this would be bottom signal layer).
- Route USB 2.0 signals using a minimum of vias and corners. This reduces reflections and impedance changes.
- When it becomes necessary to turn 90 degree, use two 45 degree turns or an arc instead of making a single 90 degree turn. This reduces reflections on the signal by minimizing impedance discontinuities. (as shown in Figure 10-52.)
- Do not route USB 2.0 traces under crystals, oscillators, clock synthesizers, magnetic devices or ICs that use and/or duplicate clocks.
- Stubs on high-speed USB signals should be avoided, as stubs cause signal reflections and affect signal quality. If a stub is unavoidable in the design, the total of all the stubs on a particular line should not be greater than 200 mils.
- Route all traces over continuous planes (VCC or GND), with no interruptions. Avoid crossing over anti-etch if at all possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with USB 2.0 traces as much as practical. It is preferable to change layers to avoid crossing a plane split. Refer to Section 10.7.2
- Separate signal traces into similar categories and route similar signal traces together (e.g., routing differential pairs together).
- Keep USB 2.0 USB signals clear of the core logic set. High current transients are produced during internal state transitions and can be very difficult to filter out.
- Follow the 20\*h thumb rule by keeping traces at least 20\*(height above the plane) away from the edge of the plane (VCC or GND, depending on the plane the trace is over). For the suggested stack-up, the height above the plane is 4.5 mils. This calculates to a 90-mil spacing requirement from the edge of the plane. This helps prevent the coupling of the signal onto adjacent wires and also helps prevent free radiation of the signal from the edge of the PCB.

## 10.7.1.2 USB 2.0 Trace Separation

Use the following separation guidelines. Figure 10-27 shows the recommended trace spacing.

- Maintain parallelism between USB differential signals with the trace spacing needed to achieve 90  $\Omega$  differential impedance. Deviations will normally occur due to package breakout and routing to connector pins. Just ensure the amount and length of the deviations are kept to the minimum possible.
- Use an impedance calculator to determine the trace width and spacing required for the specific board stack-up being used; keeping in mind that the target is a 90  $\Omega$  differential impedance. For the board stack-up parameters referred to in Chapter 3, 7.5-mil traces with 7.5-mil spacing results in approximately 90  $\Omega$  differential trace impedance.
- Minimize the length of high-speed clock and periodic signal traces that run parallel to highspeed USB signal lines, to minimize crosstalk. The minimum suggested spacing to clock signals is 50 mils.
- Based on simulation data, use 20-mil minimum spacing between high-speed USB signal pairs and other signal traces for optimal signal quality. This helps to prevent crosstalk.


## Figure 10-27. Recommended USB Trace Spacing



## 10.7.1.3 USBRBIAS/USBRBIAS# Connection

It is recommended that the USBRBIAS and the USBRBIAS# pins be shorted at the package and then routed to one end of a 22.6  $\Omega \pm 1\%$  resistor to ground. Place the resistor within 500 mils of the ICH5. Avoid routing next to clock pins.

#### Figure 10-28. USBRBIAS/USBRBIAS# Connection



### Table 10-11. USBRBIAS/USBRBIAS# Routing Summary

Trace	USBRBIAS/ USBRBIAS#	Maximum Trace	Signal Length	Signal
Impedance	Routing Requirements	Length	Matching	Referencing
60 Ω ± 15%	NA	500 mils	NA	NA



## 10.7.1.4 USB 2.0 Termination

A common-mode choke may be used to terminate the USB 2.0 bus. Place the common-mode choke as close as possible to the connector pins. See Section 10.7.4 for details.

## 10.7.1.5 USB 2.0 Trace Length Pair Matching

USB 2.0 signal pair traces should be trace length matched. Maximum trace length mismatch between USB 2.0 signal pair should be no greater that 150 mils.

## 10.7.1.6 USB 2.0 Trace Length Guidelines

Use the following trace length guidelines.

#### Table 10-12. USB 2.0 Trace Length Preliminary Guidelines (with Common-Mode Choke)

Topology	USB 2.0 Routing Requirements/ Trace Impedance	Cable Length	Motherboard Trace Length	Card Trace Length	Maximum Total Length	Signal Referencing	Signal Matching
Back Panel	7.5 on 7.5 / 90 $\Omega \pm 15\%$ differential	NA	17 inches	NA	17 inches		
CNR	7.5 on 7.5 / 90 $\Omega \pm 15\%$ differential	NA	8 inches	6 inches	14 inches		The max mismatch between data pairs
		9	6	2	17	Ground	should not
	7.5 on 7.5 /	10.5	5	2	17.5		be greater than
Front Panel	90 $\Omega \pm 15\%$ differential	12	4	2	18		150 mils
		13.5	3	2	18.5		
		15	2	2	19		

#### NOTES:

1. These lengths are based on simulation results and may be updated in the future.

2. All lengths are based on using a common-mode choke (see Section 10.7.4.1 for details on common-mode choke).

3. Numbers in Table 10-12 are based on the following simulation assumptions:

a. CNR configuration: max 6 inches trace on add-on card.

b. An approximate 1:1 trade-off can be assumed for Motherboard Trace Length vs. Daughter card Trace Length (e.g., trade 1 inch of Daughter card for 1 inch of Motherboard Trace Lengths).

4. Routing guidelines are based on the stack-up assumptions in Chapter 3.

5. Numbers in Table 10-12 are based on the following simulation assumptions:

a. Trace length on front panel connector card assumed a max of 2 inches.

b. USB twisted-pair shielded cable as specified in USB 2.0 Specification was used.

6. For front panel solutions signal matching is considered from the ICH5 to the front panel header.

## 10.7.2 Plane Splits, Voids, and Cut-Outs (Anti-Etch)

The following guidelines apply to the use of plane splits voids and cut-outs.

## 10.7.2.1 VCC Plane Splits, Voids, and Cut-Outs (Anti-Etch)

Use the following guidelines for the VCC plane.

- Traces should not cross anti-etch, for it greatly increases the return path for those signal traces. This applies to USB 2.0 signals, high-speed clocks, and signal traces as well as slower signal traces which might be coupling to them. USB signaling is not purely differential in all speeds (i.e., the full-speed, single-ended zero is common mode).
- Avoid routing of USB 2.0 signals 25-mils of any anti-etch to avoid coupling to the next split or radiating from the edge of the PCB.

When breaking signals out from packages, it is sometimes very difficult to avoid crossing plane splits or changing signal layers, particularly in today's motherboard environment that uses several different voltage planes. Changing signal layers is preferable to crossing plane splits if a choice has to be made between one or the other.

If crossing a plane split is completely unavoidable, proper placement of stitching capacitors can minimize the adverse effects on EMI and signal quality performance caused by crossing the split. Stitching capacitors are small-valued capacitors (1  $\mu$ F or lower in value) that bridge voltage plane splits close to where High-speed signals or clocks cross the plane split. The capacitor ends should tie to each plane separated by the split. They are also used to bridge, or bypass, power and ground planes close to where a high-speed signal changes layers. As an example of bridging plane splits, a plane split that separates VCC5 and VCC3\_3 planes should have a stitching capacitor placed near any high-speed signal crossing. One side of the capacitor should tie to VCC5 and the other side should tie to VCC3\_3. Stitching capacitors provide a high frequency current return path across plane splits. They minimize the impedance discontinuity and current loop area that crossing a plane split creates.

## 10.7.2.2 GND Plane Splits, Voids, and Cut-Outs (Anti-Etch)


Avoid anti-etch on the GND plane.

## 10.7.3 USB Power Line Layout Topology

The following is a suggested topology for power distribution of Vbus to USB ports. Circuits of this type provide two types of protection during dynamic attach and detach situations on the bus: inrush current limiting (droop) and dynamic detach flyback protection. These two different situations require both bulk capacitance (droop) and filtering capacitance (for dynamic detach flyback voltage filtering). It is important to minimize the inductance and resistance between the coupling capacitors and the USB ports. That is, capacitors should be placed as close as possible to the port and the power-carrying traces should be as wide as possible, preferably, a plane. A good "rule-of-thumb" is to make the power-carrying traces wide enough that the system fuse will blow on an over current event. If the system fuse is rated at 1 amp, the power-carrying traces should be wide enough to carry at least 1.5 A.








## 10.7.4 EMI Considerations

The following guidelines apply to the selection and placement of common mode chokes and ESD protection devices.

## 10.7.4.1 Common-Mode Chokes

Testing has shown that common-mode chokes can provide required noise attenuation. A design should include a common-mode choke footprint to provide a stuffing option **in the event** the choke is needed to pass EMI testing. Figure 10-30 shows the schematic of a typical common-mode choke and ESD suppression components. The choke should be placed as close as possible to the USB connector signal pins. In systems that route USB to a front panel header the choke should be placed on the front panel card. See Chapter 10.7.6.3.





Common mode chokes distort full-speed and high-speed signal quality. As the common mode impedance increases, the distortion will increase, so you should test the effects of the common mode choke on full speed and high-speed signal quality. Common-mode chokes with a target impedance of 80  $\Omega$  to 90  $\Omega$  at 100 MHz generally provide adequate noise attenuation.



Finding a common-mode choke that meets the designer's needs is a two-step process:

- A part must be chosen with the impedance value that provides the required noise attenuation. This is a function of the electrical and mechanical characteristics of the part chosen and the frequency and strength of the noise present on the USB traces that you are trying to suppress.
- Once a part provides passing EMI results, the second step is to test the effect this part has on signal quality. Higher impedance common-mode chokes generally have a greater damaging effect on signal quality, so care must be used when increasing the impedance without doing thorough testing. Thorough testing means that the signal quality must be checked for low-speed, full-speed, and high-speed USB operation.
- *Note:* Further common-mode choke information can be found on the high-speed USB Platform Design Guides available at www.usb.org/developers/docs.html.

## 10.7.5 ESD

Classic USB (1.0/1.1) provided ESD suppression using inline ferrites and capacitors that formed a low pass filter. This technique does not work for USB 2.0 due to the much higher signal rate of high-speed data. A device that has been tested successfully is based on spark gap technology. Proper placement of any ESD protection device is on the data lines between the common-mode choke and the USB connector data pins as shown in Figure 10-30. Other types of low-capacitance ESD protection devices may work as well but were not investigated. As with the common mode choke solution, it is recommended to include footprints for some type of ESD protection device as a stuffing option in case it is needed to pass ESD testing.

*Note:* Further ESD information can be found on the high-speed USB Platform Design Guides available at www.usb.org/developers/docs.html.

## 10.7.6 Front Panel Solutions

## 10.7.6.1 Internal USB Cables

The front panel internal cable solution must meet all the requirements of Chapter 6 of the *USB 2.0 Specification* for High/Full-speed cabling for each port with the exceptions described in Cable Option 2. For more information refer to the FPIO design guideline available at:

http://www.formfactors.org/developer/fpio\_design\_guideline.pdf.

#### 10.7.6.1.1 Internal Cable Option 1

Use standard high-speed/full-speed compatible USB cables. These must meet all cabling requirements called out in Chapter 6 of the USB 2.0 Specification. Recommended motherboard mating connector pin-out is covered in detail later in this document.

# int<sub>el</sub>®

## 10.7.6.1.2 Internal Cable Option 2

Use custom cables that meet all of the requirements of Chapter 6 of the USB 2.0 Specification with the following additions/exceptions:

- 1. They can share a common jacket, shield, and drain wire.
- 2. Two ports with signal pairs that share a common jacket may combine Vbus and ground wires into a single wire provided the following conditions are met:
  - a. The bypass capacitance required by Section 7.2.4.1 of the *USB 2.0 Specification* is physically located near the power and ground pins of the USB connectors. This is easiest to achieve by mounting the front panel USB connectors and the bypass capacitance on a small PCB (daughter card). Refer to the front panel daughter card referenced later for details.
  - b. Selecting proper wire size: A general rule for replacing two power or ground wires with a single wire is to choose a wire size from Table 6-6 in Section 6.6.3 of the *USB 2.0 Specification* that has equal or less than one-half the resistance of either of the two wires being combined. The data is provided for reference in Table 10-13.

## Table 10-13. Conductor Resistance (Table 6-6 from USB 2.0 Specification)

American Wire Gauge (AWG)	Ohm / 100 Meters Maximum
28	23.20
26	14.60
24	9.09
22	5.74
20	3.58

Example: Two 24-gauge (AWG) power or ground wires can be replaced with one 20-gauge wire.

Proper wire gauge selection is important to meet the voltage drop and droop requirements called out in the USB 2.0 Specification at the USB connectors as well as at the stake pins on the PCB.

Placing the capacitance near the USB connectors for cables that share power and ground conductors is required to ensure the system passes droop requirements. Cables that provide individual power and ground conductors for each port can usually meet droop requirements by providing adequate capacitance near the motherboard mating connector since droop is actually an effect felt by adjacent ports due to switching transients on the aggressor port. In the separate conductor case, all transients will be seen/dampened by the capacitance at the motherboard mating connector before they can cause problems with the adjacent port sharing the same cable. See Sections 7.2.2 and 7.2.4.1 of the USB 2.0 Specification for more details.

Cables that contain more than two signal pairs are not recommended due to unpredictable impedance characteristics.

## 10.7.6.2 Motherboard/PCB Mating Connector

Proper selection of a motherboard mating connector for front panel USB support is important to ensure signal quality is not adversely affected due to a poor connector interface. The cable and PCB mating connector must also pass the TDR requirements listed in the *USB 2.0 Specification*.




#### 10.7.6.2.3 Pinout

A ten pin, 0.1-inch pitch stake pin assembly is recommended with the pinout listed in Table 10-14 and schematic shown in Figure 10-19.

#### Table 10-14. Front Panel Header Pinout

Pin	Description
1	VCC
2	VCC
3	dm1
4	dm2
5	dp1
6	dp2
7	VSS
8	VSS
9	key
10	No connect or over-current sense

#### Figure 10-31. Front Panel Header Schematic



It is highly recommended that the fuse element (thermistor) for the front panel header be included on the motherboard to protect the motherboard from damage for the following reasons:

- This protects the motherboard from damage in the case where an un-fused front panel cable solution is used.
- It also provides protection from damage if an un-keyed cable is inadvertently plugged onto the front panel USB connector.
- It provides protection to the motherboard in the case where the front panel cable is cut or damaged during assembly or manufacturing resulting in a short between VBUS and ground.

#### 10.7.6.2.4 Routing Considerations

- Traces or surface shapes from VCC to the thermistor, to C<sub>BYPASS</sub> and to the connector power and ground pins should be at least 50 mils wide to ensure adequate current carrying capability.
- There should be double vias on power and ground nets and the trace lengths should be kept as short as possible.


# intel

## 10.7.6.3 Front Panel Connector Card

The best way to provide front or side panel support for USB is to use a daughter card and cable assembly. This allows the placement of the EMI/ESD suppression components right at the USB connector where they will be the most effective. Figure 10-20 shows the major components associated with a typical front/side panel USB solution that uses a front panel connector card. For more information, refer to the FPIO design guideline available at:

http://www.formfactors.org/developer/fpio\_design\_guideline.pdf\_

### Figure 10-32. Motherboard Front Panel USB Support



When designing the motherboard with front/side panel support, the system integrator should know which type of cable assembly will be used. If the system integrator plans to use a connector card, ensure that there are not duplicate EMI/ESD/thermistor components placed on the motherboard, as this will usually cause drop/droop and signal quality degradation or failure.

### 10.7.6.3.5 Front Panel Daughter Card Design Guidelines

- Place the VBUS bypass capacitance, CMC, and ESD suppression components on the daughter card as close as possible to the connector pins.
- Follow the same layout, routing, and impedance control guidelines as specified for motherboards.
- Minimize the trace length on the front panel connector card. Less than 2-inch trace length is recommended.
- Use the same mating connector pin-out as outlined for the motherboard in Chapter 10.7.6.2.
- Use the same routing guidelines as described in Chapter 10.7.1.
- Trace length guidelines are given in Table 10-12.

## 10.8 Interrupt Interface

The interrupt capabilities of the ICH5 platform maintain the support for up to eight PCI interrupt pins and PCI 2.3 Message-Based Interrupts. In addition, the ICH5 supports FSB interrupt delivery.

## 10.8.1 PIRQ Routing Example

Table 10-15 shows how the ICH5 uses the PCI IRQ when the I/O APIC is active.

No	IOAPIC INTIN PIN	Function in Intel <sup>®</sup> ICH5 using the PCI IRQ in I/O APIC
1	IOAPIC INTIN PIN 16 (PIRQA)	USB UHCI Controller #1; USB UHCI Controller #4
2	IOAPIC INTIN PIN 17 (PIRQB)	AC '97 Audio and Modem; option for SMBus
3	IOAPIC INTIN PIN 18 (PIRQC)	USB UHCI Controller #3; SATA/IDE Native Mode
4	IOAPIC INTIN PIN 19 (PIRQD)	USB UHCI Controller #2
5	IOAPIC INTIN PIN 20 (PIRQE)	Internal LAN; option for SCI, TCO, HPET #0,1,2
6	IOAPIC INTIN PIN 21 (PIRQF)	Option for SCI, TCO, HPET #0,1,2
7	IOAPIC INTIN PIN 22 (PIRQG)	Option for SCI, TCO, HPET #0,1,2
8	IOAPIC INTIN PIN 23 (PIRQH)	USB EHCI Controller, Option for SCI, TCO, HPET #0,1,2

### Table 10-15. I/O APIC Interrupt Inputs 16 thru 23 Usage

Due to different system configurations, IRQ line routing to the PCI slots ("swizzling") should be made to minimize the sharing of interrupts between both internal ICH5 functions and PCI functions. Figure 10-33 shows an example of IRQ line routing to the PCI slots (note: it is not necessarily an optimal routing scheme; an optimal scheme depends on individual system PCI IRQ usage).

### Figure 10-33. Example PIRQ Routing




Figure 10-33 is an example. It is up to the board designer to route these signals in a way that will prove the most efficient for their particular system. A PCI slot can be routed to share interrupts with any of the ICH5's internal device/functions (but at a higher latency cost).


# intel®

## 10.9 SMBus 2.0/SMLink Interface

The SMBus interface on the ICH5 uses two signals (SMBCLK and SMBDATA) to send and receive data from components residing on the bus. These signals are used by the SMBus Host, SMBus Slave, and TCO Controllers. These controllers reside inside the ICH5.

The ICH5 incorporates a SMLink interface, through SMLINK[1:0], supporting ASF Management. The SMLink is a dedicated bus between the ICH5 LAN controller and the integrated ASF Management controller. If the integrated ASF controller is disabled, an external microcontroller, such as a Baseboard Management Controller (BMC), may communicate with the ICH5 LAN controller via SMLink and to the TCO logic through the Host SMBus signals. This also allows an external LAN controller to receive TCO messages on the SMBus if the integrated LAN controller is not enabled.

- *Note:* In previous ICHx products a BMC communicated to the internal TCO logic through the SMLink signals. However, to have TCO connectivity on ICH5 platforms, the BMC must be connected to the SMBus signals of the ICH5. TCO connectivity is no longer routed internally through the SMLink.
- *Note:* The requirement to tie both SMLink and SMBus signals externally is not needed, as slave functionality is available on the SMBus pins.



## Figure 10-34. SMBUS 2.0/SMLink Interface

## **10.9.1 SMBus Design Considerations**

There is not a single SMBus design solution that will work for all platforms. One must consider the total bus capacitance and device capabilities when designing SMBus segments. Routing SMBus to the PCI slots makes the design process even more challenging since they add so much capacitance to the bus. This extra capacitance has a large affect on the bus time constant which in turn affects the bus rise and fall times.

Primary considerations in the design process are:

- Device class (High/Low power). Most designs use primarily High Power Devices.
- Are there devices that must run in S3?
- Amount of VCC\_SUSPEND current available (i.e., minimizing load of VCC\_SUSPEND).



## 10.9.2 General Design Issues / Notes


Regardless of the architecture used, there are some general considerations:

- The pull-up resistor size for the SMBus data and clock signals is dependent on the bus load (this includes all device leakage currents). Generally the SMBus device that can sink the least amount of current is the limiting agent on how small the resistor can be. The pull-up resistor can not be made so large that the bus time constant (Resistance X Capacitance) does not meet the SMBus rise and time specification.
- The maximum bus capacitance that a physical segment can reach is 400 pF.
- SMBus devices that can operate in STR must be powered by the VCC\_SUSPEND supply.
- It is recommended that I<sup>2</sup>C devices be powered by the VCC\_CORE supply. During an SMBus transaction in which the device is sending information to the ICH5, the device may not release the SMBus if the ICH5 receives an asynchronous reset. VCC\_CORE is used to allow BIOS to reset the device if necessary. SMBus 2.0-compliant devices have a timeout capability which makes them insusceptible to this I<sup>2</sup>C issue, allowing flexibility in choosing a voltage supply.
- If SMBus is connected to PCI it must be connected to all PCI slots.

## 10.9.3 High-Power/Low-Power Mixed Architecture

This design allows for current isolation of high and low current devices while also allowing SMBus devices to communicate while in S3. VCC\_SUSPEND leakage is minimized by keeping non-essential devices on the core supply. This is accomplished by the use of a "FET" to isolate the devices powered by the core and suspend supplies (see Figure 10-35).

#### Figure 10-35. High Power/Low Power Mixed VCC\_SUSPEND/ VCC\_CORE\_ Architecture



Added Considerations for Mixed Architecture:

- The bus switch must be powered by VCC\_SUSPEND.
- Devices that are powered by the VCC\_SUSPEND well must not drive into other devices that are powered off. This is accomplished with the "bus switch."
- The bus bridge can be a device like the Phillips PCA9515.

# intel

## **10.9.4 Calculating The Physical Segment Pull-Up Resistor**

The following tables are provided as a reference for calculating the value of the pull-up resistor that may be used for a physical bus segment. If any physical bus segment exceeds 400 pF, then a bus bridge device like the Phillips PCA9515 must be used to separate the physical segment into two segments that individually have a bus capacitance less than 400 pF.

### Table 10-16. Bus Capacitance Reference Chart

Device	No. of Devices/ Trace Length	Capacitance Includes	Cap (pF)
Intel <sup>®</sup> ICH5	1	Pin Capacitance	12
CK409	1	Pin Capacitance	10
DIMMS	2	Pin Capacitance (10 pF) + 1 inch worth of trace capacitance (2 pF/inch) per DIMM and 2 pF connector capacitance per DIMM.	28
	3		42
	2	Each PCI add-in card is allowed up to 40 pF + 3 pF per each connector.	86
	3		129
PCI Slots	4		172
	5		215
	6		258
SMBus	=24	2 pF per inch of trace length	48
Trace Length in	=36		72
inches	=48		96
CNR	1	Pin Capacitance (10 pF) + 6 inch worth of trace capacitance (2 pF/inch) and 2 pF connector capacitance	24

### Table 10-17. Bus Capacitance/Pull-Up Resistor Relationship

Physical Bus Segment Capacitance	Pull-Up Range (For VCC = 3.3 V
0 to 100 pF	8.2 k $\Omega$ to 1.2 k $\Omega$
100 to 200 pF	4.7 k $\Omega$ to 1.2 k $\Omega$
200 to 300 pF	3.3 k $\Omega$ to 1.2 k $\Omega$
300 to 400 pF	2.2 k $\Omega$ to 1.2 k $\Omega$

## 10.10 PCI


The ICH5 provides a PCI Bus interface that is compliant with the PCI Local Bus Specification, Revision 2.3. The implementation is optimized for high-performance data streaming when the ICH5 is acting as either the target or the initiator on the PCI bus. For more information on the PCI Bus interface, refer to the *PCI Local Bus Specification, Revision 2.3*.

The ICH5 supports six PCI Bus masters (excluding the ICH5), by providing six REQ#/GNT# pairs. In addition, the ICH5 supports two PC/PCI REQ#/GNT# pairs, one of which is multiplexed with a PCI REQ#/GNT# pair.

## 10.10.1 PCI Routing Summary


The following represents a summary of the routing guidelines for the PCI Slots. Simulations assume that PCI cards follow the *PCI Local Bus Specification, Revision 2.3* trace length guidelines.

### Figure 10-36. PCI Bus Layout Example



*Note:* If a CNR connector is placed on the platform, it will share a slot space with one of the PCI slots; however, it will not take away from the slot functionality unless the CNR slot is occupied by a CNR card.

### Figure 10-37. PCI Bus Layout Example with IDSEL



## Table 10-18. PCI Data Signals Routing Summary


Trace Impedance	PCI Routing	Topology	Maximum Trace Length					
	Requirements		L1	L2	L3	L4	L5	L6
60 Ω ± 15%	5 on 7 (Based on stack-up described in Chapter 3).	2 Slots W1=W2= 0.5 inches, R_IDSEL = 300 to 900 Ω	5 to 10 inches	1.0 inches	N/A	N/A	N/A	N/A
		3 Slots W1=W2= 0.5 inches, R_IDSEL = 300 to 900 Ω	5 to 10 inches	1.0 inches	1.0 inches	N/A	N/A	N/A
		4 Slots W1=W2= 0.5 inches, R_IDSEL = 300 to 900 Ω	5 to 10 inches	1.0 inches	1.0 inches	1.0 inches	N/A	N/A
		5 Slots W1=W2= 0.5 inches, R_IDSEL = 300 to 900 Ω	5 to 8 inches	1.0 inches	1.0 inches	1.0 inches	1.0 inches	N/A
		6 Slots W1=W2= 0.5 inches, R_IDSEL = 300 to 900 Ω	5 to 7 inches	1.0 inches	1.0 inches	1.0 inches	1.0 inches	1.0 inches

## 10.11 RTC

The ICH5 contains a real time clock (RTC) with 256 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping date and time and storing system data in its RAM when the system is powered down.

The ICH5 uses a crystal circuit to generate a low-swing 32 kHz input sine wave. This input is amplified and driven back to the crystal circuit via the RTCX2 signal. Internal to the ICH5, the RTCX1 signal is amplified to drive internal logic as well as generate a free running full swing clock output for system use. This output ball of the ICH5 is called SUSCLK. This is illustrated in Figure 10-38.


### Figure 10-38. RTCX1 and SUSCLK Relationship in Intel<sup>®</sup> ICH5



For further information on the RTC, refer to Application Note *AP-728, ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions*. This application note is valid for ICH5.

Even if the ICH5 internal RTC is not used, it is still necessary to supply a clock input to RTCX1 of the ICH5 because other signals are gated off that clock in suspend modes. However, in this case, the frequency accuracy (32.768 kHz) of the clock inputs is not critical; a cheap crystal can be used or a single clock input can be driven into RTCX1 with RTCX2 left as no connect; Figure 10-39 illustrates the connection.

### Figure 10-39. External Circuitry for the Intel<sup>®</sup> ICH5 Where the Internal RTC Is Not Used



*Note:* Although this is a not a validated solution on ICH5, note that the peak-to-peak swing on RTCX1 can not exceed 700 mV or swing below 300 mV.


# intel

## 10.11.1 RTC Crystal

The ICH5 RTC module requires an external oscillating source of 32.768 kHz connected on the RTCX1 and RTCX2 balls. Figure 10-40 shows the external circuitry that comprises the oscillator of the ICH5 RTC.

*Note:* The VBIAS ball was used in ICH4 to provide a reference voltage for the oscillator and buffer circuitry. This functionality is integrated in the ICH5. The VBIAS ball was removed from ICH5.

#### Figure 10-40. External Circuitry for the Intel<sup>®</sup> ICH5 RTC



#### NOTES:

- 1. The exact capacitor values for C1 and C2 must be based on the crystal maker recommendations. Typical values for C1 and C2 are 18 pF, based on crystal load of 12.5 pF.
- 2. Reference designators are arbitrarily assigned.
- 3. 3.3 V Sus is active whenever the system is plugged in.
- 4. Vbatt is voltage provided by the battery.
- 5. VCCRTC, RTCX1, and RTCX2 are ICH5 pins.
- 6. VCCRTC powers the ICH5 RTC well.
- 7. RTCX1 is the input to the internal oscillator.
- 8. RTCX2 is the feedback for the external crystal.

#### Table 10-19. RTC Routing Summary

Trace Impedance	RTC Routing Requirements	Maximum Trace Length To Crystal	Signal Length Matching	R1, R2, C1, and C2 tolerances	Signal Referencing
60 Ω ± 15%	5-mil trace width (results in ~2 pF per inch)	1 inch	N/A	R1 = 10 M $\Omega \pm 5\%$ C1 = C2 = (NPO class) See Section 10.11.2 for calculating a specific capacitance value for C1 and C2	Ground

## 10.11.2 External Capacitors

To maintain the RTC accuracy, the external capacitor values  $C_1$  and  $C_2$  should be chosen to provide the manufacturer's specified load capacitance ( $C_{load}$ ) for the crystal when combined with the parasitic capacitance of the trace, socket (if used), and package. The following equation can be used to choose the external capacitance values:

$$C_{load} = [(C_1 + C_{in1} + C_{trace1})^*(C_2 + C_{in2} + C_{trace2})] / [(C_1 + C_{in1} + C_{trace1} + C_2 + C_{in2} + C_{trace2})] + C_{parasitic}$$

#### Where:

- C<sub>load</sub> = Crystal's load capacitance. This value can be obtained from the Crystal specification.
- Cin1, Cin2 = input capacitances at RTCX1, RTCX2 balls of the ICH5. These values can be obtained in the ICH5 datasheet.
- $C_{trace1}$ ,  $C_{trace2}$  = Trace length capacitances measured from Crystal terminals to RTCX1, RTCX2 balls. These values depend on the characteristics of board material, the width of signal traces and the length of the traces. A typical value, based on a 5 mil wide trace and a  $\frac{1}{2}$  ounce copper pour, is approximately equal to:  $C_{trace}$  = trace length \* 2 pF/inch
- C<sub>parasitic</sub> = Crystal's parasitic capacitance. This capacitance is created by the exist of 2 electrode plates and the dielectric constant of the crystal blank inside the Crystal part. Refer to the crystal's specification to obtain this value.

Ideally, C1, C2 can be chosen such that C1 = C2. Using the equation of  $C_{load}$  above, the value of C1, C2 can be calculated to give the best accuracy (closest to 32.768 kHz) of the RTC circuit at room temperature. However, C2 can be chosen such that C2 > C1. Then C1 can be trimmed to obtain the 32.768 kHz.

In certain conditions, both  $C_1$ ,  $C_2$  values can be shifted away from the **theoretical values** (calculated values from the above equation) to obtain the closest oscillation frequency to 32.768 kHz. When  $C_1$ ,  $C_2$  value are smaller then the theoretical values, the RTC oscillation frequency will be higher.

The following example illustrates the use of the practical values  $C_1$ ,  $C_2$  in the case that theoretical values can not guarantee the accuracy of the RTC in low temperature condition:

#### **Example:**

According to a required 12 pF load capacitance of a typical crystal that is used with the ICH5, the calculated values of  $C_1 = C_2$  is 10 pF at room temperature (25 °C) to yield an 32.768 kHz oscillation.

At 0  $^{\circ}$ C the frequency stability of crystal gives –23 ppm (assumed that the circuit has 0 ppm at 25  $^{\circ}$ C). This makes the RTC circuit oscillate at 32.767246 kHz instead of 32.768 kHz.

If the values of  $C_1$ ,  $C_2$  are chosen to be 6.8 pF instead of 10 pF. This will make the RTC oscillate at higher frequency at room temperature (+23 ppm) but this configuration of  $C_1 / C_2$  makes the circuit oscillate closer to 32.768 kHz at 0 °C. The 6.8 pF value of C1 and 2 is the **practical value**.

*Note:* The temperature dependency of crystal frequency is parabolic relationship (ppm / degree square). The effect of changing the crystal's frequency when operating at 0 °C (25 °C below room temperature) is the same when operating at 50 °C (25 °C above room temperature). See crystal datasheet for more details.

# intel®

## 10.11.3 RTC Layout Considerations

Since the RTC circuit is very sensitive and requires high accurate oscillation, reasonable care must be taken during layout and routing RTC circuit. Some recommendations are:

- Reduce trace capacitance by minimizing the RTC trace length. ICH5 recommends a trace length less than 1 inch on each branch (from crystal's terminal to RTCXn ball). Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances. Trace capacitance depends on the trace width and dielectric constant of board's material. On FR-4, a 5-mil trace has approximately 2 pF per inch.
- Trace signal coupling must be importantly reduced, by avoiding routing of adjacent PCI signals close to RTCX1 and RTCX2.
- Ground guard plane is highly recommended.
- The oscillator VCC should be clean; use a filter, such as an RC low-pass, or a ferrite inductor.

## 10.11.4 RTC External Battery Connection

The RTC requires an external battery connection to maintain its functionality and its RAM while the ICH5 is not powered by the system.


Example batteries are: Duracell 2032, 2025, or 2016 (or equivalent), which can give many years of operation. Batteries are rated by storage capacity. The battery life can be calculated by dividing the capacity by the average current required. For example, if the battery storage capacity is 170 mAh (assumed usable) and the average current required is 5  $\mu$ A, the battery life will be at least:

170,000  $\mu$ Ah / 5  $\mu$ A = 34,000 h = 3.3 years

The voltage of the battery can affect the RTC accuracy. In general, when the battery voltage decays, the RTC accuracy also decreases.

The battery must be connected to the ICH5 via an isolation Schottky diode circuit. The Schottky diode circuit allows the ICH5 RTC-well to be powered by the battery when the system power is not available, but by the system power when it is available. To do this, the diodes are set to be reverse biased when the system power is not available. Figure 10-41 is an example of a diode circuit that is used.

### Figure 10-41. A Diode Circuit to Connect RTC External Battery






A standby power supply should be used in a desktop system to provide continuous power to the RTC when available, which will significantly increase the RTC battery life and thereby the RTC accuracy.

## 10.11.5 RTC External RTCRST# Circuit

### Figure 10-42. RTCRST# External Circuit for the Intel<sup>®</sup> ICH5 RTC



The ICH5 RTC requires some additional external circuitry. The RTCRST# signal is used to reset the RTC well. The external capacitor and the external resistor between RTCRST# and the RTC battery (VBAT) were selected to create a RC time delay, such that RTCRST# will go high some time after the battery voltage is valid. The RC time delay should be in the range of 18 ms – 25 ms. When RTCRST# is asserted, bit 2 (RTC\_PWR\_STS) in the GEN\_PMCON\_3 (General PM Configuration 3) register is set to 1, and remains set until software clears it. As a result of this, when the system boots, the BIOS knows that the RTC battery has been removed.

The RTCRST# signal may also be used to detect a low battery voltage. RTCRST# will be asserted during a power up from G3 state if the battery voltage is below 2 V. This will set the RTC\_PWR\_STS bit as described above. If desired, BIOS may request that the user replace the battery.

This RTCRST# circuit is combined with the diode circuit (shown in Figure 10-41) whose purpose is to allow the RTC well to be powered by the battery when the system power is not available. Figure 10-42 is an example of this circuitry that is used in conjunction with the external diode circuit.

# intel®

## 10.11.6 SUSCLK

SUSCLK is a square waveform signal output from the RTC oscillation circuit. Depending on the quality of the oscillation signal on RTCX1 (largest voltage swing), SUSCLK duty cycle can be between 30 - 70%.

If the SUSCLK duty cycle is beyond 30 - 70% range, it indicates a poor oscillation signal on RTCX1 and RTCX2.

SUSCLK can be probed directly using normal probe (50  $\Omega$  input impedance probe) and it is an appropriate signal to check the RTC frequency to determine the accuracy of the ICH5's RTC Clock (see *AP-728, Intel*® *ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions* for further details).

## 10.11.7 RTC-Well Input Strap Requirements

All RTC-well inputs (RSMRST#, RTCRST#, INTRUDER#) must be either pulled up to VCCRTC or pulled down to ground while in G3 state. RTCRST# when configured as shown in Figure 10-42 meets this requirement. RSMRST# should have a weak external pull-down to ground and INTRUDER# should have a weak external pull-up to VCCRTC. This will prevent these nodes from floating in G3, and correspondingly will prevent ICCRTC leakage that can cause excessive coin-cell drain. The PWROK input signal should also be configured with an external weak pull-down.

## **10.12** Internal LAN Layout Guidelines

The ICH5 provides several options for LAN capability. The platform supports several components depending upon the target market. Available LAN components include the 82547EI Gigabit Ethernet Controller (GbE), the Intel 82540EM GbE Controller, Intel 82551QM Fast Ethernet Controller, 82562EZ/ET and 82562EX/EM Platform LAN Connect (PLC) components.

*Note:* Although the Intel<sup>®</sup> 82547EI GbE Controller is a possible LAN solution in an ICH5 platform, this LAN device interfaces through the CSA port. See Chapter 9, "CSA Port".

### Table 10-20. LAN Component Connections/Features

LAN Component	Interface To Intel <sup>®</sup> ICH5	Connection	Features
Intel® 82547EI (196 BGA)	N/A	GbE (1000BASE-T) with Alert Standard Format (ASF) alerting	GbE, ASF 2.0 alerting, CSA Port
Intel <sup>®</sup> 82540EM (196 BGA)	PCI	GbE (1000BASE-T) with Alert Standard Format (ASF) alerting	GbE, ASF 1.0 alerting, PCI 2.2 compatible
Intel <sup>®</sup> 82551QM (196 BGA)	PCI	Performance 10/100 Ethernet with ASF alerting	Ethernet 10/100 connection, ASF 1.0 alerting, PCI 2.2 compatible
Intel <sup>®</sup> 82562EM (48 Pin SSOP) Intel <sup>®</sup> 82562EX (196 BGA)	LCI	10/100 Ethernet with ASF alerting	Ethernet 10/100 connection, ASF 1.0 alerting
Intel <sup>®</sup> 82562ET (48 Pin SSOP) Intel <sup>®</sup> 82562EZ (196 BGA)	LCI	Basic 10/100 Ethernet	Ethernet 10/100 connection

NOTE: The 82547EI, 82540EM, 82551QM, and 82562EX/EZ PLC devices are all footprint compatible. See Section 10.12.1

Which LAN component to use on the ICH5 platform will depend on the end-user's need for connection speed, manageability needs, and bus connection type. In addition, footprint compatible packages make it possible to design a platform that can use any of the LAN components without the need for a motherboard redesign.

## 10.12.1 Footprint Compatibility


The 82547EI and 82540EM Gigabit Ethernet Controllers, 82551QM Fast Ethernet Controller, and 82562EX/EZ PLC devices are all manufactured in a footprint compatible15 mm x 15 mm (1 mm pitch), 196-ball grid array package. Many of the critical signal pin locations on the 82547EI, 82540EM, 82551QM, and 82562EX/82562EZ are identical, allowing designers to create a single design that accommodates any one of these parts. Because the usage of some pins on the 82547EI and 82540EM differ from the usage on the 82551QM or the 82562EX/82562EZ, the parts are not referred to as "pin compatible." The term "footprint compatible" refers to the fact that the parts share the same package size, same number and pattern of pins, and layout of signals that allow for the flexible, cost effective, multipurpose design.

For those customers who are interested in dual footprint design for LAN on motherboard (LOM) with either 82547EI and 82562EZ(EX), 82540EM and 82562EZ(EX) or 82540EM and 82551QM, refer to the 82547EI/82562EZ(EX) Dual Footprint Design Guide.



Design guidelines are provided for each required interface and connection. Refer to Figure 10-43 and Table 10-21 for the corresponding section of the design guide. The guidelines use the Intel<sup>®</sup> 82562EZ to refer to both the 82562EZ and 82562EX. The 82562EX is specified in those cases where there is a difference.





**NOTE:** 82562EZ/EX PLC component, 82551 QM Fast Ethernet controller, and 82540EM GbE controller are footprint compatible with each other.

#### Table 10-21. LAN Design Guide Section Reference

Layout Section	Interface	Design Guide Section
Intel <sup>®</sup> 82562EZ/EX	LCI	Section 10.12.2, "Intel® ICH5 – LAN Connect Interface Guidelines through Section 10.12.4, "Intel® 82562EZ/EX Disable Guidelines
Intel <sup>®</sup> 82551QM	PCI	Section 10.12.5, "Design and Layout Considerations for Intel®
Intel <sup>®</sup> 82540EM		82540EM GbE Controller and Intel® 82551 QM Fast Ethernet Controller
Intel <sup>®</sup> 82547EI	CSA	See Chapter 9, "Intel® 82547EI GbE Controller Layout Considerations"



## 10.12.2 Intel<sup>®</sup> ICH5 – LAN Connect Interface Guidelines

This section contains guidelines on how to implement a Platform LAN Connect device on a system motherboard or on a CNR riser card. It should not be treated as a specification and the system designer must ensure through simulations or other techniques that the system meets the specified timings. Special care must be given to matching the LAN\_CLK traces to those of the other signals, as shown below. The following are guidelines for the ICH5 LAN Connect Interface. The following signal lines are used on this interface:

- LAN\_CLK
- LAN\_RSTSYNC
- LAN\_RXD[2:0]
- LAN\_TXD[2:0]

This interface supports 82562EZ/ET and 82562EX/EM components. Signal lines LAN\_CLK, LAN\_RSTSYNC, LAN\_RXD[0], and LAN\_TXD[0] are shared by all components.

## 10.12.2.1 Bus Topologies


The Platform LAN Connect Interface can be configured in several topologies:

- Direct point-to-point connection between the ICH5 and the LAN component
- LOM/CNR Implementation

#### 10.12.2.1.6 LOM (LAN On Motherboard) or CNR Point-to-Point Interconnect

The following are guidelines for a single solution motherboard. Either 82562EZ/ET PLC components, 82562EX/EM PLC components, or CNR are uniquely installed.

#### Figure 10-44. Single Solution Interconnect



## Table 10-22. LAN LOM or CNR Routing Summary


Device	Maximum Trace Length	Trace Impedance	LAN Routing Requirements	Signal Referencing	LAN Signal Length Matching
Intel <sup>®</sup> 82562EZ/EX	0.5 to 11.5 inches		5 on 10 (Based on		Data signals must be equal to or no more than
Intel <sup>®</sup> 82562EZ/EX on CNR	2 to 9 inches	60 Ω ± 15%	stackup described in Chapter 3)	Ground	0.5 inches (500 mils) shorter than the LAN clock trace.

# intel

## 10.12.2.1.7 LOM (LAN On Motherboard) and CNR Interconnect

The following guidelines apply to an all-inclusive configuration of PLC design. This layout combines LAN on motherboard and the CNR solutions. The resistor pack ensures that either a CNR option or a LAN on motherboard option can be implemented at one time.

### Figure 10-45. LOM/CNR Interconnect



**NOTE:** Either RPak 1 or RPak 2 can be populated, but not both.

### Table 10-23. LAN LOM/CNR Dual Routing Summary

Device		Maximum T	race Length	LAN Trace Impedance/	Signal	LAN Signal Length	
Device	Α	В	С	D	Routing	Reference	Matching
Intel <sup>®</sup> 82562EZ/ ET/EX/EM	0.5 to 6.5 inches	5 to (11.5 – A) inches	NA	NA	60 Ω ± 15% 5 on 10		Data signals must be equal to or no more
Intel <sup>®</sup> 82562EZ/ ET/EX/EM on CNR <sup>1</sup>	0.5 to 6.5 inches	NA	1.5 to (9 – A) inches	0.5 to 3 inches	(Based on stack-up described in Chapter 3)	Ground	than 0.5 inches (500 mils) shorter than the LAN clock trace.

#### NOTE:

1. Total motherboard trace length should not exceed 9 inches

Additional guidelines for this configuration are as follows:


- Stubs due to the resistor pack should not be present on the interface.
- The resistor pack value can be 0  $\Omega$  or 33  $\Omega$  (see Section 10.12.2.5).



## 10.12.2.2 Signal Routing and Layout

Platform LAN Connect Interface signals must be carefully routed on the motherboard to meet the timing and signal quality requirements of this interface specification. The following are some general guidelines that should be followed. It is recommended that the board designer simulate the board routing to verify that the specifications are met for flight times and skews due to trace mismatch and crosstalk. On the motherboard the length of each data trace is either equal in length to the LAN\_CLK trace or up to 0.5 inch shorter than the LAN\_CLK trace. (LAN\_CLK should always be the longest motherboard trace in each group.)

#### Figure 10-46. LAN\_CLK Routing Example



## 10.12.2.3 Crosstalk Consideration

Noise due to crosstalk must be carefully controlled to a minimum. Crosstalk is the key cause of timing skews and is the largest part of the  $t_{RMATCH}$  skew parameter.  $t_{RMATCH}$  is the sum of the trace length mismatch between LAN\_CLK and the LAN data signals. To meet this requirement on the board, the length of each data trace is either equal to or up to 0.5 inch shorter than the LAN\_CLK trace. Maintaining at least 100 mils of spacing should minimize noise due to crosstalk from non-PLC signals.

## 10.12.2.4 Impedances

The motherboard impedances should be controlled to minimize the impact of any mismatch between the motherboard and the add-in card. An impedance of  $60 \Omega \pm 15\%$  is strongly recommended; otherwise, signal integrity requirements may be violated.

## 10.12.2.5 Line Termination

Line termination mechanisms are not specified for the LAN Connect Interface. Slew rate controlled output buffers achieve acceptable signal integrity by controlling signal reflection, over/undershoot, and ringback. A 0  $\Omega$  or 33  $\Omega$  series resistor can be installed at the driver side of the interface should the developer have concerns about over/undershoot. Note that the receiver must allow for any drive strength and board impedance characteristic within the specified ranges.

## 10.12.2.6 Terminating Unused LAN Connect Interface Signals

The LAN Connect Interface on the ICH5 can be left as a no-connect if it is not used.

# intel

## **10.12.3** Design and Layout Considerations for Intel<sup>®</sup> 82562EZ/EX

For correct LAN performance, designers must follow the general guidelines outlined in Section 10.12.2. Additional guidelines for implementing an 82562EZ/EX Platform LAN Connect component are provided below.

## 10.12.3.1 Guidelines for Intel<sup>®</sup> 82562EZ/EX Component Placement

Component placement can affect signal quality, emissions, and temperature of a board design. This section provides guidelines for component placement. Careful component placement can:

- Decrease potential problems directly related to electromagnetic interference (EMI), which could cause failure to meet applicable government test specifications.
- Simplify the task of routing traces. To some extent, component orientation will affect the complexity of trace routing. The overall objective is to minimize turns and crossovers between traces.

Minimizing the amount of space needed for the Ethernet LAN interface is important because all other interfaces will compete for physical space on a motherboard near the connector edge. As with most subsystems, the Ethernet LAN circuits need to be as close as possible to the connector. Thus, it is imperative that all designs be optimized to fit in a very small space.

## 10.12.3.2 Crystals and Oscillators


To minimize the effects of EMI, clock sources should not be placed near I/O ports or board edges. Radiation from these devices may be coupled onto the I/O ports or out of the system chassis. Crystals should also be kept away from the Ethernet magnetics module to prevent interference of communication. The retaining straps of the crystal (if they should exist) should be grounded to prevent possibility radiation from the crystal case and the crystal should lay flat against the PC board to provide better coupling of the electromagnetic fields to the board.

For a noise free and stable operation, place the crystal and associated discretes as close as possible to the 82562EZ/EX components, keeping the trace length as short as possible and do not route any noisy signals in this area.

## 10.12.3.3 Intel<sup>®</sup> 82562EZ/EX Termination Resistors

The 100  $\Omega \pm 1\%$  (R1) resistor used to terminate the differential transmit pairs (TDP/TDN) and the 121  $\Omega \pm 1\%$  (R2) receive differential pairs (RDP/RDN) should be placed as close to the Platform LAN connect component (82562EZ/EX) as possible. This is due to the fact these resistors are terminating the entire impedance that is seen at the termination source (e.g., 82562EZ/EX), including the wire impedance reflected through the transformer.

## Figure 10-47. Intel<sup>®</sup> 82562EZ/ET/EX/EM PLC Components/ Intel<sup>®</sup> 82551QM PLC Components Termination




NOTE: Place termination resistors as close to the Intel<sup>®</sup> 82562ET PLC component as possible.



## 10.12.3.4 Critical Dimensions with Discrete Magnetics Module

There are two dimensions to consider during layout. Distance 'A' from the line RJ45 connector to the magnetics module and distance 'B' from the 82562EZ/EX to the magnetics module. The combined total distances A and B must not exceed 4 inches (preferably, less than 2 inches—see Figure 10-48).

#### Figure 10-48. Critical Dimensions for Component Placement



#### Table 10-24. Critical Dimensions for Component Placement

Distance	Priority	Guideline
A	1	< 1 inch
В	2	< 1 inch

#### 10.12.3.4.8 Distance from Magnetics Module to RJ45 (Distance A)

The distance A in Figure 10-48 should be given the highest priority in board layout. The distance between the magnetics module and the RJ45 connector should be kept to less than one inch of separation. The following trace characteristics are important and should be observed:

- Differential Impedance: The differential impedance should be 100  $\Omega$ . The single ended trace impedance will be approximately 60  $\Omega$ ; however, the differential impedance can also be affected by the spacing between the traces.
- Trace Symmetry: Differential pairs (such as TDP and TDN) should be routed with consistent separation and with exactly the same lengths and physical dimensions (for example, width).
- *Caution:* Asymmetric and unequal length traces in the differential pairs contribute to common mode noise. This can degrade the receive circuit's performance and contribute to radiated emissions from the transmit circuit. If the 82562EZ/EX must be placed further than a couple of inches from the RJ45 connector, distance B can be sacrificed. Keeping the total distance between the 82562EZ/EX and RJ45 will as short as possible should be a priority.
  - *Note:* Measured trace impedance for layout designs targeting 100  $\Omega$  often result in lower actual impedance. OEMs should verify actual trace impedance and adjust their layout accordingly. If the actual impedance is consistently low, a target of 105  $\Omega$  110  $\Omega$  should compensate for second order effects.

# intel


## **10.12.3.4.9** Distance from Intel<sup>®</sup> 82562EZ/EX to Magnetics Module (Distance B)

Distance B should also be designed to be less than one inch between devices. The high-speed nature of the signals propagating through these traces requires that the distance between these components be closely observed. In general, any section of traces that is intended for use with high-speed signals should observe proper termination practices. Proper termination of signals can reduce reflections caused by impedance mismatches between device and traces. The reflections of a signal may have a high frequency component that may contribute more EMI than the original signal itself. For this reason, these traces should be designed to a 100  $\Omega$  differential value. These traces should also be symmetric and equal length within each differential pair.

## 10.12.3.5 Critical Dimensions with Integrated Magnetics Module

For designs where the magnetics module is integrated into the RJ45 connector, the following guidelines apply. There are two dimensions to consider during layout. Distance 'A' from the line RJ45 connector to the 82562EZ/EX and distance 'B' from the 82562EZ/EX to the edge of the PCB as shown in Figure 10-49.





#### Table 10-25. Critical Dimensions for Component Placement

Distance	Guideline		
А	Distance A must be such that the length of the differential signal pairs is less than 4 inches		
В	Distance B must be greater than 2 inches		



## 10.12.3.5.10 Distance from Intel<sup>®</sup> 82562EZ/EX to Mag-Jack (Distance A)

Distance A in Figure 10-49 should be chosen in such a way that the maximum length of the differential pairs from 82562EZ/EX to the Mag-jack should be less than four inches. The following trace characteristics are important and should be observed:

- Differential Impedance: The differential impedance should be 100  $\Omega$ . The single ended trace impedance will be approximately 60  $\Omega$ ; however, the differential impedance can also be affected by the spacing between the traces.
- Trace Symmetry: Differential pairs (such as TDP and TDN) should be routed with consistent separation and with exactly the same lengths and physical dimensions (for example, width).
- *Caution:* Asymmetric and unequal length traces in the differential pairs contribute to common mode noise. This can degrade the receive circuit's performance and contribute to radiated emissions from the transmit circuit. Keeping the total distance between the 82562EZ/EX and Mag-jack as short as possible should be a priority.
  - *Note:* Measured trace impedance for layout designs targeting 100  $\Omega$  often result in lower actual impedance. OEMs should verify actual trace impedance and adjust their layout accordingly. If the actual impedance is consistently low, a target of 105  $\Omega 110 \Omega$  should compensate for second order effects.

## 10.12.3.5.11 Distance from Intel<sup>®</sup> 82562EZ/EX to PCB Edge (Distance B)

The distance from the 82562EZ/EX to the edge of the PCB should be greater than 2 inches.

## 10.12.3.6 Reducing Circuit Inductance


The following guidelines show how to reduce circuit inductance in both back planes and motherboards. Traces should be routed over a continuous ground plane with no interruptions. If there are vacant areas on a ground or power plane, the signal conductors should not cross the vacant area. This increases inductance and associated radiated noise levels. Noisy logic grounds should be separated from analog signal grounds to reduce coupling. Noisy logic grounds can sometimes affect sensitive DC subsystems such as analog to digital conversion, operational amplifiers, etc. All ground vias should be connected to every ground plane; and similarly, every power via, to all power planes at equal potential. This helps reduce circuit inductance. Another recommendation is to physically locate grounds to minimize the loop area between a signal path and its return path. Rise and fall times should be as slow as possible. Because signals with fast rise and fall times contain many high frequency harmonics, which can radiate significantly. The most sensitive signal returns closest to the chassis ground should be connected together. This will result in a smaller loop area and reduce the likelihood of crosstalk. The effect of different configurations on the amount of crosstalk can be studied using electronics modeling software.

#### **Terminating Unused Connections**

In Ethernet designs, it is common practice to terminate unused connections on the RJ-45 connector and the magnetics module to ground. Depending on overall shielding and grounding design, this may be done to the chassis ground, signal ground, or a termination plane. Care must be taken when using various grounding methods to insure that emission requirements are met. The method most often implemented is called the "Bob Smith" Termination. In this method, a floating termination plane is cut out of a power plane layer. This floating plane acts as a plate of a capacitor with an adjacent ground plane. The signals can be routed through 75  $\Omega$  resistors to the plane. Stray energy on unused pins is then carried to the plane.

### 10.12.3.6.12 Termination Plane Capacitance

It is recommended that the termination plane capacitance equal a minimum value of 1500 pF. This helps reduce the amount of crosstalk on the differential pairs (TDP/TDN and RDP/RDN) from the unused pairs of the RJ45. Pads may be placed for an additional capacitance to chassis ground, which may be required if the termination plane capacitance is not large enough to pass EFT (Electrical Fast Transient) testing. If a discrete capacitor is used, to meet the EFT requirements it should be rated for at least 1000 Vac.




#### Figure 10-50. Termination Plane



## 10.12.4 Intel<sup>®</sup> 82562EZ/EX Disable Guidelines

To power down the 82562EZ/EX, the device must be isolated (disabled) prior to or during reset (LAN\_RST#) asserting. Using a GPIO, such as GPIO28 to be LAN\_Enable (enabled high), LAN will default to enabled on initial power-up and after an AC power loss, since GPIO28 is high during and after reset. The example circuit shown below will correct this behavior. The BIOS controlling the GPIO can disable the 82562EZ/EX.

#### Figure 10-51. Intel<sup>®</sup> 82562EZ/ET/EX/EM PLC Components Disable Circuitry



**NOTE:** LAN\_RST# needs to be held low for 10 ms after power is stable. It is assumed that the RSMRST# logic will provide this delay. Because GPIO28 will be defaulted to high on power up, an AND gate has been implemented to ensure the required delay for LAN\_RST# is met

There are four pins which are used to put the 82562EZ/EX in different operating states: Test\_En, Isol\_Tck, Isol\_Ti, and Isol\_Tex. Table 10-26 describes the operational/disable features for this design.

The four control signals shown in Table 10-26 should be configured as follows:

- Test\_En should be pulled-down through a 100  $\Omega$  resistor.
- The remaining three control signals should each be connected through  $100 \Omega$  series resistors to the common node *Intel*<sup>®</sup> 82562EZ/EX Disable of the disable circuit.

## Table 10-26. Intel<sup>®</sup> 82562EZ/EX Control Signals

Test_En	lsol_Tck	lsol_Ti	lsol_Tex	State
0	0	0	0	Enabled
0	1	1	1	Disabled w/ Clock (low power)
1	1	1	1	Disabled w/o Clock (lowest power)

## 10.12.5 Design and Layout Considerations for Intel<sup>®</sup> 82540EM GbE Controller and Intel<sup>®</sup> 82551 QM Fast Ethernet Controller


For specific design and layout considerations for the 82540EM GbE controller, refer to the 82540EM Gigabit Ethernet Controller Preliminary Datasheet and Hardware Design Guide.

## 10.12.6 General LAN Differential Pair Trace Routing Considerations

Trace routing considerations are important to minimize the effects of crosstalk and propagation delays on sections of the board where high-speed signals exist. Signal traces should be kept as short as possible to decrease interference from other signals, including those propagated through power and ground planes. Observe the following suggestions to help optimize board performance (Note: Some suggestions are specific to a 4.3-mil stack-up.):

- Maintain constant symmetry and spacing between the traces within a differential pair.
- Keep the signal trace lengths of a differential pair equal to each other.
- Keep the total length of each differential pair under 4 inches. (Many customer designs with differential traces longer than 5 inches have had one or more of the following issues: IEEE phy conformance failures, excessive EMI (Electro Magnetic Interference), and/or degraded receive BER (Bit Error Rate).)
- Do not route the transmit differential traces closer than 100 mils to the receive differential traces.
- Do not route any other signal traces both parallel to the differential traces, and closer than 100 mils to the differential traces (300 mils is recommended).
- Keep maximum separation between differential pairs to 7 mils.
- For high-speed signals, the number of corners and vias should be kept to a minimum. If a 90-degree bend is required, it is recommended to use two, 45-degree bends instead. Refer to Figure 10-52.
- Traces should be routed away from board edges by a distance greater than the trace height above the ground plane. This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
- Do not route traces and vias under crystals or oscillators. This will prevent coupling to or from the clock. And as a general rule, place traces from clocks and drives at a minimum distance from apertures by a distance that is greater than the largest aperture dimension.

#### Figure 10-52. Trace Routing





#### 10.12.6.1 Trace Geometry and Length

The key factors in controlling trace EMI radiation are the trace length and the ratio of trace-width to trace-height above the ground plane. To minimize trace inductance, high-speed signals and signal layers that are close to a ground or power plane should be as short and wide as practical. Ideally, this trace width to height above the ground plane ratio is between 1:1 and 3:1. To maintain trace impedance, the width of the trace should be modified when changing from one board layer to another if the two layers are not equidistant from the power or ground plane. Differential trace impedances should be controlled to be ~100  $\Omega$ . It is necessary to compensate for trace-to-trace edge coupling, which can lower the differential impedance by up to 10  $\Omega$ , when the traces within a pair are closer than 30 mils (edge to edge).

Traces between decoupling and I/O filter capacitors should be as short and wide as practical. Long and thin traces are more inductive and would reduce the intended effect of decoupling capacitors. Also for similar reasons, traces to I/O signals and signal terminations should be as short as possible. Vias to the decoupling capacitors should be sufficiently large in diameter to decrease series inductance. Additionally, the PLC should not be closer than one inch to the connector/magnetics/edge of the board.

#### 10.12.6.2 Signal Isolation


Some rules to follow for signal isolation:

- Separate and group signals by function on separate layers if possible. Maintain a gap of 100 mils between all differential pairs (Ethernet) and other nets, but group associated differential pairs together. Note: Over the length of the trace run, each differential pair should be at least 0.3 inch away from any parallel signal traces.
- Physically group together all components associated with one clock trace to reduce trace length and radiation.
- Isolate I/O signals from high-speed signals to minimize crosstalk that can increase EMI emission and susceptibility to EMI from other signals.
- Avoid routing high-speed LAN traces near other high-frequency signals associated with a video controller, cache controller, processor, or other similar devices.

## 10.12.6.3 Magnetics Module General Power and Ground Plane Considerations

To properly implement the common mode choke functionality of the magnetics module, the chassis or output ground (secondary side of transformer) should be separated from the digital or input ground (primary side) by a physical separation of 100 mils minimum.

#### Figure 10-53. Ground Plane Separation



Good grounding requires minimizing inductance levels in the interconnections and keeping ground returns short, signal loop areas small, and power inputs bypassed to signal return, will significantly reduce EMI radiation.

The following guidelines help reduce circuit inductance in both back planes and motherboards:

- Route traces over a continuous plane with no interruptions (don't route over a split plane). If there are vacant areas on a ground or power plane, avoid routing signals over the vacant area. This will increase inductance and EMI radiation levels.
- Separate noisy digital grounds from analog grounds to reduce coupling. Noisy digital grounds may affect sensitive DC subsystems.
- All ground vias should be connected to every ground plane; and every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance.
- Physically locate grounds between a signal path and its return. This will minimize the loop area.
- Avoid fast rise/fall times as much as possible. Signals with fast rise and fall times contain many high frequency harmonics, which can radiate EMI.
- The ground plane beneath the filter/transformer module should be split. The RJ45 connector side of the transformer module should have chassis ground beneath it. By splitting ground planes beneath transformer, noise coupling between the primary and secondary sides of the transformer and between the adjacent coils in the transformer is minimized. There should not be a power plane under the magnetics module.



#### 10.12.6.4 Common Physical Layout Issues

The following is a list of common physical layer design and layout mistakes in LAN On Motherboard designs.

- 1. Unequal length of the two traces within a differential pair. Inequalities create common-mode noise and will distort the transmit or receive waveforms.
- 2. Lack of symmetry between the two traces within a differential pair. (Each component and/or via that one trace encounters, the other trace must encounter the same component or a via at the same distance from the PLC.) Asymmetry can create common-mode noise and distort the waveforms.
- 3. Excessive distance between the PLC and the magnetics or between the magnetics and the RJ-45 connector. Beyond a total distance of about 4 inches, it can become extremely difficult to design a spec-compliant LAN product. Long traces on FR4 (fiberglass epoxy substrate) will attenuate the analog signals. In addition, any impedance mismatch in the traces will be aggravated if they are longer (see #9 below). The magnetics should be as close to the connector as possible (= one inch).
- 4. Routing any other trace parallel to and close to one of the differential traces. Crosstalk getting onto the receive channel will cause degraded long cable BER. Crosstalk getting onto the transmit channel can cause excessive emissions (failing FCC) and can cause poor transmit BER on long cables. At a minimum, other signals should be kept 300 mils from the differential traces.
- 5. Routing the transmit differential traces next to the receive differential traces. The transmit trace that is closest to one of the receive traces will put more crosstalk onto the closest receive trace and can greatly degrade the receiver's BER over long cables. After exiting the PLC, the transmit traces should be kept 300 mils or more away from the nearest receive trace. The only possible exceptions are in the vicinities where the traces enter or exit the magnetics, the RJ-45, and the PLC.
- 6. Use of an inferior magnetics module. The magnetics modules that we use have been fully tested for IEEE PLC conformance, long cable BER, and for emissions and immunity. (Inferior magnetics modules often have less common-mode rejection and/or no auto transformer in the transmit channel.)
- 7. Use of an 82555 or 82558 physical layer schematic in a PLC design. The transmit terminations and decoupling are different. There are also differences in the receive circuit. Please follow the appropriate reference schematic or application note.
- 8. Not using (or incorrectly using) the termination circuits for the unused pins at the RJ-45 and for the wire-side center-taps of the magnetics modules. These unused RJ pins and wire-side center-taps must be correctly referenced to chassis ground via the proper value resistor and a capacitance or termplane. If these are not terminated properly, there can be emissions (FCC) problems, IEEE conformance issues, and long cable noise (BER) problems. The application notes have schematics that illustrate the proper termination for these unused RJ pins and the magnetics center-taps.
- 9. Incorrect differential trace impedances. It is important to have ~100  $\Omega$  impedance between the two traces within a differential pair. This becomes even more important as the differential trace impedances between 75  $\Omega$  and 85  $\Omega$ , even when the designers that have differential trace inpedances between 75  $\Omega$  and 85  $\Omega$ , even when the designers think they've designed for 100  $\Omega$ . (To calculate differential impedance, many impedance calculators only multiply the single-ended impedance by two. This does not take into account edge-to-edge capacitive coupling between the two traces. When the two traces within a differential pair are kept close<sup>†</sup> to each other, the edge coupling can lower the effective differential impedance by 5  $\Omega 20 \Omega$ . A 10  $\Omega 15 \Omega$  drop in impedance is common.) Short traces will have fewer problems if the differential impedance is a little off.

- 10. Use of capacitor that is too large between the transmit traces and/or too much capacitance from the magnetic's transmit center-tap (on the Intel 82562ET PLC component side of the magnetics) to ground. Using capacitors more than a few pF in either of these locations can slow the 100 Mbps rise and fall time so much that they fail the IEEE rise time and fall time specs. This will also cause return loss to fail at higher frequencies and will degrade the transmit BER performance. Caution should be exercised if a capacitor is put in either of these locations. If a capacitor is used, it should almost certainly be less than 22 pF. (6 pF to 12 pF values have been used on past designs with reasonably good success.) These capacitors are not necessary, unless there is some overshoot in 100 Mbps mode.
- *Note:* It is important to keep the two traces within a differential pair close to each other. *Close* should be considered to be less than 30 mils between the two traces within a differential pair. A 7 mil trace-to-trace spacing is recommended. Keeping the traces close helps to make them more immune to crosstalk and other sources of common-mode noise. This also means lower emissions (i.e., FCC compliance) from the transmit traces, and better receive BER for the receive traces.

## **10.13 Trusted Platform Module Guidelines**

Trusted Platform Module(s) (TPM) are a Trusted Computing Platform Alliance (TCPA) low cost security solution to increase confidence on Internet security. The TPM is a device that resides on the motherboard and is connected to the ICH5 using the Low Pin Count (LPC) bus to communicate with the rest of the platform.

### 10.13.1 TPM Design Considerations

Refer to the Platform Vision Guide for TPM specific design considerations.

### 10.13.2 LPC Design Considerations


Routing requirements for the TPM's LPC interface are as follows:

- LAD[3:0] (address/data lines) are shared with the Firmware Hub (FWH) component and the Super I/O (SIO) device.
- LCLK (clock) should be connected to the 33 MHz clock.
- LRESET# (reset) should be connected to PCIRST#.
- LFRAME# (cycle termination) is shared with the FWH and the SIO.
- SERIRQ (serialized IRQ) is shared with the SIO.
- LDRQ (DMA bus master request):
  - ICH5 LDRQ1 should connect to the TPM.
  - ICH5 LDRQ0 should connect to the SIO.
- LPCPD# (suspend status) is shared with the SIO.



Figure 10-54 is block diagram showing the TPM LPC interconnect with the ICH5. The LPC signals shown in the block diagram are shared with other LPC components that reside on the LPC interconnect such as the SIO and the FWH.

#### Figure 10-54. TPM LPC Block Diagram



An example TPM implementation is available in the latest revision of the Customer Reference Board Schematics (see Appendix A).

### 10.13.3 Motherboard Placement Consideration

Optimum routing can typically be achieved by placing the TPM in proximity to the ICH5 or other LPC peripherals (e.g., Firmware Hub, Super I/O).

The TPM is a security device that should be shielded as much as possible from physical access. In high-security implementations there are a number of mechanisms that can be used to detect or prevent physical system intrusion; such mechanisms are beyond the scope of this Design Guide. However, convenience of physical access to the TPM can be minimized by placing the TPM behind the memory DIMMs. In an ATX or  $\mu$ ATX chassis the area behind the memory is positioned behind the disk drives when installed in a tower chassis. Drive bays or cables will make physical access to the TPM more difficult than if it was left out in the open portions of the motherboard.

# Intel<sup>®</sup> ICH5 General Purpose I/O 1'

The ICH5 has 12 general purpose inputs, 8 general purpose outputs, and 16 general purpose inputs/ outputs.

#### Table 11-1. GPIO Summary

intel

GPIO #	Power Well	Input/ Output/ Input-Output	Tolerance
0	Core	Input	5 V
1	Core	Input	5 V
2	Core	Input	5 V
3	Core	Input	5 V
4	Core	Input	5 V
5	Core	Input	5 V
6	Core	Input	5 V
7	Core	Input	5 V
8	Resume	Input	3.3 V
9	Resume	Input	3.3 V
10	Resume	Input	3.3 V
11	Resume	Input	3.3 V
12	Resume	Input	3.3 V
13	Resume	Input	3.3 V
14	Resume	Input	3.3 V
15	Resume	Input	3.3 V
16	Core	Output	3.3 V
17	Core	Output	3.3 V
18	Core	Output	3.3 V
19	Core	Output	3.3 V
20	Core	Output	3.3 V
21	Core	Output	3.3 V
22	Core	Output (Open Drain)	3.3 V
23	Core	Output	3.3 V
24	Resume	Input-Output <sup>(1)</sup>	3.3 V
25	Resume	Input-Output <sup>(1)</sup>	3.3 V
27	Resume	Input-Output <sup>(1)</sup>	3.3 V
28	Resume	Input-Output <sup>(1)</sup>	3.3 V
32	Core	Input-Output <sup>(1)</sup>	3.3 V
34	Core	Input-Output <sup>(1)</sup>	3.3 V
40	Core	Input	3.3 V

#### Table 11-1. GPIO Summary (Continued)

GPIO #	Power Well	Input/ Output/ Input-Output	Tolerance
41	Core	Input	3.3 V
48	Core	Output	3.3 V
49	Processor I/O	Output	3.3 V

#### NOTES:

Defaults as an Output to the ICH5
 Can be used as GPIO if the native function is not needed. ICH5 defaults these signals to native functionality.

## Intel<sup>®</sup> ICH5 System Design **Considerations**

#### Intel<sup>®</sup> ICH5 Power Consumption 12.1

Table 12-1 shows the ICH5 power consumption estimates.

#### Table 12-1. Intel<sup>®</sup> ICH5 Maximum Power Consumption Estimates

Power Plane	Maximum Power Consumption						
Fower Flatte	S0	S1	<b>S3</b>	S4/S5	G3		
1.5 V Core	770 mA	201 mA	N/A	N/A	N/A		
3.3 V I/O	480 mA	1 mA	N/A	N/A	N/A		
3.3 V SUS <sup>1,2</sup>	360 mA	73 mA	73 mA	73 mA	N/A		
VCCRTC <sup>3,4</sup>	N/A	N/A	N/A	N/A	6 µA		
V_CPU_IO	2.5 mA	2.5 mA	N/A	N/A	N/A		

#### NOTES:

3.3 V SUS assumes eight high-speed ports populated.
 Due to the integrated voltage regulator, 1.5 V SUS is included in the 3.3 V SUS rail.

3. Only the G3 state of this rail is shown to provide an estimate of battery life

4. Icc (RTC) data is taken with VccRTC at 3.0 V while the system in a mechanical off (G3) state at room temperature

#### 12.2 **Thermal Design Power**

For Information on ICH5/ICH5R thermal design refer to the Intel® 82801EB I/O Controller Hub 5 (ICH5) and Intel<sup>®</sup> 82801ER I/O Controller Hub 5 R (ICH5R) Thermal Design Guide.

## **12.3** Glue Chip 4 (Intel<sup>®</sup> ICH5 Glue Chip)

To reduce the component count and Bill-Of-Material (BOM) cost of the ICH5 platform, Intel has developed an ASIC component that integrates miscellaneous platform logic into a single chip. The ICH5 glue chip is designed to integrate the following functions into a single device. By integrating much of the required glue logic into a single device, overall board cost can be reduced.

#### **Features:**

- Dual, Strapping, Selectable Feature Sets
- Audio-Disable Circuit
- Mute Audio Circuit
- 5 V reference generation
- 5 V standby reference generation
- HD single color LED driver
- IDE reset signal generation/PCIRST# buffers
- PWROK (PWRGD\_3 V) signal generation
- Power Sequencing / BACKFEED\_CUT
- Power Supply turn on circuitry
- RSMRST# generation
- Voltage translation for DDC to VGA monitor
- HSYNC / VSYNC voltage translation to VGA monitor
- Tri-state buffers for test
- Extra GP Logic Gates
- Power LED Drivers
- Flash FLUSH# / INIT# circuit

More information regarding this component is available from the following vendors:

Vendor	Contact Information	Part Number
Philips Semiconductors	http://www.semiconductors.philips.com	PCA9504A
Fujitsu Microelectronics	http://www.fujitsumicro.com/	MB87B302ABPD-G-ER


**NOTE:** These vendors/devices are listed by Intel as a convenience to Intel's general customer base, but Intel does not make any representations or warranties whatsoever regarding quality, reliability, functionality, or compatibility of these devices. This list and/or these devices may be subject to change without notice.

## 12.4 Discrete Glue Logic

### 12.4.1 RSMRST# Generation

RSMRST# can be generated by causing an RC delay on the output of the VCCSUS3\_3 well. The inverting Schmitt Triggers are used to resolve the slow edge rate caused by the RC delay.


#### Figure 12-1. RSMRST# Generation from VCCSUS3\_3



### 12.4.2 **PWROK Generation**

PWR\_OK is generated by the ATX power supply. The ATX Power Supply asserts this signal a minimum of 100 ms after the core power wells are above the undervoltage thresholds listed in Section 3.2.1 of the *ATX/ATX12V Power Supply Design Guide*. The circuit in Figure 12-2 is used to ensure adequate rise and fall times (>40 mV/ $\mu$ s) on this signal. The 74LVC14A Inverting Schmitt Trigger or equivalent device is also used to avoid the need for translation circuitry (from the 5V PWR\_OK output of the power supply to the 3.3 V PWROK input to the ICH5) since the inputs/ outputs of the device are 5-V tolerant.


#### Figure 12-2. PWROK Generation from PWR\_OK Output of ATX Supply



### 12.4.3 PS\_ON Generation

The deassertion of the SLP\_S3# signal is used to indicate to the power supply that the core power wells supplied by the power supply may be turned on. The circuit in Figure 12-3 is used to actively pull-down the PS\_ON input signal to the power supply when SLP\_S3# from the ICH5 becomes deasserted.






NOTE: This circuit has not yet been validated.

The circuit in Figure 12-4 is used to actively pull down the PS\_ON input signal to the power supply when SLP\_S3# from the ICH5 becomes deasserted and the SKTOCC# pin is driven to ground. The SKTOCC# pin will be driven to ground by the processor when the processor is socketed in the system; otherwise, the SKTOCC# signal will be floating.

#### Figure 12-4. PS\_ON Generation from SLP\_S3# and SKTOCC#



NOTE: This circuit has not yet been validated.


## 12.5 Suspend-to-RAM Sequencing

The system memory suspend voltage regulator is controlled by the LATCHED\_BACKFEED\_CUT signal. This signal should be generated using the SLP\_S4# signal from the ICH5, rather than the SLP\_S5# signal, even if the platform does not support the S4 Sleep State. The SLP\_S4# logic in the ICH5 ensures that system memory will be properly initialized when returning from S4 and S5 states.

## 12.6 Processor CMOS Considerations

The ICH5 has been designed to work with low voltage processors that operate within the range of 0.8V to 1.75V. A voltage compatibility issue may arise when interfacing higher voltage processors (> 1.75V) with the ICH5. It is important to verify that the voltage requirements of all processors and ICH5 signals are compatible with one another as well as with the flash BIOS. Figure 12-5 shows a typical interface between the ICH5, processor and flash BIOS.

#### Figure 12-5. Intel ICH5 Processor CMOS Signals with Processor and Flash BIOS



## 12.6.1 Intel ICH5 Outputs (A20M#, SMI#, IGNNE#, CPUPWRGD, STPCLK#, CPUSLP#, NMI, INTR, INIT#)

The V\_CPU\_IO signals are documented to only support 0.8V to 1.75V. The ICH5 processor CMOS output signal voltage swing depends on the voltage passed into these signals (V\_CPU\_IO:[2:0]) and voltages below 0.8V are not supported by the ICH5's buffers.

Platforms using processors with On-Die Termination (ODT) on these processor CMOS signals must carefully comprehend the current requirements with respect to the ICH5 capabilities as defined in the ICH5 datasheet. Platforms with ODT may likely need extra external buffer circuitry on the processor CMOS signals to boost the current capability.

## 12.7 Resistor Summary

### Table 12-2. Intel<sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary (Sheet 1 of 6)

Signal Name	Туре	Power Well	Resistors	Design Guidelines
Hub Interface	•	•		
HI[11:0]	I/O	Core	Internal Termination	
HI_STBS	I/O	Core	Internal Termination	
HI_STBF	I/O	Core	Internal Termination	
HICOMP	I/O	Core	External Resistor (See Chapter 7.)	
HI_VSWING	I	Core	External Resistor (See Chapter 7)	See Chapter 7
HIREF	I	Core	External Resistor (See Chapter 7)	See Chapter 7
LAN Interface				
LAN_CLK	I	LAN	Internal Pull-Down (45 kΩ to 170 kΩ)	Can float if not used
LAN_RXD[2:0]	I	LAN	Internal Pull-Ups (7.5 k $\Omega$ to 16 k $\Omega$ )	Can float if not used
LAN_RSTSYNC	0	LAN	None	Can float if not used
LAN_TXD[2:0]	0	LAN	None	Can float if not used
LAN EEPROM Inter	face			
EE_SHCLK	0	LAN	None	Can float if not used
EE_DIN	I	LAN	Internal Pull-Up (15 k $\Omega$ to 35 k $\Omega$ )	Can float if not used
EE_DOUT	0	LAN	Strap Pin Internal Pull-Up (15 kΩ to 35 kΩ)	Can float if not used, placeholder for pull-down required
EE_CS	0	LAN	Strap Pin Internal Pull-Up (15 kΩ to 35 kΩ)	Can float if not used
PCI Interface				
AD[31:0]	I/O	Core	None	
C/BE[3:0]#	I/O	Core	None	
DEVSEL#	I/O	Core	External Pull-Up	8.2 kΩ pull-up to VCC3_3 or 2.7 kΩ to VCC5
FRAME#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
IRDY#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
TRDY#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
STOP#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
PAR	I/O	Core	None	

## Table 12-2. Intel<sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary (Sheet 2 of 6)

Signal Name	Туре	Power Well	Resistors	Design Guidelines
PERR#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
REQ[0:3]# REQ4# /GPIO40 REQ5# / REQB# / GPIO1	I	Core	External Pull-Ups	8.2 kΩ pull-ups to VCC3_3 or 2.7 kΩ to VCC5
GNT[0:3]# GNT4# / GPIO48 GNT5# / GNTB# / GPIO17	0	Core	None	
PCICLK	I	Core	None	
PCIRST#	0	Suspend	None	
PLOCK#	I/O	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
SERR#	I/OD	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
PME#	I/OD	Suspend	Internal Pull-Up (15 kΩ to 35 kΩ)	Can float if not used
REQA# / GPIO0	I	Core	External Pull-Up	8.2 k $\Omega$ pull-up to VCC3_3 or 2.7 k $\Omega$ to VCC5
GNTA# / GPIO16	0	Core	Strap pin Internal Pull-Up (15 kΩ to 35 kΩ)	Strap Function: TOP SWAP OVERRIDE SEE EDS
SATA Interface				
SATA0TXP SATA0TXN	0	Core	None	
SATAORXP SATAORXN	I	Core	None	
SATA1TXP SATA1TXN	0	Core	None	
SATA1RXP SATA1RXN	Ι	Core	None	
SATARBIAS SATARBIAS#	I	Core	External Pull-Down	24.9 Ω ± 1%
SATALED#/GPIO33	0			
LPC Interface			1	
LAD[3:0]	I/O	Core	Internal Pull-Up (15 kΩ to 35 kΩ)	
LFRAME#	0	Core	None	
LDRQ0#, LDRQ1# / GPIO41	I	Core	Internal Pull-Up (15 kΩ to 35 kΩ)	



## Table 12-2. Intel<sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary (Sheet 3 of 6)

Signal Name	Туре	Power Well	Resistors	Design Guidelines
USB Interface				
USBP[7:0]P/N	I/O	Suspend	Internal Pull-Downs (14.25 k $\Omega$ to 24.8 k $\Omega$ )	
OC[3:0]# OC4# / GPIO9 OC5#/ GPIO10 OC6#/ GPIO14 OC7#/ GPIO15	I	Suspend	None	If not used, use 10 k $\Omega$ pull-up to VCCSUS3_3
USBRBIAS USBRBIAS#	Ι	Suspend	External Pull-Down	22.6 Ω ± 1%
IDE Interface				
PDCS1#, SDCS1#	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PDCS3#, SDCS3#	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PDA[2:0], SDA[2:0]	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PDD[15:0], SDD[15:0]	I/O	Core	Internal Pull-Downs (5.7 k $\Omega$ to 28.3 k $\Omega$ ) on PDD[7] and SDD[7] Internal Series resistors (21 $\Omega$ to 75 $\Omega$ )	
PDDREQ, SDDREQ	I	Core	Internal Pull-downs (5.7 k $\Omega$ to 28.3 k $\Omega$ ) Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PDDACK#, SDDACK#	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PDIOW#/ (PDSTOP) SDIOW# / (SDSTOP)	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	
PIORDY / (PDRSTB / PWDMARDY#) SIORDY / (SDRSTB / SWDMARDY#)	I	Core	Internal Series Resistors (21 $\Omega$ to 7 5 $\Omega$ ) Use External Pull-Ups	4.7 kΩ pull-up to VCC3_3
IRQ[14–15]	Ι	Core	Internal Series Resistors 21 $\Omega$ to 75 $\Omega$ ) Use External Pull-Ups	8.2 k $\Omega$ – 10 k $\Omega$ pull-ups to VCC3_3
PDIOR#/ (PDWSTB/ PRDMARDY#) SDIOR#/ (SDWSTB/ SRDMARDY#)	0	Core	Internal Series Resistors (21 $\Omega$ to 75 $\Omega$ )	

## Table 12-2. Intel<sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary (Sheet 4 of 6)

Signal Name	Туре	Power Well	Resistors	Design Guidelines
Interrupt Pins				
SERIRQ	I/O	Core	External Pull-Up	8.2 kΩ pull-up to VCC3_3
PIRQ[A:D]#	I/OD	Core	External Pull-Ups	8.2 kΩ pull-ups to VCC3_3 or 2.7 kΩ to VCC5
PIRQ[E:H]# / GPIO[2:5]	I/OD	Core	External Pull-Ups When Used as PIRQ	8.2 kΩ pull-up to VCC3_3 or 2.7 kΩ to VCC5
AC '97 Interface		L		
AC_RST#	0	Suspend	Internal Pull-Down (9 k $\Omega$ to 50 k $\Omega$ )	
AC_SYNC	Ο	Core	Strap Pin Internal Pull-Down during reset (9 k $\Omega$ to 50 k $\Omega$ )	
AC_BIT_CLK	I	Core	Internal Pull-Down (10 kΩ to 40 kΩ)	
AC_SDATA_OUT	0	Core	Strap Pin Internal Pull-Down during Reset (9 k $\Omega$ to 50 k $\Omega$ )	Strap Mode: SAFE MODE See ICH5 datasheet
AC_SDATA_IN[2:0]	I	Suspend	Internal Pull-Down (9 k $\Omega$ to 50 k $\Omega$ )	
Power Management	Pins	I		
THRM#	I	Core	None	
THRMTRIP#	I	CPU_IO		
SLP_S3# SLP_S4# SLP_S5#	0	Suspend	None	
SYS_RESET#	I	Suspend		
PWROK	I	RTC	None	
PWRBTN#	I	Suspend	Internal Pull-Up (15 kΩ to 35 kΩ)	
RI#	I	Suspend	None	
RSMRST#	I	RTC	None	
SUS_STAT#	0	Suspend	None	
SUSCLK	0	Suspend	None	
VRMPWRGD	I	Core	None	
LAN_RST#	I	Suspend	None	
TP0	I	Suspend	External Pull-Up	10 kΩ pull-up to VCCSUS3_3



## Table 12-2. Intel<sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary (Sheet 5 of 6)

Signal Name	Туре	Power Well	Resistors	Design Guidelines
Processor Interface	Pins			
A20M#	0	Processor I/O	Integrated Pull-Up to V_CPU_IO	No external pull-up required
CPU_SLP#	0	Processor I/O	None	No external pull-up required
FERR#	I	Processor I/O	External Pull-Up	Weak pull-up required (value processor dependent)
IGNNE#	0	Processor I/O	Integrated Pull-Up to V_CPU_IO	No external pull-up required
INIT#	0	Processor I/O	Integrated Pull-Up to V_CPU_IO	No external pull-up required <sup>§</sup>
INTR	0	Processor I/O	Integrated Pull-Up to V_CPU_IO	No external pull-up required
NMI	0	Processor I/O	None	No external pull-up required
SMI#	0	Processor I/O	None	No external pull-up required
STPCLK#	0	Processor I/O	Integrated Pull-Up to V_CPU_IO	No external pull-up required
RCIN#	I	Core	External Pull-Up	10 kΩ pull-up to VCC3_3 (pull-up required if hooked to external open-collector keyboard controller)
A20GATE	I	Core	External Pull-Up	10 kΩ pull-up to VCC3_3 (pull-up required if hooked to external open-collector keyboard controller)
CPUPWRGD	OD	Processor I/O	External Pull-Up	Weak pull-up required (value processor dependent)
SMBus and System	Managem	ent Pins		
SMBDATA	I/OD	Suspend	External Pull-Up	Typ. 8.2 k $\Omega$ ; rail depends upon platform implementation (see DG)
SMBCLK	I/OD	Suspend	External Pull-Up	Typ. 8.2 k $\Omega$ ; rail depends upon platform implementation (see DG)
SMBALERT# / GPIO11	I	Suspend	External Pull-Up (for SMBALERT#)	10 kΩ pull-up to VCCSUS3_3
LINKALERT#	I/OD	Suspend	Strap Pin External Pull-Up	10 kΩ pull-up to VCCSUS3_3
SMLINK[1:0]	I/OD	Suspend	External Pull-Up	10 kΩ pull-up to VCCSUS3_3
INTRUDER#	I	RTC	External Pull-Up	1 M $\Omega$ pull-up to VccRTC (VBAT)

Table 12-2. Intel <sup>®</sup> ICH5 Signal Pull-Up/Pull-Down Summary	(Shoot 6 of 6)
Table 12-2. Inter Toris Signar I un-op/1 un-bown Summar	

Signal Name	Туре	Power Well	Resistors	Design Guidelines
Real Time Clock Pir	าร			
RTCX1	Special	RTC	None	
RTCX2	Special	RTC	None	
Miscellaneous Pins	and GPIO			
CLK14	I	Core	None	
CLK48	I	Core	None	
CLK66	Ι	Core	None	
CLK100P CLK100N	I	Core	None	
INTVRMEN	I	RTC	External Pull-Up	300–400kΩ pull-up to VccRTC (VBAT)
SPKR	0	Core	Strap Pin Internal Pull-Down (9 kΩ to 50 kΩ)	Strap Function: NO REBOOT (See EDS) Pull-up to VCC3_3. The value is dependent on platform specifics
RTCRST#	I	RTC	None	External RTC circuit
GPI07	I	Core	None	Pull-up needed
GPIO8	I	Suspend	None	Any pull-up must use VCCSUS3_3
GPIO[13:12]	I	Suspend	None	Any pull-up must use VCCSUS3_3
GPIO[21:18]	0	Core	None	
GPIO22	OD	Core	None	
GPIO23	0	Core	None	
GPIO[25:24]	I/O	Suspend	None	Any pull-up must use VCCSUS3_3
GPIO[28:27]	I/O	Suspend	None	Any pull-up must use VCCSUS3_3
GPIO[34:32]	I/O	Core	None	Any pull-up must use VCC3_3

This page is intentionally left blank.

# Intel<sup>®</sup> ICH5 Power Management

## 13

## 13.1 SYS\_RESET# Usage Model


The System Reset ball (SYS\_RESET#) on the ICH5 can be connected directly to the reset button on the systems front panel provided that the front panel header pulls this signal up to 3.3 V SB through a weak pull-up resistor. The ICH5 will debounce signals on this pin (16 ms) and allow the SMBus to go idle before resetting the system; thus helping prevent a slave device on the SMBus from "hanging" by resetting in the middle of a cycle.

Note: The PWROK signal should not be used to implement front panel reset.

## 13.2 PWRBTN# Usage Model

The Power Button ball (PWRBTN#) on the ICH5 can be connected directly to the power button on the systems front panel. This signal is internally pulled-up in the ICH5 to 3.3 V SB through a weak pull-up resistor (24 k $\Omega$  nominal). The ICH5 has 16ms of internal debounce logic on this pin.

#### Figure 13-1. SYS\_RESET# and PWRBTN# Connection




NOTE: SYS\_RESET# is 3.3 V tolerant and should be pulled up to 3.3 V SB by the front panel header.



## **13.3 Power-Well Isolation Control Strap Requirements**

The circuit shown in Figure 13-2 can be implemented to control well isolation between the VCCSUS3\_3 and RTC power-wells in the event that RSMRST# is not being actively asserted during the discharge of the standby rail. Failure to implement this circuit or a circuit that functions similar to this may result in excessive droop on the VCCRTC node during Sx-to-G3 power state transitions (removal of AC power). Droop on this node can potentially cause the CMOS to be cleared or corrupted, the RTC to loose time after several AC power cycles, or the intruder bit might assert erroneously.

#### Figure 13-2. RTC Power Well Isolation Control



Flash BIOS Guidelines

## Flash BIOS Guidelines

**intel**®

The following provides general guidelines for compatibility and design recommendations for supporting the flash BIOS device. The majority of the changes will be incorporated in the BIOS.

## 14.1 Flash BIOS Vendors

The following vendors manufacture firmware hubs that conform to the *Intel<sup>®</sup> Flash BIOS Specification*. Contact the vendor directly for information on packaging and density.

SST: http://www.ssti.com/

STM: http://us.st.com/stonline/index.shtml

- ATMEL: http://www.atmel.com
- *Note:* These vendors are listed by Intel as a convenience to Intel's general customer base, but Intel does not make any representations or warranties whatsoever regarding quality, reliability, functionality, or compatibility of these devices. This list and/or these devices may be subject to change without notice.

## 14.2 Flash BIOS Decoupling

A 0.1  $\mu$ F capacitor should be placed between the VCC supply pins and the VSS ground pins to decouple high-frequency noise that may affect the programmability of the device. Additionally, a 4.7  $\mu$ F capacitor should be placed between the VCC supply pins and the VSS ground pins to decouple low-frequency noise. The capacitors should be placed no further than 390 mils from the VCC supply pins.

### 14.3 In Circuit Flash BIOS Programming


All cycles destined for the flash BIOS will appear on PCI. The ICH5 hub interface to PCI Bridge will put all processor boot cycles out on PCI (before sending them out on the flash BIOS interface). If the ICH5 is set for subtractive decode, these boot cycles can be accepted by a positive decode agent on the PCI bus. This enables the ability to boot from a PCI card that positively decodes these memory cycles. To boot from a PCI card, it is necessary to keep the ICH5 in subtractive decode mode. If a PCI boot card is inserted and the ICH5 is programmed for positive decode, there will be two devices positively decoding the same cycle.

## 14.4 Flash BIOS INIT# Voltage Compatibility

The flash BIOS INIT# signal trip points need to be considered because they are **not** consistent among different flash BIOS manufacturers. The INIT# signal is active low. Therefore, the inactive state of the ICH5 INIT# signal needs to be at a value slightly higher than the  $V_{IH}$  min flash BIOS INIT# pin specification. The ICH5 inactive state of this signal is typically governed by the formula  $V_{CPU}$ \_IOmin – noise margin. Therefore, if the  $V_{CPU}$ \_IOmin of the processor is 1.6 V, the noise margin is 200 mV and the VIH min specification of the flash BIOS INIT# input signal is 1.35 V, there would be no compatibility issue because 1.6 V - 0.2 V = 1.40 V which is greater than the 1.35 V minimum of the flash BIOS. If the  $V_{IH}$  min of the flash BIOS is 1.45 V, then there is an incompatibility and logic translation needs to be used. Note that these examples do not take into account actual noise that may be encountered on INIT#. Care must be taken to ensure that the  $V_{IH}$  min specification is met with ample noise margin. In applications where it is necessary to use translation logic, refer to the circuit in Figure 14-2.


The following solutions assume that level translation is necessary. Figure 14-1 and Figure 14-2 implement a topology solution for the ICH5 flash BIOS signal INIT# and the processor solution. Trace lengths and resistor values are found in Table 14-1.

#### Figure 14-1. Flash BIOS Signal Topology Solution



## Table 14-1. Processor / Intel<sup>®</sup> ICH5 Flash BIOS Topology Table(Resistor and Length Values)

Trace Z <sub>0</sub>	Trace Spacing	L1	L2	L3
$60~\Omega\pm15\%$	5 mils	17 inches maximum	2 inches maximum	10 inches maximum




#### Figure 14-2. Flash BIOS Level Translation Circuitry

## 14.5 Flash BIOS VPP Design Guidelines

The VPP pin on the flash BIOS is used for programming the flash cells. The flash BIOS supports VPP of 3.3 V or 12 V. If VPP is 12 V, the flash cells will program about 50% faster than at 3.3 V. However, the flash BIOS only supports 12 V VPP for 80 hours (3.3 V on VPP does not affect the life of the device). The 12 V VPP would be useful in a programmer environment, which is typically an event that occurs very infrequently (much less than 80 hours). The VPP pin **must** be tied to 3.3 V on the motherboard.

In some instances, it is desirable to program the flash BIOS during assembly with the device soldered down on the board. In order to decrease programming time it becomes necessary to apply 12 V to the VPP pin. The circuit in Figure 14-3 will allow testers to put 12 V on the VPP pin while keeping this voltage separated from the 3.3 V plane to which the rest of the power pins are connected. This circuit also allows the board to operate with 3.3 V on this pin during normal operation.

#### Figure 14-3. Flash BIOS VPP Circuitry



This page is intentionally left blank.

## **Power Distribution Guidelines**

This chapter addresses power delivery recommendation for the Intel 875P chipset Customer Reference Board. These guidelines allow support for the Intel Pentium 4 processor on 90 nm process and the Pentium 4 processors on 0.13 micron process.

## **15.1 Terminology and Definitions**


Term	Description		
Suspend-To-RAM (STR)	In the STR state, the system state is stored in main memory and all unnecessary system logic is turned off. Only main memory and logic required to wake the system remain powered. This state is used in the Customer Reference Board to satisfy the S3 ACPI power management state.		
Full-Power	During full-power operation, all components on the motherboard remain powered. Note that full-power operation includes both the full-on operating state and the S1 (processor stop-grant state) state.		
Suspend Operation	During suspend operation, power is removed from some components on the motherboard. The customer reference board supports two suspend states: Suspend-to-RAM (S3) and Soft-Off (S5).		
Power Rails	An ATX power supply has six power rails: $+12$ V, $-12$ V, $+5$ V, $+3.3$ V, and $+5$ VSB. In addition to these power rails coming off the power supply, several other power rails are created by voltage regulators on the 875P chipset Customer Reference Board.		
Core Power	A power rail that is only on during full-power operation. These power rails are turned on when the PS_ON signal is asserted to the ATX power supply. The core power rails that are distributed directly from the ATX power supply are: $\pm 5$ V, $\pm 12$ V, and $\pm 3.3$ V.		
Standby Power Rail	A power rail that is on during suspend operation (these rails are also on during full power operation) is a standby power rail. These rails are on at all times as soon as the power supply is plugged into AC power. The only standby power rail that is distributed directly from the ATX power supply is 5V SB. The other standby rails on the motherboard are created by voltage regulators.		
Derived Power	A derived power rail is any power rail that is generated from another power rail using an on-board voltage regulator. For example, +2.5 V can be derived from a +5 V power rail using a voltage regulator.		
Dual Power Rail	A dual power rail is derived from different rails at different times (depending on the power state of the system). Usually, a dual power rail is derived from standby supply during suspend operation and derived from a core supply during full-power operation.		
VRM and VRD	VRM stands for Voltage Regulator Module while VRD stands for Voltage Regulator Down. The VRD is what the 875P chipset Customer Reference Board has implemented for the processor voltage regulator.		



## **15.2 Customer Reference Board (CRB) Power Delivery**

Figure 15-1 shows the power delivery architecture for the 875P chipset Customer Reference Board. This power delivery architecture supports the "Instantly Available PC Design Guidelines" via the suspend-to-RAM (STR) state.

During STR, only the necessary devices are powered. These devices include main memory, the ICH5 resume well, PCI wake devices (via 3.3 VAUX), and USB (USB can be powered only if sufficient standby power is available). To insure that enough power is available during STR, a thorough power budget should be completed. The power requirements should include each device's power requirements, both in suspend and in full power modes. The power requirements should be compared with the power budget supplied by the power supply. Due to the requirements of main memory, the PCI 3.3 VAUX (and possibly other devices in the system), it is necessary to create a **dual** power rail.



#### Figure 15-1. Customer Reference Board Power Delivery Map

**NOTE:** The solutions given in this design guide are examples based on the Customer Reference Board. Many power distribution methods achieve similar results. It is critical, when deviating from these examples in any way, to consider the effects of the change. Always refer to the component's specification document for the latest ICCs.



### **15.2.1 VCC (Core Power to Processor)**

The VCC power plane to the processor is used to power the processor core. The processor's voltage regulator must be compatible with a VRD 10.0 design. Refer to the *Voltage Regulator-Down (VRD) 10.0 Design Guidelines* for more information. This is required for all designs.

### 15.2.2 VTT (Power to MCH)

The VTT power plane powers the MCH's FSB interface. It is important that the VTT plane be separate from the processor's core power plane. When an Intel Pentium 4 processor on 90 nm process is inserted into the platform, the output of the MCH's VTT regulator should be set to 1.225 V. If a Pentium 4 processor on 0.13 micron process is inserted into the platform, the output of the MCH's VTT regulator should be set to 1.45 V. This regulator must be able to source 2 A and sink 600 mA in normal operation.

The power up/down timing requirements for the MCH's VTT regulator is that it must come up after or at the same time as the processor core voltage and power down before or at the same time as the processor core. The BOOTSELECT pin from the processor socket will be used to switch the output voltage on the regulator. At a minimum, the regulator should have tolerance of  $\pm$  7%, but  $\pm$  5% is preferred.

### 15.2.3 VCCVID (Processor VID)

VCCVID is a 1.2 V power plane and is used to power pins AF4 and AF3 on the processor. It is derived from 3.3 V and should be able to source 150 mA of current. This regulator is required for all designs.

### 15.2.4 2.6 V Dual (DDR Core)

The 2.6 V dual-power plane is used to provide power to the DDR DRAM core, the MCH DDR I/O ring, reference voltage to the 1.25 V linear regulator, and the 2.6 V to 1.5 V linear regulator. The 2.6 V power plane is created using a switch between a switching regulator and a linear standby regulator. The switching regulator should be able to support up to 19.25 A of current while the stand-by regulator needs only to supply 500 mA of current. The switching regulator receives its input directly from the 5 V power rail of the power supply while the linear regulator receives its input from 5VSB. The DDR DRAM VDD and VDDQ requires at most 13 A of current in the S1 state. This value is a worst-case current, and is based on DRAM vendor specific specifications for maximum current. The power can be delivered in a couple of different ways; one using two regulators, one for each channel, or one regulator for both channels. The current dedicated for the MCH's VCC\_DDR is 6.27 A. This regulator is required in all designs.

### 15.2.5 1.3 V (DDR Termination Voltage)

The 1.3 V voltage regulator is for the DDR termination voltage (DDR\_TERM). A linear regulator divides the 2.6 V power rail by 2 to drive a 1.3 V reference voltage. This provides some common mode noise rejection between the DDR termination and I/O voltages. The entire power plane requires 1.8 A of current, and can be delivered in a couple of different ways; one way is to use two regulators, one for each channel or one regulator for both channels. This is required for all designs.

In S3, the memory channel termination voltage, Vtt, should be turned off. If Vtt is not turned off, the Vtt regulator must be able to support 200 mA for the MCH.

## 15.2.6 1.5 V (VCC for MCH Core, HI, AGP, Intel<sup>®</sup> ICH5 HI, and AGP Connector)

The 1.5 V power plane is created using a dual linear regulator sourcing from the 2.6 V power rail. The 1.5 V plane powers the ICH5 core logic and HI, the MCH core, HI, CSA, AGP, and the AGP Connector. Sequencing on this rail should ensure that the 1.5 V power plane is shut off during S3. This voltage rail requires approximately 6.6 A maximum current. This regulator is required in all designs.

### 15.2.7 5 V Dual

This rail is powered from the +5V ATX rail from the power supply during full-power operation and from 5 VSB during S3 or *Suspend-to-RAM*. There is a resistive drop through the 5 V dual switch that must be considered. Therefore, **no components** should be connected directly to the 5 V dual plane. On the 875 chipset Customer Reference Board, voltage regulators are the only devices on the 5 V dual rail.

*Note:* The voltage on the 5 V dual plane is not 5 V due to the resistive drop.

Note: This switch is not required in an ICH5 chipset based system that does not support STR.

### 15.2.8 5 V SB (Standby)

The 5 V SB power plane comes directly off the 5 V SB power rail from the ATX power supply and has two functions. One is to provide power to resume functions via a 3.3 V SB regulator for I/O devices off of the ICH5. The second function is to provide 2.6 V power to the memory devices during the S3 state. The ICH5 requires 3.3 V SB only due to the integrated 1.5 V SB regulator. It is recommended that the ATX power supply be capable of handling 2 A of SB current.

### 15.2.9 3.3 V SB (Standby)

The 3.3 V SB power plane is the output of a 5 V SB-to-3.3 V SB voltage regulator. The 3.3 V SB plane powers the resume well of the ICH5 and the PCI 3.3 VAUX suspend power pins. The 3.3 VAUX requirements state that during suspend, the system must deliver 375 mA to each wake-enabled card and 20 mA to each non-wake enabled card. During full-power operation, the system must be able to supply 375 mA to **each** card. Therefore, the total current requirement is:

Full-power Operation: 375 mA \* (number of PCI slots) Suspend Operation: 375 mA + 20 mA\* (number of PCI slots – 1)

In addition to the PCI 3.3 VAUX, the ICH5 suspend well power requirements must be considered. This regulator is required for all designs.

The integrated 1.5 V Standby regulator should be used to power the resume well of the ICH5. Connect the INTVRMEN signal to VCCRTC to enable the integrated voltage regulator. The VCCSUS1\_5 pins are grouped into three sets of signals: VCCSUS1\_5\_A, VCCSUS1\_5\_B, and VCCSUS1\_5\_C. Each group needs to be independently connected to its corresponding decoupling capacitor for optimum noise isolation. Only one decoupling capacitor is needed per VCCSUS1\_5 signal pin.

Note: Do not connect the three sets of VCCSUS1\_5 signal groups on the ICH5 together.

## 15.2.10 2.6 V SB (Standby)


The 2.6 V SB power plane is the output of the 5 V SB-to-2.6 V SB voltage regulator. The power plane is used solely for the DDR DIMMs during the S3 suspend state (some minimal 2.6 V rail current will also be supplied to the MCH). The suspend voltage regulator for system memory is controlled by the LATCHED\_BACKFEED\_CUT signal. This signal should be generated using the SLP\_S4# signal from the ICH5, rather than the SLP\_S5# signal, even if the platform does not support the S4 Sleep State. The SLP\_S4# logic in the ICH5 ensures that system memory will be properly initialized when returning from S4 and S5 states (note that the

LATCHED\_BACKFEED\_CUT signal is also derived from the SLP\_S3# and PS\_PWRGD signals, so as not to cause potential confusion). This regulator must be capable of sourcing 550 mA and is required for all designs. The 550 mA comes from 250 mA for the MCH, 107 for VREF, RCOMP, VOL, VOH circuitry, and 192 mA for the DRAM devices (64 devices for a fully-loaded system at 3 mA each).

## **15.3 Component Power Delivery Guidelines**

Large current swings cause the component voltage rails to drop below specified limits. To avoid this type of situation, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. The capacitors should be placed as close to the package as possible and rotated such that they set over power planes. This orientation minimizes the loop inductance (see Figure 15-2). The basic theory for minimizing loop inductance is to consider which voltage is on layer two (power or ground) and spin the decoupling capacitor with the opposite voltage towards the BGA (Ball Grid Array). This greatly minimizes the total loop inductance. It is recommended that for prototype board designs, the designer include pads for extra power plane decoupling capacitors.

#### Figure 15-2. Minimized Loop Inductance Example



## 15.3.1 Processor Power Delivery Guidelines

#### 15.3.1.1 Processor Power Requirements


Intel recommends using a regulator for the processor system board design that is compliant with the *Voltage Regulator-Down (VRD) 10.0 Design Guidelines*. The system board designer should properly place high-frequency and bulk-decoupling capacitors as needed between the voltage regulator and processor to ensure the voltage fluctuations remain within the processor electrical, mechanical, and thermal Specifications (see processor datasheet). See Table 15-1 for recommendations on the amount of decoupling needed.

Specifications for the processor voltage are contained in the processor datasheet. For guidance on correlating the die specifications to socket level measurements, refer to the *Voltage Regulator-Down (VRD) 10.0 Design Guidelines*.

The voltage tolerance of the load lines contained in the documents mentioned above help the system designer to achieve a flexible motherboard design solution for all different frequencies of the processor. Failure to meet the load line requirements when modeling the system power delivery may result in a system that is not upgradeable.

The processor requires local regulation due to its higher current requirements while maintaining power supply tolerance. For example, an on-board DC-to-DC converter converts a higher DC voltage to a lower DC voltage using a switching regulator. Distributing lower current at a higher voltage to the converter minimizes unwanted losses (I x R). More importantly, however, an on-board regulator regulates the voltage locally. This minimizes DC line losses by reducing motherboard resistance on the processor voltage. Figure 15-3 shows an example of the placement of the local voltage regulation circuitry.

In this section, North and South are used to describe a specific side of the socket based on the placement of the customer reference board shown in Figure 15-3. *North* refers to the side of the processor closest to the back panel and *South* refers to the side of the processor closest to the system memory.



#### Figure 15-3. 2 Phase VR Component Placement Example

# int<sub>el</sub>®

### 15.3.1.2 Decoupling Requirements

For the processor voltage regulatory circuitry to meet the transient specifications of the processor, proper bulk and high-frequency decoupling is required. The decoupling requirements for the processor power delivery in this case are shown in Table 15-1.

#### Table 15-1. Decoupling Requirements

Capacitance	Number	ESR (each)	ESL (each)	Filter	Notes
Al Polymer 560 μF	10	$5 \text{ m}\Omega$	4 nH	Output	1
1206 pkg 22 μF X5R	40	3.5 mΩ	1.4 nH	Output	1,2
Al Electrolytic 1200 $\mu\text{F}$ 16 V 2.1 A Ripple	4	22 mΩ	30 nH	Input	1
1206 pkg 4.7 μF	4	6 mΩ	1.1 nH	Input	1


#### NOTES:

1. The ESR, ESL, and ripple current values in this table are based on the values used in power delivery simulations used by Intel and they are not vendor specifications.

2. The decoupling should be placed as close as possible to the processor power pins. Table 15-1 details the recommended values and Figure 15-4 illustrates the recommended placement. The placement drawings shows sites for 10 AL Polymer capacitors and 40 1206 package 22 µF capacitors. The sites are populated as shown in Table 15-2. The voltage regulator designer should ensure that an adequate amount of decoupling is present such that the circuit meets the processor specifications.

#### Table 15-2. Decoupling Location


Туре	Number	Location
560 µF AL Polymer	10	North side of processor, as close as possible to the keep-out area for the retention mechanism.
22 µF	12	Inside the processor socket cavity; all sites stuffed.
22 µF	9	West side of the processor, as close to the socket as possible; all sites stuffed.
22 µF	19	East of processor socket; six sites stuffed.



#### Figure 15-4. Decoupling Placement


#### 15.3.1.3 Layout


Processor VCC shapes on both the top and bottom layers should be maximized, within the constraints of the FSB and PLL routing and placement requirements. The copper plane areas on processor VCC (and also GND) directly impact the motherboard parasitics for processor power delivery, which in turn impact the amount of bulk decoupling required to meet the Socket Load Line specification. Therefore, the most cost-effective design practice is to maximize processor VCC shapes in the processor area on both top and bottom layers. Figure 15-5 through Figure 15-9 show examples of how to use shapes to deliver power to the processor.



#### Figure 15-5. Top Layer Power Delivery Shape (VCC\_CPU)


Figure 15-6. Layer 2 Power Delivery Shape (VSS)





#### Figure 15-7. Bottom Layer Power Delivery Shape (VCC\_CPU)


The 22  $\mu$ F 1206 capacitors inside the socket cavity should be oriented such that the current flow through the capacitor field is maximized. This can be accomplished by orientating the capacitors in an east/west direction with the grounds on the inside. This can be seen in Figure 15-8.



#### Figure 15-8. Capacitor Orientation

The processor socket has 478 pins with 50-mil pitch. The routing of the signals, power, and ground pins will require creation of many vias. These vias cut up the power and ground planes beneath the processor resulting in increased inductance in of these planes. To provide the best path through the via field, it is recommended that the vias are shared for every two processor ground pins and every two processor power pins. Figure 15-9 illustrates this via sharing.





#### 15.3.1.4 VRD 10.0 Switching Network


The switching voltage regulators typically used for processor power delivery require the use of the feedback signal for output error correction. Previous socket 478 platforms required sensing the voltage regulator feedback from the socket or the system board voltage plane. For the 875P chipset platform using VRD10 controllers, Intel is evaluating whether die sense will provide a performance benefit verses socket sense. To provide maximum flexibility for this design, Intel recommends that the system bard be routed with an option for both socket feedback and die feedback. This design guide will be updated with final recommendation for either socket or die sense once the analysis has been completed.

The socket load line defined in the *Voltage Regulator-Down (VRD)10.0 Design Guidelines* is defined at pins AC14 (VCC\_CPU) and AC15 (VSS) and should be validated from these pins as well. These pins are located approximately in the center of the pin field on the North side of the processor. Socket feedback for the voltage regulator controller should therefore be taken close to this area of the power delivery shape using wide, low inductive traces.

The die loadline is defined at the processor VCC\_SENSE and VSS\_SENSE pins. The die feedback should be taken from these pins using wide, low inductive traces.

Four, 0  $\Omega$  resistors may be used as shown in Figure 15-10 to create a manufacturing stuffing option to implement either die or socket sense. Intel recommends populating the resistors for socket sense for initial board builds.

Figure 15-10. Routing of Feedback Signal



#### 15.3.1.5 Thermal Considerations

For a power delivery solution to meet the loadline requirements, it must be able to deliver a fairly high amount of current. This high amount of current also requires that the solution is able to dissipate the associated heat generated by the components and keep all of the components and the PCB within their thermal specifications. OEMs should evaluate their component configurations, system airflow, and layout to ensure adequate thermal performance of the processor power delivery solution.


Intel recommends that the 875P chipset system boards be designed to support the full Pentium 4 processor on 90 nm process loadline A guidelines. These guidelines include an  $I_{CC\_MAX}$  electrically for brief time periods. The voltage regulator solution should also be designed to support a minimum of VR\_TDC indefinitely within the envelope of operation conditions of the system. The VR\_TDC limits of the system board are typically governed by the system board thermal limits. Intel recommends that system boards designed to the above guidelines implement a VR thermal monitor circuit.

The voltage regulator shown is a two-phase solution with four FETs per phase. The layout is optimized to provide adequate thermal relief for the motherboard and other components. The voltage regulator thermal performance was validated using the Intel reference heatsink and the boxed processor heatsink in a representative chassis running in a 25 °C and 35 °C external ambient environment.

- *Note:* The specifications for Loadline B guidelines and I<sub>CC\_MAX</sub> of the processor are contained in the corresponding processor datasheet. The Intel Pentium 4 processor on 90 nm process datasheet includes both Loadline A and Loadline B specifications.
- *Note:* The recommendation for the VR\_TDC is contained in the *Voltage Regulator-Down (VRD)* 10.0 *Design Guidelines.*

The bi-directional PROCHOT# pin on the processor may be used to implement a thermal monitor for the processor VR. When PROCHOT# is asserted by a VR thermal monitor, the thermal control circuit in the processor will activate and will reduce the current consumption of the processor. This mechanism should only be used as a safety mechanism for the VR. The thermal monitor circuit should not degrade the processor performance during normal operation. PROCHOT# should only be asserted in the event of a failure that caused the VR over temperature. For this type of thermal monitor to act as a safety device for the system board, it is important that the thermal time constant of the VR be longer than the thermal time constant of the processor combined with its thermal solution. Figure 15-11 shows an example circuit that can be used as a VR thermal monitor.

#### Figure 15-11. Example VR Thermal Monitor Circuit




For this circuit implementation, the thermistor (THMSTR) should be placed in the hottest area of the VR. As the thermistor heats up, its resistance goes down. This creates an error voltage based on the resistance of the thermistor and the voltage reference provided by R1 and R2. The values of R1 and R2 should be adjusted to calibrate the circuit for a specific system board design so that it assert PROCHOT# when the VR reaches its thermal limit. The values for R1 and R2 in Figure 15-11 are included as an example. The value of R2 is adjusted to calibrate the circuit so that PROCHOT# is asserted when the VR reached its thermal limit in the system that it is in tended to operate. An adequate VR cooling solution should be implemented such that VR\_TDC current levels can be maintained indefinitely.


#### 15.3.1.6 Simulation

To completely model the system board, one must include the inductance and resistance that exists in the cables, connectors, PCB planes, pins, and body of components (e.g., resistors and capacitors), processor socket, and the voltage regulator module. More detailed models showing these effects are shown in Figure 15-12.





### Figure 15-12. Detailed Power Distribution Model for Processor with Voltage Regulator on System Board



#### Table 15-3. Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor Power Delivery Model Parameters

Segment	Resistance	Inductance
L1	0.27 mΩ	80 pH
L2	0.33 mΩ	113pH
L3	0.392 mΩ	104 pH
L4	0.829 mΩ	80.5 pH
L5	0.196 mΩ	52 pH
L6	0.329 mΩ	104 pH
L7	0.810 mΩ	78.6 pH
L8	0.64 mΩ	200 pH
L9	0.27 mΩ	80 pH


### 15.3.1.7 VCCVID Regulator Guidelines

The VCCVID power plane powers pins AF4 and AF3 of the processor and adheres to the following guidelines. Figure 15-14 shows an example of the VCCVID routing. For details on timing requirements for VCCVID refer to the processor datasheet.


- The output of the voltage regulator used to generate VCCVID should be no more than 1.5 inches away from pins AF3 and AF4 on the processor.
- The trace connecting the voltage regulator output to pins AF3 and AF4 should be as wide as practical, but no less than 25 mils.
- The trace connecting the voltage regulator output to pin AF3 and AF4 should have both a 0.1  $\mu$ F and a 1.0  $\mu$ F capacitor for decoupling. The 1.0  $\mu$ F capacitor should be located as close as possible to the output of the voltage regulator and the 0.1  $\mu$ F capacitor should be located as close as possible to pins AF3 and AF4 on the processor.
- The PG signal of the VCCVID regulator should be pulled up to VCCVID through a 2.43  $k\Omega$  resistor.

During power-on, the rising edge of the VCCVID power supply needs to be monotonic.

#### Figure 15-13. VCC\_VID Regulator Topology



#### Figure 15-14. Example of VCC\_VID Routing (Layer 1)




The bottom layer route is a straight route to the pin where it via's back to layer 1.

### 15.3.1.8 Processor Filter Specifications for VCCA, VCCIOPLL, and VSSA

VCCA and VCCIOPLL are required by the PLL clock generators on the processor's silicon. Since these PLLs are analog in nature they require quiet power supplies for minimum jitter. Jitter is detrimental to a system; it degrades external I/O timings, as well as internal core timings (i.e., maximum frequency). To prevent this degradation these supplies must be low pass filtered from VCC\_CPU. The general desired filter topology is shown in Figure 15-15. Not shown in the core is parasitic routing. Excluded from the external circuitry are parasitics associated with each component.

#### Figure 15-15. Typical VCCIOPLL, VCCA, and VSSA Power Distribution




The function of the filter is two-fold. It protects the PLL from external noise through low-pass attenuation; it also protects the PLL from internal noise through high-pass filtering. In general, Figure 15-15 forms an adequate description for the low-pass filter. For simplicity, we are addressing the recommendation for VCCA filter design. The same characteristics and design approach is applicable for the PLL filter design.

The AC low-pass specification, with input at VCC\_CPU and output measured across the capacitor, is as follows:

- < 0.2 dB gain in pass band
- < 0.5 dB attenuation in pass band < 1 Hz (see DC drop in next set of requirements)
- 34 dB attenuation from 1 MHz to 66 MHz
- 28 dB attenuation from 66 MHz to core frequency

The filter specification (AC) is graphically shown in Figure 15-16.

#### Figure 15-16. AC Filter Specification



#### NOTES:

1. Diagram not to scale.

2. No specification for frequencies beyond *fcore (core frequency)*.

3. Fpeak, if existent, should be less than 0.05 MHz.

Other requirements:

- Use shielded type inductor to reduce crosstalk.
- Capacitor, C1: 22  $\mu F$  33  $\mu F$  with a 20% tolerance. The ESL is  $\leq$  2.5 nH and the ESR  $\leq$  0.225  $\Omega$
- Inductor:  $10 \,\mu\text{H} \pm 25\%$ . Rdc =  $0.4 \pm 30\%$ . Self Resonant Frequency  $\geq 30$  MHz. IDC = 60 mA.
- Filter should support DC current of 100 mA.
- DC voltage drop from VCC CPU to VCCA should be < 70 mV.
- To maintain a DC drop of less than 70 mV, the total DC resistance of the filter from processor VCC to the processor socket should be a maximum of  $0.7 \Omega$ .

Other routing requirements:

- C1 should be within 600 mils of the VCCA and VSSA pins. An example of the component placement is shown in Figure 15-17.
- VCCA route should be parallel and next to VSSA route. (minimize loop area).
- A minimum of a 12-mil trace should be used to route the filter to the processor pins.
- The inductors (L1 and L2) should be close to the capacitor C1.
- It is recommended that the total resistance of DCR plus routing does not exceed 0.36  $\Omega$ . This results in a max drop of 36 mV for 100 mA maximum.

#### Figure 15-17. VCCA and VSSA Routing (Layer 1)





Figure 15-18. VCCA and VSSA Routing (Layer 4)



#### 15.3.1.9 Processor Power Sequencing

The Intel Pentium 4 processor on 90 nm process has specific power-up sequencing requirements. For additional information on this processor, contact your Intel field representative.

### 15.3.2 Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process and Loadline A Specifications

The main body of this document is for processor loadline B specifications. This section provides some of the differences between loadline B and loadline A. Refer to the  $Intel^{\mbox{\ensuremath{\mathbb{R}}}}$  Pentium 4 Processor on 90 nm Process Datasheet for the latest Loadline A specifications.

#### 15.3.2.1 Loadline Requirements

Platforms designed to Loadline A specifications should meet the loadline specifications shown in Table 15-4. Refer to the  $Intel^{\text{(B)}}$  Pentium <sup>(B)</sup> 4 Processor on 90 nm Process Datasheet and the Voltage Regulator-Down (VRD) 10.0 Design Guide for the latest information.

#### Table 15-4. Loadline Requirements

Parameter	Loadline B	Loadline A
Socket Loadline	1.30 mΩ	1.24 mΩ
VRD Tolerance Band	± 25 mV	± 19 mV

#### 15.3.2.2 Decoupling Requirements

For the processor voltage regulatory circuitry to meet the transient specifications of the processor, the bulk capacitor decoupling requirements have changed (see Table 15-5).

#### Table 15-5. Bulk Capacitor Decoupling Requirements

Parameter	Loadline B Bulk Capacitor Requirements	Loadline A Bulk Capacitor Requirements
Bulk Capacitors	560 µF	680 µF
ESR	5 mΩ	5 mΩ

#### 15.3.2.3 VR Component Tolerance Requirements

The output inductor tolerances and the current sense capacitor tolerances have changed to meet the 1.24 m $\Omega$  loadline (see Table 15-6). Refer to the Intel<sup>®</sup> 865G/865GV/865PE/865P Chipset Customer Reference Board Schematics Addendum For Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process In Loadline A Platforms for more details.

#### Table 15-6. Component Tolerance Requirements

Parameter	Loadline B Component Tolerance Requirements	Loadline A Component Tolerance Requirements
Output Inductor	25%	10%
Current Sense Capacitors	10% X7R	5% COG



#### 15.3.2.4 VR Resistor and Capacitor Changes

There are changes to the VR feedback resistors and capacitors to set the static loadline to  $1.24 \text{ m}\Omega$  and to set a no load offset of  $\pm 19 \text{ m}V$ . Refer to the *Intel*<sup>®</sup> 865G/865GV/865PE/865P Chipset Customer Reference Board Schematics Addendum for the Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor 90 nm Process and Loadline A Platforms for more details about the resistor and capacitor changes.

#### 15.3.2.5 Thermal Considerations

For a power delivery solution to meet the Loadline A requirements, it must be able to deliver a fairly high amount of current. This high amount of current also requires that the solution is able to dissipate the associated heat generated by the components and keep all of the components and the PCB within their thermal specifications. OEMs should evaluate their component configurations, system airflow, and layout to ensure adequate thermal performance of the processor power delivery solution.

The thermal solution requirements remain unchanged. Refer to the Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process Thermal and Mechanical Design Guidelines and the Power Delivery Thermal Management for 478-Pin Socket Based Platform Design Guidelines documents for the latest information.

Intel recommends that the Intel<sup>®</sup> 875P chipset family system boards be designed to support the full Pentium 4 processor on 90 nm process and Loadline A guidelines. These guidelines include an  $I_{CC\_MAX}$  electrically for brief time periods. The voltage regulator solution should also be designed to support a minimum of VR\_TDC indefinitely within the envelope of operation conditions of the system. The VR\_TDC limits of the system board are typically governed by the system board thermal limits.

Intel recommends the implementation of a bi-directional PROCHOT# based VR Thermal Monitor circuit for all Pentium 4 processor on 90 nm process platforms to enhance thermal robustness of VR designs.

The specifications for  $I_{CC\_MAX}$  of the Pentium 4 processor on 90 nm process are contained in the *Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process Datasheet*.

### 15.3.3 MCH Power Delivery Guidelines

Power is delivered to the MCH on all layers. Layer 1 provides 1.5 V to the HI, CSA, and AGP interfaces, and 2.6 V to the DDR interface. Layers 2 and 3 provide ground, while layer 4 provides 1.5 V core power.

### 15.3.3.1 DDR (2.6 V Power Plane)

Figure 15-19. DDR Power Plane (Layer 1)

To meet the timings for DDR, it is imperative that the DDR power plane to the MCH have as low of a DC impedance as possible. The voltage drop caused by the (ICC) delivered to the MCH DDR interface through the power plane resistance (R) plus the tolerance of the voltage regulator (VTOL) must be less than the voltage tolerance specified in the *Intel*<sup>®</sup> 875P Chipset Datasheet:

 $(Icc^{*}R) + Vtol of Regulator \leq Vtol specified in datasheet$ 

To accomplish this, it is very important to use wide, unobstructed planes with good current carrying capability. An example of this is shown in Figure 15-19 and Figure 15-20.





Figure 15-20. 2.6 V DDR Power Plane (Layer 2)


#### 15.3.3.2 VTT (MCH FSB Power Plane)






intel®





#### 15.3.3.3 Hub, CSA, AGP, and Core Interface (1.5 V Power Plane)

Figure 15-23. 1.5 V Power Plane (Layer 1)









Figure 15-25. 1.5 V Power Plane (Layer 4)



## int<sub>el</sub>®

### 15.3.3.4 Decoupling Recommendations

The following guidelines are recommended for an optimal MCH power delivery. These guidelines will minimize power noise and signal integrity issues. These guidelines are not intended to replace thorough system validation of the 875P chipset-based products.

#### Table 15-7. High-Frequency Decoupling Requirements for the MCH


Power Rail	Decoupling Requirements	Decoupling Type (Pin Type)	Decoupling Placement	
	(1) 0.47 μF	Edge Caps <sup>2</sup>	As close to ball A24 as possible	
	(1) 0.47 μF	Edge Caps <sup>2</sup>	As close to ball A20 as possible	
VTT (MCH FSB)	(1) 0.47 μF	Edge Caps <sup>2</sup>	As close to ball A15 as possible	
	(1) 0.22 μF	Edge Caps <sup>2</sup>	As close to ball A10 as possible	
	(1) 0.1 μF	Power Plane Decoupling	As close to MCH as possible	
	(1) 0.47 μF	Edge Cap <sup>2</sup>	As close to ball AE1 as possible	
VCC_AGP	(1) 0.1 μF	Edge Cap <sup>2</sup>	As close to ball AA1 as possible	
	(1) 0.1 μF	Edge Cap <sup>2</sup>	As close to ball T1 as possible	
	(1) 0.1 μF	Edge Cap <sup>2</sup>	As close to ball AN8 as possible	
VCC_HI	(1) 0.22 μF	Edge Cap <sup>2</sup>	As close to ball AN5as possible	
	(1) 0.1 μF	Edge Cap <sup>2</sup>	As close to ball D33 as possible	
	(1) 0.47 μF	Edge Cap <sup>2</sup>	As close to ball AN30 as possible	
	(1) 0.22 μF	Edge Cap <sup>2</sup>	As close to ball AN22 as possible	
VCCDDR	(1) 0.1 μF	Edge Cap <sup>2</sup>	As close to ball AN18 as possible	
	(1) 0.22 μF	Edge Cap <sup>2</sup>	As close to ball AD33 as possible	
	(1) 0.47 μF	Edge Cap <sup>2</sup>	As close to ball P33 as possible	
	(1) 0.1 μF	Power Plane Decoupling	As close to MCH as possible	

#### NOTE:


1. Unless otherwise noted, capacitors should be placed less than 100 mils from the package.

2. Edge capacitors must not have vias in the trace from the capacitor to the MCH solder ball.





#### Figure 15-26. MCH High-Frequency Decoupling Capacitor Placement



#### Figure 15-27. MCH Bulk Decoupling Capacitor Placement

#### Table 15-8. Bulk Decoupling Requirements for MCH


Plane	Decoupling Requirements	Decoupling Placement	
VTT (MCH FSB)	(1) 0.1 μF (1) 0.47 μF (1) 1.0 μF (2) 4.7 μF (1) 470 μF	Place on MCH VTT plane using good layout practices. For example, place the smaller value capacitors closer to the MCH than the higher value capacitors.	
VCCDDR	(1) 22 μF (1) 4.7 μF	Place at the 2.6 V power plane transitions to layer 1 at the MCH.	
VCC (MCH core)	10 μF	Place as close to where the 1.5 V Core and 1.5 V AGP/CSA planes diverge.	

### 15.3.4 MCH Filter Specifications

#### 15.3.4.1 Plane Filter

The 1.5 V core power needs to be filtered between pins to the 1.5 V AGP, HI, and CSA power pins. This is easily accomplished by having two separate power floods into the MCH for 1.5 V power. One power flood will be on layer 4 which will supply 1.5 V power for the core, while on layer 1 the 1.5 V power flood will supply power for AGP, HI, and CSA. To filter these planes, each flood will need to be referenced to ground and at the point where the two planes separate, there needs to be one 0805 10  $\mu$ F Y5V capacitor.

#### Figure 15-28. MCH Filter Topology for 1.5 V Core



#### 15.3.4.2 Analog Filters

In addition to the plane filters, there are an additional four analog filter circuits that are required for the MCH's VCCA\_DDR and VCCA\_FSB pins. All of the filters require an inductor.

#### Table 15-9. MCH Analog Filter Requirements


Required Filters	Filter Current Capability (mA)	Filter DC Resistance (Ω) <sup>1</sup>	Max DC Drop (mV) <sup>2</sup>	Pass Band Gain (dB)	f1	f2	Attenuation from f1 to f2 (dB)
VCCA_FSB	30	2.3	70	<+0.2, >-0.5	50 MHz	800 MHz	-30
VCCA_DDR	1000	0.070	70	<+0.2, >-0.5	50 MHz	400 MHz	-30

#### NOTES:

1. Filter DC resistance is the inductor resistance + MB routing resistance.

2. DC drop across filter includes voltage drop across the inductor and across the MB trace.

#### Figure 15-29. MCH Analog Filter Topologies



The recommended component values for the filter are:

#### Component Value Package Type VCCA\_DDR Filter VCC 1.5 V R 0Ω NA $L^1$ 1210 1 μH C1 NA NA C2 100 μF Aluminum C3 0.1 µF 0603 VCCA\_FSB Filter VCC 1.5 V R 0Ω NA L<sup>2</sup> 82 μH 1210 C1 NA NA C2 100 μF Aluminum C3 0603 0.1 μF

#### **Table 15-10. MCH Analog Filter Components**

#### NOTES:


1. The DCR of the inductor must be < 50 m  $\Omega$ .

2. The DCR of the inductor must be  $\leq 2.1\Omega$ .


The VCCA AGP does not require a filter, but it does need to connect to the 1.5 V core power plane.

The VCCA DDR trace is carrying 1 Amp of current and DC resistance of this trace needs to be kept at or below 50 m $\Omega$ . To do this, it is recommended that VCCA DDR be routed with a trace width of 50 mils whenever possible. When routing under the MCH ball field, it is acceptable to neck the trace down to 35 mils. Figure 15-30 and Figure 15-31 show an example of the recommended routing.

#### Figure 15-30. Layer 1 VCCA\_DDR



#### Figure 15-31. Layer 4 VCCA\_DDR



#### 15.3.4.3 MCH Power Sequencing Requirements

the following timings must be met for the MCH:

- MCH\_VTT must come up at the same time or after the processor core voltage under all conditions.
- MCH\_VTT must come up at least 1 ms before the processor's PWRGOOD pin is asserted.
- GCLKIN must be valid at least 10 µs prior to the rising edge of PWROK.
- HCLKN/HCLKP must be valid at least 10 µs prior to the rising edge of RSTIN#.
- The MCH core VCC must be held at a nominal (>95%) level for at least 30 µs after PWROK is de-asserted. Also, the 2.6 V rail should be able to supply the nominal MCH current (not to exceed maximum specifications documented in the datasheet) until 100 ns after PWROK to the MCH is de-asserted (S3 entry) and 100 ns before PWROK is re-asserted (S3 exit).
- If the MCH PWROK and ICH5 PCIRST# signals are de-asserted, then power must be fully cycled on the platform to ensure proper MCH operation.

### 15.3.5 DDR DIMM Power Deliver


#### 15.3.5.1 2.6 V Power Delivery

The 2.6 V power is delivered on layers 1 and 4. On layer 1 there is room to make a copper flood under the channel B DIMMs. This copper flood forms a parallel plate capacitor with the ground plane on layer 2. Due to the ground referencing requirements for DDR, for channel A power delivery, there is no room to pour a flood under the DIMM connectors; thus, wide power fingers are used instead. It is necessary to get as many wide power fingers on layer 4 and layer 1 as possible for clean power delivery. To meet DDR timings, it is important to make sure that DC resistance of the 2.6 V power plane is as low as possible. Figure 15-32 and Figure 15-33 show an example of this power delivery scheme.


#### 15.3.5.2 1.3 V VTT Power Delivery

The 1.3 V VTT power is delivered on layer 1 for both the channel A and channel B DIMMs through a 'U' shaped power plane around the channel B DIMMs. Figure 15-32 and Figure 15-33 show an example of this power delivery scheme.

#### Figure 15-32. DDR DIMMs Layer 1 Power Delivery



#### Figure 15-33. DDR DIMMS Layer 4 Power Delivery




In

#### 15.3.5.3 DDR DIMMs Decoupling


#### Table 15-11. DDR DIMMs Decoupling

Pin	Decoupling Requirements	Decoupling Type (Pin Type)	Decoupling Placement
VCC_2.6	(42) 0.1 μF	Decoupling Capacitors	As close to power the DIMM power pins as possible and sprinkled through out the DDR power flood.
VTT_1.3	(54) 0.1 μF	Decoupling Capacitors	As close to termination resistors as possible

#### Figure 15-34. DDR DIMM High-Speed Decoupling



#### Figure 15-35. DDR DIMM VTT High-Speed Decoupling



#### Table 15-12. Bulk Decoupling Requirement for DIMMs

Pin	Decoupling Requirements	Decoupling Placement
VCC_2.6	(1) 4.7 μF (1) 22 μF (1) 333 μF (1) 560 μF (4) 470 μF	Place at output of the VR as close to the DIMMs as possible. Place at each corner of the DIMMs.
VTT_1.3	(1) 4.7 μF (1) 470 μF (1) 1500 μF	Place at output of the VR as close to the DIMMs as possible.

### 15.3.6 Intel<sup>®</sup> ICH5 Power Delivery Guidelines

#### 15.3.6.1 Power Supply PS\_ON Consideration

If a pulse on SLP\_S3# or SLP\_S5# is short enough ( $\sim 10 - 100$  ms) such that PS\_ON is driven active during the exponential decay of the power rails, a few power supply designs may not be designed to handle this short pulse condition. In this case, the power supply will not respond to this event and never power back up. These power supplies would need to be unplugged and replugged to bring the system back up. Power supplies not designed to handle this condition must have their power rails decay to a certain voltage level before they can properly respond to PS\_ON. This level varies with affected power supply.

The ATX specification does not specify a minimum pulse width on PS\_ON de-assertion, which means power supplies must be able to handle any pulse width. This issue can affect any power supply (beyond ATX) with similar PS\_ON circuitry. Due to variance in the decay of the core power rails per platform, a single board or chipset silicon fix would be non-deterministic (may not solve the issues in all cases).

The platform designer must ensure that the power supply used with the platform is not affected by this issue.

#### 15.3.6.2 SLP\_S4# Assertion Width

When removing and reapplying power to the DRAM, the DRAMs need to see the power supply down for a minimum period of time before it may be treated as a "cold reset" and safely power up. All cases in which the DRAM power is removed could potentially be a problem if the minimum time requirement is not met. This potentially could occur during resume from S4/S5. To address this potential issue, the ICH5 has implemented timers to help ensure that this minimum period of time is met.

The aforementioned time is the assertion width of SLP\_S4#. If the assertion width is less than the minimum period of time set in SLP\_S4# Minimum Assertion Width register (D31:F0, offset A4h), the ICH5 has provided a means to help ensure that this minimum time is met. The amount of time required to safely power up is DRAM-specific.

To correctly set this value in the BIOS, the VCC\_DDR ramp down time from SLP\_S4# signal going active must first be measured. Measurements should be made from the assertion of SLP\_S4# until the complete deassertion of VCC\_DDR -> 0 V. On the Intel Customer Reference Board (CRB), the 2.6 V ramp down time is less than 1 sec; therefore, the BIOS can program ICH5 Device#31 Function#0 Register A4h, bits 5:4 to a value of "11b" (i.e., SLP\_S4# minimum assertion width of 1 to 2 seconds).

This feature can be disabled using bit 3 of the same register.

#### 15.3.6.3 3.3 V/1.5 V Power Sequencing

There are no power sequencing requirements for the associated 3.3 V/1.5 V rails or the rail of the ICH5. However, it is generally good design practice to power up the core before or at the same time as the other rails.




#### 15.3.6.4 3.3 V/V5REF Sequencing

V5Ref is the reference voltage for the 5 V tolerant input buffers on the ICH5. V5REF must be powered up before VCC3\_3, or after VCC3\_3 within 0.7 V. Also, 5VREF must also power down after VCC3\_3 or before VCC3\_3 within 0.7 V. These rules must be followed to ensure the safety of the ICH5. If the rule is violated, internal diodes will attempt to draw power sufficient to damage the diodes from the VCC3\_3 rail. Figure 15-36 shows a sample implementation of how to satisfy the V5REF/VCC3\_3 sequencing rule.

This rule also applies to V5REF\_Sus and VccSus3\_3. However, in most platforms, the VccSus3\_3 rail is derived from the 5 VSB through a voltage regulator and therefore, the VccSus3\_3 rail will always come up after the VccSus5 rail. As a result, V5REF\_Sus (which is derived directly from VccSus5) will always be powered up before VccSus3\_3 and thus circuitry to satisfy the sequence requirement is not needed. However, in platforms that do not derive the VccSus3\_3 rail from the VccSus5 rail, this rule must be observed in the platform design as described above. See Figure 15-36.

#### Figure 15-36. Example 3.3 V/V5REF Sequencing Circuitry



### 15.3.6.5 Intel<sup>®</sup> ICH5 Power Delivery

Power delivery to the ICH5 is accomplished on all four layers.





Figure 15-37. Intel<sup>®</sup> ICH5 Layer 1 Power Delivery

Figure 15-38. Intel<sup>®</sup> ICH5 Layer 2 Power Delivery



To reduce noise coupling from the ICH5 core plane to the ICH5 SATA power plane, it is recommended that the two rails be separated on the motherboard even though they are powered by the same voltage regulator. A split should be made in the 1.5 V core power plane to isolate the



SATA/USB power balls (W6–W11, AA6, AB6, W19, E22, C24, F14, F15, E15) from the core power balls (H24, J19, K19, L19, P19, N23, R6, R10, R12, M15, N15, K10, K12, K13). Figure 15-39 and Figure 15-40 show examples of this split.

#### Figure 15-39. Layer 2 Close Up






Figure 15-40. Layer 2 Close Up








### 15.3.6.6 Intel<sup>®</sup> ICH5 Decoupling

The ICH5 is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this type of situation, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the amount of decoupling capacitors specified in Table 15-13 to ensure the component maintains stable supply voltages. The capacitors should be placed as close to the package as possible (100 mils nominal). It is recommended that for prototype board designs the designer include pads for extra power plane decoupling capacitors.

### Table 15-13. Decoupling Requirements for Intel<sup>®</sup> ICH5


Pin	Capacitor	Quantity	Decoupling Type (Pin Type)	Decoupling Placement
VCC3_3	0.1 μF	6	Decoupling capacitor	Place near balls A1, A7, H1, P1, AD12, and AD21
VccSus3_3	0.1 μF 0.01 μF 1.0 μF	3 1 1	Decoupling capacitor	Place 0.1 $\mu$ F capacitor near balls A15, A23, and V1 Place additional capacitors near balls A17, A19, and A21
V_CPU_IO	0.1 μF	1	Decoupling capacitor	Place near ball T24
Vcc1_5	0.1 μF 0.01 μF	4 1	Decoupling capacitor	Place 0.1 $\mu\text{F}$ capacitors near balls L24, C24, D8, G24, M24, and AD18
				Place 0.01 $\mu$ F capacitor near ball AD18
VccSus1_5_A	0.01 μF	1	Decoupling capacitor	Place capacitor for VccSus1_5_A near ball A19. See Figure 15-42
VccSus1_5_B	0.01 μF	1	Decoupling capacitor	Place capacitor for VccSus1_5_B near ball AD4. See Figure 15-42
VccSus1_5_C	0.01 μF	1	Decoupling capacitor	Place capacitor for VccSus1_5_C near ball A7. See Figure 15-42
V5REF	0.1 μF	1	Decoupling capacitor	Place near ball A8
V5REF_Sus	0.1 μF	1	Decoupling capacitor	Place near ball A17
VccRTC	0.1 μF	2	Decoupling capacitor	Place near ball AD11
VccUSBPLL	0.1 μF 0.01 μF	1	Decoupling capacitor	Place near ball D24
VccSATAPLL	0.1 μF 0.01 μF	1 1	Decoupling capacitor	Place near ball AD6

**NOTE:** Capacitors should be placed less than 100 mils from the package.



#### Figure 15-42. Intel<sup>®</sup> ICH5 Decoupling Capacitor Placement for VccSus1\_5

Figure 15-43. Intel<sup>®</sup> ICH5 Example Decoupling Capacitor Placement



This page is intentionally left blank.

EMI Design Guidelines

### **EMI Design Guidelines**

This section is intended to provide electrical and mechanical design engineers with information that will aid in developing a platform that will meet government EMI regulations. The following are general EMI design considerations. Processor shielding, differential and spread spectrum clocking, and the test methodology impact to FCC Class B requirements are specifically discussed.

Designers should be aware that implementing all the recommendations in this guideline will not guarantee compliance to EMI regulations. Rather, these guidelines may help to reduce the emissions from processors and motherboards and make chassis design easier.

### 16.1 Terminology

**INtel**®

**Electromagnetic Interference (EMI)** – electromagnetic radiation from an electrical source that interrupts the normal function of an electronic device.

**Electromagnetic Compatibility (EMC)** – the successful operation of electronic equipment in its intended electromagnetic environment.

### **16.2 Brief EMI Theory**

Electromagnetic energy transfer can be viewed in four ways: radiated emissions, radiated susceptibility, conducted emissions, and conducted susceptibility. For system designers, reduction of radiated and conducted emissions is the way to achieve EMC compliance. Susceptibility is typically not a major concern in the server environment although it may be more important in an industrial environment.

The main component of EMI is a radiated electromagnetic wave that consists of both electric (E-fields) and magnetic (H-fields) waves traveling together and oriented perpendicular to one another. Although E- and H-fields are intimately tied together, they are generated by different sources. E-fields are created by voltage potentials while H-fields are created by current flow. In a steady state environment (where voltage or current is unchanging), E- and H-fields are also static and of no concern to EMI. Changing voltages and currents are of concern since they contribute to EMI. If a dynamic E-field is present, then there must be a corresponding dynamic H-field, and vice versa. Motherboards with fast processors will generate high-frequency E- and H-fields from currents and voltages present in the component silicon and signal traces.

Two methods exist for minimizing E- and H-field system emissions: prevention and containment. Prevention is achieved by implementing design techniques that minimize the ability of the motherboard to generate EMI fields. Containment is used in a chassis environment to contain radiated energy within the chassis. Careful consideration of board layout, trace routing, and grounding may significantly reduce a motherboards' radiated emissions and make the chassis design easier.

### **16.3 EMI Regulations and Certifications**

Original Equipment Manufacturers (OEMs) ensure EMC compliance by meeting EMI regulatory requirements. System designers must ensure that their computer systems do not exceed the emission limit standards set by applicable regulatory agencies. Regulatory requirements referenced in this document include:

- United States Federal Communication Commission (FCC) Part 15 Class B
- International Electrotechnical Commission's International Special Committee on Radio Interference (CISPR) Publication 22 Class B limits

The FCC rules are viewed to require any OEM who sells an "off-the-shelf" motherboard in the United States to pass an open chassis test. Open chassis testing is defined as removing the chassis cover (or top and 2 sides) and testing for EMI compliance (although permitted emission levels are allowed to be higher). Removing the cover greatly reduces the shielding provided by the chassis and increases the amount of EMI radiation. The purpose of this regulation is to ensure that system boards have reasonable emission levels since they are one of the main contributors to EMI.

### 16.4 EMI Design Considerations

The following sections discuss design techniques that may be applied to minimize EMI emissions. Some ideas have been incorporated into Intel-enabled designs (differential clock drivers, selective clock gating, etc.) and some must be implemented by motherboard designers (trace routing, clocking schemes, etc.).

### **16.4.1** Spread Spectrum Clocking (SSC)

Spread Spectrum Clocking is defined as continuously ramping (or modulating) the processor clock frequency over a predefined range (see Figure 16-1). SSC reduces radiated emissions by spreading the radiated energy over a wider frequency band (see Figure 16-2). Thus, instead of maintaining a constant system frequency, SSC modulates the clock frequency along a predetermined path (or modulating profile). Figure 16-1 shows an example of a predetermined modulation frequency. The modulation frequency is usually selected to be larger than 30 kHz (above the audio band) while small enough not to upset system timings (less than 0.8% of the clock frequency). SSC has been demonstrated to effectively reduce peak radiation levels, making EMC compliance easier to achieve.

To conserve the minimum period requirement for bus timing, the SSC clock is modulated between fnom and  $(1-\delta)$ \*fnom where fnom is the nominal frequency for a constant frequency clock. The" $\delta$ " specifies the total amount of spreading as a relative percentage of fnom. The modulation percentage is always a function of 1- $\delta$  and not 1+ $\delta$ , as increasing the clock frequency above the rated speed of the processor may cause unpredictable operation.








Figure 16-2. impact of Spread Spectrum Clocking on Radiated Emissions



### 16.4.2 Differential Clocking

Differential clocking requires that the clock generator supply both clock and clock-bar traces. Clock-bar has equal and opposite current as the primary clock and is also 180 degrees out of phase. To maximize the benefit of differential clocking, both clock lines must be routed parallel to each other for their entire length. Devices connected to the clock must also be designed to accept both the clock and clock-bar signals.

EMI reduction due to differential clocking is caused by H-field cancellation. Since H-field orientation is generated by and is dependent upon current flow, two equal currents flowing in opposite directions and 180 degrees out of phase will have their H-fields cancelled (see Figure 16-3). Lower H-fields will result in reduced EMI radiation.



#### Figure 16-3. Cancellation of H-fields Through Inverse Currents

Differential clocking can also reduce the amount of noise coupled to other traces, which improves signal quality and reduces EMI. I/O signals are particularly important because they often leave the system chassis (serial and parallel ports, keyboards, mouse, etc.) and will radiate noise that has been induced onto them. A single-ended clock's return path is usually a reference plane, which is shared by other signals/traces. When noise is created on a single-ended clock, the noise will appear on the reference plane and may be coupled to I/O traces. A differential clock's return path is the clock-bar signal/trace, which is more isolated than the reference plane and minimizes potential I/O trace coupling.

For best results, the trace lengths and routing of the clock lines must be closely matched and spacing between the two traces should be kept as small as possible. This will minimize loop area and maximize H-field cancellation. In addition, the real and parasitic terminations of each signal of a differential pair should be the same. Also, the skew between the signal level transitions on the two lines must be small compared to the rise time of the level transitions.

Placing ground traces on the outside of the differential pair may further reduce emissions. Intermediate vias to ground may be needed to reduce the opportunity for re-radiation from the ground traces themselves. Distance between vias should be less than <sup>1</sup>/<sub>4</sub> of a wavelength of the fifth harmonic of the processor core frequency.

#### 16.4.3 PCI Bus Clock Control

Experimental data has indicated a reduction in EMI may be possible by disabling the clocks to unused (and therefore unterminated) PCI slots. CK409, the clock chip that has been specified and designed for this platform, supports individual control of the various PCI clocks. Designers have the option to enable or disable individual PCI clocks depending upon their specific system configuration requirements. Refer to the *CK409 Clock Synthesizer Design Guidelines* for details on how to configure the PCI clocks.

#### 16.4.4 EMI Test Capabilities

FCC regulations in the United States specify the maximum test frequency for products with clocks in excess of 1 GHz is five times the highest clock frequency or 40 GHz, which ever is lower. OEMs are advised to inquire into the capabilities of their preferred EMC test lab to ensure they are able to scan up to the required frequency range.

History indicates that processor performance and frequency double approximately every two years. With this in mind, it would be advisable to be prepared for the frequencies that will need to be scanned in the next few years.

Since the FCC rules ultimately require testing to 40 GHz, commercial test equipment has been developed which is capable of making measurements to that frequency. Although it will be some time before processors require testing at this frequency, it may be cheaper to upgrade to 40 GHz now rather than making several intermediate steps.

It is also possible to upgrade various parts at different times. The spectrum analyzer may be upgraded to 40 GHz today while only obtaining the necessary antennas to support the initial processor frequencies. As processor speed increases, the necessary antennas and cables could be purchased which would support testing to the higher levels. Cost flexibility in antenna selection is probably the greatest, as different antenna designs are necessary for different frequency ranges.

This page is intentionally left blank.

### Schematic Checklist

17

This checklist highlights design considerations that should be reviewed prior to manufacturing a motherboard that implements the 875P chipset.

#### 17.1 **Processor Interface**

#### 17.1.1 Processor Connector / MCH Items

Checklist Items	Connections/Recommendations	Comment
ADS#	<ul><li>Connect to ADS# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
BNR#	<ul><li>Connect to BNR# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
BPRI#	<ul><li>Connect to BPRI# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock Input     Signal
BR0#	<ul> <li>Connect to BREQ0# pin on the MCH.</li> <li>Terminate to VCC (processor core) through a 200 Ω ± 5% resistor external pull-up.</li> </ul>	<ul> <li>The chipset contains on die termination for the BREQ0# signal. The processor does not contain on die termination for this particular AGTL+ signal thus external termination is required only on the processor end.</li> <li>AGTL+ Common Clock I/O Signal. Refer Section 5.1.6.4</li> </ul>
RESET#	<ul> <li>Connect to the CPURST# on the MCH.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor near the processor.</li> </ul>	<ul> <li>The chipset contains on die termination for the CPURST# signal. The processor does not contain on die termination for this particular AGTL+ signal thus external termination is required only on the processor end. RESET# termination should equal the resistance value of on die AGTL+ termination resistance (Rtt) value.</li> <li>AGTL+ Common Clock Input</li> </ul>
		Signal. Refer Section 5.1.6.4
DBSY#	<ul><li>Connect to DBSY# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
DEFER#	<ul><li>Connect to DEFER# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock Input     Signal
DBI[3:0]#	<ul><li>Connect to DINV[3:0]# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Source Synch I/O Signal



Checklist Items	Connections/Recommendations	Comment
DRDY#	<ul><li>Connect to DRDY# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
A[31:3]#	<ul><li>Connect to HA[31:3]# pins on MCH.</li><li>No other termination required.</li></ul>	<ul> <li>Chipset does not support extended addressing over 4 GB, leave A[35:32]# unconnected.</li> <li>AGTL+ Source Synch I/O Signal</li> </ul>
ADSTB[1:0]#	<ul><li>Connect to HADSTB[1:0]# pins on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Source Synch I/O Signal
D[63:0]#	<ul><li>Connect to HD[63:0]# pins on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Source Synch I/O Signal
DSTBP[3:0]#	<ul><li>Connect to HDSTBP[3:0]# pins on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Source Synch I/O Signal
DSTBN[3:0]#	<ul> <li>Connect to HDSTBN[3:0]# pins on MCH.</li> <li>No other termination required.</li> </ul>	AGTL+ Source Synch I/O Signal
HIT#	<ul><li>Connect to HIT# pin on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
HITM#	<ul><li>Connect to HITM# pin on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
LOCK#	<ul><li>Connect to HLOCK# pin on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock I/O Signal
REQ[4:0]#	<ul><li>Connect to HREQ[4:0]# pin on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Source Synch I/O Signal
TRDY#	<ul><li>Connect to HTRDY# pin on MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock Input Signal
PROCHOT#	<ul> <li>Connect to PROCHOT# on VRD and MCH.</li> <li>Terminate to VCC (processor core) through a 120 Ω - 140 Ω ± 5% resistor.</li> </ul>	Asynch GTL+ Input/Output Signal. Refer to Section 5.1.6.7
RS[2:0]#	<ul><li>Connect to RS[2:0]# pin on the MCH.</li><li>No other termination required.</li></ul>	AGTL+ Common Clock Input Signal

### 17.1.2 Processor Connector / Intel<sup>®</sup> ICH5 Items

Checklist Items	Connections/Recommendations	Comment
A20M#	<ul> <li>Connect to A20M# pin on the Intel<sup>®</sup> ICH5.</li> <li>No other termination required.</li> </ul>	Asynch GTL + Input Signal. Refer to Refer to Section 5.1.6.2
FERR#	<ul> <li>Connect to FERR# pin on the ICH5.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor near ICH5.</li> </ul>	<ul> <li>This output signal is not terminated on the processor. Termination is required on system board.</li> <li>Asynch GTL + Output Signal. Refer to Section 5.1.6.1</li> </ul>
IGNNE#	<ul><li>Connect to IGNNE# pin on the ICH5</li><li>No other termination required.</li></ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.2
INIT#	<ul> <li>Connect to INIT# pin on the ICH5 and to FWH through voltage translation.</li> <li>Level shifting is required to meet the input logic levels of the flash BIOS.</li> </ul>	Asynch GTL + Input signal. Refer to Section 5.1.6.5
LINT[1:0]	<ul> <li>LINT0/INTR connects to INTR on ICH5.</li> <li>LINT1/NMI connects to NMI on ICH5.</li> <li>No other termination required.</li> </ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.2
PWRGOOD	<ul> <li>Connects to CPUPWRGD/GPO49 in ICH5.</li> <li>Terminate to VCC (processor core) through a 300 Ω ± 5% resistor near processor.</li> </ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.6
SLP#	<ul><li>Connect to CPUSLP# on the ICH5.</li><li>No other termination required.</li></ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.2
SMI#	<ul><li>Connect to SMI# pin on the ICH5.</li><li>No other termination required.</li></ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.2
STPCLK#	<ul><li>Connect to STPCLK# pin on the ICH5.</li><li>No other termination required.</li></ul>	Asynch GTL + Input Signal. Refer to Section 5.1.6.2

#### 17.1.3 Processor Connector Only Items

Checklist Items	Connections/Recommendations	Comment
A[35:32]#	No Connection	<ul> <li>Chipset does not support extended addressing over 4 GB, leave A[35:32]# unconnected.</li> <li>AGTL+ Source Synch I/O</li> </ul>
AP[1:0]#	No connection if unused.	<ul> <li>Chipset does not support parity protection on the address bus.</li> <li>AGTL+ Common Clock I/O Signal</li> </ul>
BCLK0	<ul> <li>Connect to CPU0 on the CK409 through a 33 Ω ± 5% resistor.</li> <li>Terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	FSB Clock Signal. Refer to Section 4.1
BCLK1	<ul> <li>Connect to CPU0# on the CK409 through a 33 Ω ± 5% resistor.</li> <li>Terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	FSB Clock Signal. Refer to Section 4.1
BOOTSELECT	Connect to dual loadline select circuitry.	Refer Section 5.1.6.10
BPM[5:0]#	<ul> <li>Connect to BPM[5:0] on the ITP header.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor place near the processor.</li> <li>Pull up to VCC (processor core) using a 20 Ω - 1 kΩ resistor if no interposer support</li> </ul>	AGTL+ Common Clock I/O Signal
BINIT#	No Connect if unused.	Chipset does not support this signal. AGTL+ Common Clock I/O Signal
BSEL0	<ul> <li>Connect to MCH's BSEL0 pin and FSA pin on CK409.</li> <li>1 kΩ pull-up to 3.3 V required at CK409.</li> <li>MCH requires divider for 1.5 V tolerant inputs</li> </ul>	Refer Section 5.1.6.18
BSEL1	<ul> <li>Connect to MCH's BSEL1 pin and FSB pin on CK409.</li> <li>1 kΩ pull-up to 3.3 V required at CK409.</li> <li>MCH requires divider for 1.5 V tolerant inputs</li> </ul>	Refer Section 5.1.6.18
COMP[1:0]	<ul> <li>Terminate to GND through a 61.9 Ω ± 1% resistor.</li> <li>Minimize the distance from termination resistor and processor pin.</li> </ul>	Refer to Section 5.1.6.9
DBR#	<ul> <li>Connect to front panel header and switches.</li> <li>8.2 kΩ pull-up to VCC Sus3_3 near Intel<sup>®</sup> ICH5 and connect to system reset logic (front-panel reset).</li> <li>Can be left NC for no interposer support</li> </ul>	
DP[3:0]#	No connection if unused.	<ul> <li>Chipset does not support parity protection on the data bus.</li> <li>AGTL+ common clock I/O signal</li> </ul>

Checklist Items	Connections/Recommendations	Comment
IERR#	<ul> <li>No connection if unused.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor from the processor if used.</li> </ul>	<ul> <li>Asynch GTL + output signal</li> <li>Refer to Section 5.1.6.3</li> </ul>
GTLREF[3:0]	<ul> <li>Connect to a resistor divider consisting of a 200 Ω ±1% pull-up to VCC (processor core) and a 169 Ω ±1% pull-down to GND.</li> <li>Decouple with a 0.1 μF or 1.0 μF at the voltage divider circuit, and through a 220 pF at the processor pin.</li> <li>Connect 0.63*VCC_AVG divider to one of the 4 GTLREF pins. Others are NC.</li> </ul>	Refer to Section 5.1.6.13
ITP_CLK0	<ul> <li>Connect to CPU1# on CK409 through a 33 Ω ± 5% resistor.</li> <li>Terminate to GND through a 49.9 Ω ± 1% resistor.</li> <li>Connect to NC for no interposer support</li> </ul>	FSB clock signal
ITP_CLK1	<ul> <li>Connect to CPU1# on CK409 through a 33 Ω ± 5% resistor.</li> <li>Terminate to GND through a 49.9 Ω ± 1% resistor.</li> <li>Connect to NC for no interposer support</li> </ul>	FSB clock signal
OPTIMIZED / COMPAT# (Intel Pentium 4 processor on 90 nm process) IMPSEL (Pentium 4 processor on 0.13 micron process)	No connection	
MCERR#	No connection if unused.	Chipset does not support this signal.
RSP#	<ul> <li>No connection if unused.</li> </ul>	<ul> <li>Chipset does not support this signal.</li> <li>AGTL+ common clock Input signal</li> </ul>
SKTOCC#	<ul> <li>Connect to CPU_PRESENT# pin on the Port Angeles<sup>1</sup>.</li> <li>Depends on customer need.</li> </ul>	
ТСК	<ul> <li>Connect to TCK on ITP.</li> <li>27.4 Ω ± 1% pull-down to GND near ITP and 47Ω ± 5% pull-down to GND near processor for ITP-USB.</li> <li>Pull down to VSS using a 20 Ω – 1 kΩ resistor if no interposer support.</li> </ul>	<ul> <li>TAP input signal – Refer to the appropriate processor Debug Port Design Guide.</li> </ul>
TDI	<ul> <li>Connect to TDI on ITP.</li> <li>Terminate to VCC (processor core) through a 150 Ω ± 5% resistor near processor.</li> <li>Pull up to VCC (processor core) using a 20 Ω – 1 kΩ resistor if no interposer support.</li> </ul>	<ul> <li>TAP input signal         Refer to the appropriate processor Debug Port Design Guide.     </li> </ul>



Checklist Items	Connections/Recommendations	Comment
TDO	<ul> <li>Connect to TDO on ITP.</li> <li>Terminate to VCC (processor core) through 51 Ω ± 5% resistor near 47 Ω ± 5% series Res to ITP.</li> <li>Can be left NC if no interposer support.</li> </ul>	TAP output signal
TESTHI[12:0]	<ul> <li>Terminate to VCC (processor core) through 62 Ω ± 5% resistor.</li> <li>TESHI[7:2] and TESHI[1:0] can be grouped together.</li> </ul>	Refer to Section 5.1.6.8
THERMTRIP#	<ul> <li>Connect to THRMTRIP# pin on the ICH5.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor near the ICH5.</li> </ul>	<ul> <li>Asynch GTL + Output Signal</li> <li>Refer to Section 5.1.6.1</li> </ul>
THERMDA	<ul> <li>Connect to REMOTE1+ on HECETA<sup>2</sup>.</li> <li>Connect to external diode monitoring circuit if used.</li> </ul>	Refer to Section 5.1.6.15
THERMDC	<ul> <li>Connect to REMOTE1- / NTESTIN on HECETA<sup>2</sup>.</li> <li>Connect to external diode monitoring circuit if used.</li> </ul>	Refer to Section 5.1.6.15
TMS	<ul> <li>Connect to TMS pin on the ITP.</li> <li>39.2 Ω ± 1% pull-up to VCC (processor core) near ITP and 47 Ω ± 5% pull-up to VCC (processor core) near processor for ITP-USB.</li> <li>Pull up to VCC (processor core) using a 20 Ω - 1 kΩ resistor if no interposer support.</li> </ul>	TAP Input Signal
TRST#	<ul> <li>Connect to TRST pin on the ITP connect.</li> <li>Terminate to GND through 510 Ω ~ 680 Ω ± 5% resistor.</li> <li>Pull down to VCC (processor core) using a 20 Ω - 1 kΩ resistor if no interposer support.</li> </ul>	TAP Input Signal
VCCA	Connect to PLL supply filter.	Refer to Section 15.3.1.8
RESERVED	All pins must remain unconnected.	Refer to Section 5.1.6.11
VCCIOPLL	Connect to PLL supply filter.	Refer to Section 15.3.1.8
VCC_SENSE	Connect to VR control silicon if used.	Refer to Figure 15-10
VCCVID	Connect to processor VREGn.	Refer to the Section 15.3.1.7
VID[5:0]	<ul> <li>Connect to VR control silicon and possibly hardware monitor circuitry.</li> <li>Requires 1 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	Refer to Section 5.1.6.14
VIDPWRGD	<ul> <li>Connect to power good output of the 1.2-V linear supply w/ 2.43 kΩ pull-up.</li> </ul>	
VSSA	Connect to PLL supply filter.	Refer to Section 15.3.1.8
		Refer to Figure 15-10

NOTE:

<sup>1.</sup> Port Angeles is an Intel enabled specification for building an integrated super I/O and Glue Logic chip. At this time, National Semiconductor Corporation and SMSC Corporation make IC devices that implement this specification. For National Semiconductor Corporation, the part number is PC87372. For SMSC Corporation, the part number is LPC47M172.

Heceta is an Intel enabled specification for building an integrated Glue Logic chip. At this time, National Semiconductor Corporation, SMSC Corporation, and ADI Corporation make IC devices that implement the Heceta 6 specification. For National Semiconductor, the part number is LM85. For SMSC, the part number is EMC6D102. For ADI, the part number is ADM1027ARQ.

### 17.2 MCH Interface

#### 17.2.1 MCH / FSB Items

Checklist Items	Connections/Recommendations	Comment
ADS#	Connect to ADS# pin on the processor.	
BNR#	Connect to BNR# pin on the processor.	
BPRI#	Connect to BPRI# pin on the processor.	
BREQ0#	<ul> <li>Connect to BR0# pin on the processor.</li> <li>Terminate to VCC (processor core) through a 200 Ω ± 5% resistor near the processor.</li> </ul>	Refer to Section 5.1.6.4
CPURST#	<ul> <li>Connect to the RESET# on the processor.</li> <li>Terminate to VCC (processor core) through a 62 Ω ± 5% resistor near the processor.</li> </ul>	Refer to Section 5.1.6.4
DBSY#	Connect to DBSY# pin on the processor.	
DEFER#	Connect to DEFER# pin on the processor.	
DINV[3:0]#	Connect to DBI[3:0]# pin on the processor.	
DRDY#	Connect to DRDY# pin on the processor.	
HA[31:3]#	Connect to A[31:3]# pins on processor.	
HADSTB[1:0]#	Connect to ADSTB[1:0]# pins on processor.	
HD[63:0]#	Connect to D[63:0]# pins on processor.	
HDSTBP[3:0]#	Connect to DSTBP[3:0]# pins on processor.	
HDSTBN[3:0]#	Connect to DSTBN[3:0]# pins on processor.	
HIT#	Connect to HIT# pin on processor.	
HITM#	Connect to HITM# pin on processor.	
HLOCK#	Connect to LOCK# pin on processor.	
HREQ[4:0]#	Connect to REQ[4:0]# pin on processor.	
HTRDY#	Connect to TRDY# pin on processor.	
PROCHOT#	<ul> <li>Connect to PROCHOT# on VRD and processor.</li> <li>Pull-up to VCC (processor core) through a 120 Ω – 140 Ω ± 5% resistor.</li> </ul>	• Refer to Section 5.1.6.7
RS[2:0]#	Connect to RS[2:0]# pin on the processor.	



#### 17.2.2 MCH / FSB Only Items

Checklist Items	Connections/Recommendations	Comment
HCLKN	Connect to CPU2# in CK409.	
	<ul> <li>Connect to a series 27 Ω ± 5% resistor and terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	
HCLKP	Connect to CPU2 in CK409.	
	<ul> <li>Connect to a series 27 Ω ± 5% resistor and terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	
HDVREF0	• Connect voltage divider through 200 $\Omega$ pull-up to	
(pin F15)	VCC_CPU and to GND through a 169 $\Omega$ resistor. Decouple with a 0.1 $\mu$ F or a 1.0 pF capacitor, and with a 220 pF capacitor as close to processor pin as possible.	Refer to Section 5.1.6.13
HDVREF1 (pin A7)	• Connect voltage divider through 200 $\Omega$ pull-up to MCH_VTT and to GND through a 169 $\Omega$ resistor. Decouple with a 0.1 $\mu F$ or a 220 pF capacitor as close to MCH as possible.	Refer to Section 5.1.6.13
HDRCOMP	• Pull-down to GND through a 20 $\Omega$ ± 1% resistor.	Refer to Section 5.1.6.16
HDSWING	<ul> <li>Connect voltage divider circuit to MCH_VTT through a 301 Ω ± 1% pull-up resistor and to GND through a 102 Ω ± 1% pull-down resistor.</li> <li>Decouple voltage divider with a 0.01 μF at the pin of the MCH.</li> </ul>	Refer to Section 5.1.6.17
PWROK	Connect PWRGD_3V on Port_Angeles.	
BSEL[1:0]	<ul> <li>For a voltage divider with the BSEL[1:0] to the processor, use a 2 kΩ resistor from power to the BSEL line and a 2.49 kΩ resistor from BSEL to GND.</li> </ul>	Refer to Section 5.1.6.18

#### 17.2.3 MCH / DDR Channel A Items

Checklist Items	Connections/Recommendations	Comment
SCMDCLK_A0	Connect to CK0P in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A0#	Connect to CK0N in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A1	Connect to CK1 in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A1#	Connect to CK1# in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A2	Connect to CK2 in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A2#	Connect to CK2# in DIMM0.	Refer to Section 6.5.2
SCMDCLK_A3	Connect to CK0P in DIMM1.	Refer to Section 6.5.2
SCMDCLK_A3#	Connect to CK0N in DIMM1.	Refer to Section 6.5.2
SCMDCLK_A4	Connect to CK1 in DIMM1.	Refer to Section 6.5.2
SCMDCLK_A4#	Connect to CK1# in DIMM1.	Refer to Section 6.5.2
SCMDCLK_A5	Connect to CK2 in DIMM1.	Refer to Section 6.5.2
SCMDCLK_A5#	Connect to CK2# in DIMM1.	Refer to Section 6.5.2
SMAA_A[12:0]	<ul> <li>Connect to A[12:0] on DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SBA_A[1:0]	<ul> <li>Connect to BA[1:0] pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SRAS_A#	<ul> <li>Connect to RAS# pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SCAS_A#	<ul> <li>Connect to CAS# pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SWE_A#	<ul> <li>Connect to WE# pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SDQ_A[63:0]	<ul> <li>Connect to SDQ[63:0] on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SDQS_A[8:0]	<ul> <li>Connect to SDQS[8:0] pins on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
SECC_A[7:0]	<ul> <li>Connect to SECC[7:0] pins on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
SCKE_A[3:0]	<ul> <li>Connect to SCKE_A[1:0] to CKE[1:0] on DIMM0 and SCKE_A[3:2] to CKE[1:0] on DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.3
SCS_A[3:0]#	<ul> <li>Connect to SCS_A[1:0]# to CS[1:0]# on DIMM0 and SCS_A[3:2]# to CS[1:0]# on DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.3



Checklist Items	Connections/Recommendations	Comment
SMVREF_A	- Terminate to ground through a 2.2 $\mu F$ ± 20% capacitor and 0.1 $\mu F$ ± 20% capacitor.	Refer to Section 6.7.2
SMXRCOMP	<ul> <li>42.2 Ω ± 1% pulled to VDD (2.6 V), place resistors within 1.0 inch of the MCH and pull to GND through a 42.2 ± 1% resistor.</li> <li>Decouple 2.6 V with a 2.2 μF capacitor locally if power is drawn from the flood. See Figure 6-15 for more details.</li> </ul>	Refer to Section 6.8
SMXRCOMP VOH and VOL	<ul> <li>Connect to a resistor divider consisting of a 30.1 kΩ ± 1% resistor and a 10 kΩ ± 1% resistor. Refer to Figure 6-16 for proper orientation for VOH and VOL.</li> <li>Decouple 2.6 V with a 2.2 µF capacitor locally if power is drawn from the flood. See Figure 6-15 for more details.</li> <li>Decouple resistor divider with a 1 µF capacitor if &gt; 1" from the MCH.</li> <li>Place a 0.01 µF capacitor at the MCH.</li> </ul>	Refer to Section 6.8

#### 17.2.4 MCH / DDR Channel B Items

Checklist Items	Connections/Recommendations	Comment
SCMDCLK_B0	Connect to CK0P in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B0#	Connect to CK0N in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B1	Connect to CK1 in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B1#	Connect to CK1# in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B2	Connect to CK2 in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B2#	Connect to CK2# in DIMM0.	Refer to Section 6.5.2
SCMDCLK_B3	Connect to CK0P in DIMM1.	Refer to Section 6.5.2
SCMDCLK_B3#	Connect to CK0N in DIMM1.	Refer to Section 6.5.2
SCMDCLK_B4	Connect to CK1 in DIMM1.	Refer to Section 6.5.2
SCMDCLK_B4#	Connect to CK1# in DIMM1.	Refer to Section 6.5.2
SCMDCLK_B5	Connect to CK2 in DIMM1.	Refer to Section 6.5.2
SCMDCLK_B5#	Connect to CK2# in DIMM1.	Refer to Section 6.5.2
SMAA_B[12:0]	<ul> <li>Connect to A[12:0] on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SBA_B[1:0]	<ul> <li>Connect to BA[1:0] pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SRAS_B#	<ul> <li>Connect to RAS# pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SCAS_B#	<ul> <li>Connect to CAS# pin on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SWE_B#	<ul> <li>Connect to WE# pin on each DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
SDQ_B[63:0]	<ul> <li>Connect to SDQ[63:0] on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
SDQS_B[8:0]	<ul> <li>Connect to SDQS[8:0] pins on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5

Checklist Items	Connections/Recommendations	Comment
SECC_B[7:0]	<ul> <li>Connect to SECC[7:0] pins on both DIMM0 and DIMM1.</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
SCKE_B[3:0]	<ul> <li>Connect to SCKE_B[1:0] to CKE[1:0] on DIMM0 and SCKE_B[3:2] to CKE[1:0] on DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.3
SCS_B[3:0]#	<ul> <li>Connect to SCS_B[1:0]# to CS[1:0]# on DIMM0 and SCS_B[3:2]# to CS[1:0]# on DIMM1.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.3
SMVREF_B	<ul> <li>Connect to a resistor divider of 150 Ω ± 1% to both VDD (2.6 V) and ground.</li> <li>Terminate to ground through a 2.2 μF ± 20% capacitor and a 0.1 μF ± 20% capacitor.</li> <li>Also terminate VDD (2.6 V) to ground through a 2.2 μF capacitor.</li> </ul>	Refer to Section 6.7.2
SMYRCOMP	<ul> <li>42.2 Ω ± 1% pulled to VDD (2.6 V), place resistors within 1.0 inch of the MCH and pull to GND through a 42.2 ± 1% resistor.</li> <li>Decouple 2.6 V with a 2.2 μF capacitor locally if power is drawn from the flood. See Figure 6-15 for more details.</li> </ul>	Refer to Section 6.8
SMYRCOMP VOH and VOL	<ul> <li>Connect to a resistor divider consisting of a 30.1 kΩ ± 1% resistor and a 10 kΩ ± 1% resistor. Refer to Figure 6-16 for proper orientation for VOH and VOL.</li> <li>Decouple 2.6 V with a 2.2 μF capacitor locally if power is drawn from the flood. See Figure 6-15 for more details.</li> <li>Decouple resistor divider with a 1 μF capacitor if &gt; 1" from the MCH.</li> <li>Place a 0.01 μF capacitor at the MCH.</li> </ul>	Refer to Section 6.8



#### 17.2.5 MCH / AGP Items

The checklist column lists the AGP 3.0 signal names.

Checklist Items	Connections/Recommendations	Comment
GADSTBF[1:0]	Connect to GAD_STB[1:0] in AGP.	Refer to Section 8.2.2
GADSTBS[1:0]	Connect to GAD_STB[1:0]# in AGP.	
GAD[31:0]	Connect to GAD[31:0] in AGP.	
GC#/BE[3:0]	Connect toGC_BE[3:0]# in AGP.	
GDEVSEL	Connect to GDEVSEL# in AGP.	
GFRAME	Connect to GFRAME# in AGP.	
GGNT	Connect to GGNT# in AGP.	
GIRDY	Connect to GIRDY# in AGP.	
GPAR	Connect to GPAR in AGP.	
DBI_HI	Connect to DBI_HI/PIPE# in AGP.	
DBI_LO	Connect to GBI_LO in AGP.	
GREQ	Connect to GREQ# in AGP.	
GSTOP	Connect to GSTOP# in AGP.	
GTRDY	Connect to GTRDY# in AGP.	
GRBF	Connect to RBF# in AGP.	
GSBA[7:0]#	Connect to SBA[7:0] in AGP.	
GSBSTBF	Connect to SB_STB in AGP.	
GSBSTBS	Connect to SB_STB# AGP.	
GST[2:0]	Connect to ST[2:0] in AGP.	
GWBF	Connect to WBF# in AGP.	

#### 17.2.6 MCH / AGP Only Items

Checklist Items	Connections/Recommendations	Comment
GRCOMP	• Pulled up to 1.5 V core through a 43.2 $\Omega$ ± 1% resistor on chipset decoupling.	
GVSWING	Connects from the MCH to a resistor divider network of the AGP SWING/VREF reference circuit.	Section 8.2.4.5 and Figure 8-4 for more detailed information.
GVREF	<ul> <li>Connect to the AGP Ref pin of the AGP connector and to a resistor divider network of the AGP SWING/VREF Reference Circuit.</li> </ul>	Section 8.2.4.4 and Figure 8-4 for more detailed information.
GCLKIN	<ul> <li>Connect to 3V662/pin#26 on CK409 through a 33 Ω ± 5% resistor.</li> </ul>	

#### 17.2.7 MCH / Hub Interface Items

Checklist Items	Connections/Recommendations	Comment
HI[10:0]	Connect to HI[10:0] in Intel <sup>®</sup> ICH5.	Refer to Section 7.1.
HISTRS	Connect to HI_STBS in ICH5.	Refer to Section 7.1.
HISTRF	Connect to HI_STBF in ICH5.	Refer to Section 7.1.
HI_VREF	<ul> <li>Connect to MCH REF of HUB connector voltage divider circuit on chipset decoupling.</li> </ul>	Refer to Section 7.1.2.
HI_SWING	<ul> <li>Connect to voltage divider circuit on chipset decoupling.</li> </ul>	Refer to Section 7.1.2.
HI_RCOMP	• Pull up to 1.5 V core through 52.3 $\Omega \pm 1\%$ resistor on decoupling.	Refer to Section 7.1.3.

#### 17.2.8 MCH / CSA Items

Checklist Items	Connections/Recommendations	Comment
CI[10:0]	CI[10:0] connect to CI[0:10] on Intel <sup>®</sup> 82547EI GbE LAN controller.	
CISTRF	Connect to CI_STBF on Intel 82547EI GbE LAN controller.	
CISTRS	<ul> <li>Connect to CI_STBS on Intel 82547EI GbE LAN controller.</li> </ul>	
CI_RCOMP	• Pull up to 1.5 V core through a 52.3 $\Omega$ ± 1% resistor.	
CI_SWING	<ul> <li>Connect to SWING generation circuit with 0.1 µF decoupling capacitor at MCH pin.</li> </ul>	
CI_VREF	<ul> <li>Connect to VREF generation circuit with 0.1 µF decoupling capacitor at MCH pin.</li> </ul>	

#### 17.2.9 MCH / POWER Items

Checklist Items	Connections/Recommendations	Comment
VTT	Connect to output of MCH_VTT regulator.	
VCC_DDR	Connect to output of 2.6 V VREG.	
VCCA_AGP	Connect to output of VCCA_AGP filter.	
VCCA_FSB	Connect to output of VCCA_FSB filter.	• Refer to Section 15.3.4.2.
VCCA_SM	Connect to output of VCCA_SM filter.	• Refer to Section 15.3.4.2.
VCC	Connect to 1.5 V core through plane filter.	• Refer to Section 15.3.4.1.
VCC_AGP	Connect to 1.5 V core.	



#### 17.2.10 MCH / Miscellaneous Items

Checklist Items	Connections/Recommendations	Comment
RSTIN#	• Connect to RCIRST# on the Intel <sup>®</sup> ICH5 through a 0 $\Omega$ resistor and tie to GND through a 10 pF $\pm$ 5% capacitor.	
RESERVED	No Connect	

#### 17.3 Clock CK409 Interface

Checklist Items	Connections/Recommendations	Comment
3V66_0 (Pin 22)	<ul> <li>Connect to 66 MHz in of CSA device, MCH, or Intel<sup>®</sup> ICH5, AGP.</li> </ul>	CLK66 Clock Group
	- Connect to a series 33 $\Omega$ ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.	
3V66_1	Connect to 66 MHz in of CSA device, MCH.	CLK66 Clock Group
(Pin 23)	<ul> <li>Connect to a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
3V66_2 (Pin 26)	<ul> <li>Connect to 66 MHz in of CSA device, MCH, or ICH5, AGP.</li> </ul>	CLK66 Clock Group
	<ul> <li>Connect to a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
3V66_3 (Pin 27)	<ul> <li>Connect to 66 MHz in of CSA device, MCH, or ICH5, AGP.</li> </ul>	CLK66 Clock Group
	<ul> <li>Connect to a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
3V66_4 / VCH (Pin 29)	<ul> <li>Connect to 66 MHz in of CSA device, MCH, or ICH5, AGP.</li> </ul>	CLK66 Clock Group
	<ul> <li>Connect to a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
CPU0	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 41)	<ul> <li>Connect to a series 33 Ω ± 5% resistor and terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	
CPU0#	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 40)	• Connect to a series 33 $\Omega \pm$ 5% resistor and terminate to GND through a 49.9 $\Omega \pm$ 1% resistor.	
CPU1	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 44)	• Connect to a series 33 $\Omega \pm$ 5% resistor and terminate to GND through a 49.9 $\Omega \pm$ 1% resistor.	
CPU1#	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 43)	• Connect to a series $33 \Omega \pm 5\%$ resistor and terminate to GND through a 49.9 $\Omega \pm 1\%$ resistor.	
CPU2	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 47)	• Connect to a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 49.9 $\Omega \pm 1\%$ resistor.	

Checklist Items	Connections/Recommendations	Comment
CPU2#	Connect to processor, MCH, or ITP.	Host Clock Group
(Pin 46)	• Connect to a series 33 $\Omega \pm$ 5% resistor and terminate to GND through a 49.9 $\Omega \pm$ 1% resistor.	
CPU_STOP# (Pin 50)	<ul> <li>Pull-up to VCC3_CLK through a 1 kΩ ± 5% resistor.</li> </ul>	Host Clock Group
DOT_48MHz	Connect to MCH.	
(Pin 32)	- Connect to a series 33 $\Omega\pm 5\%$ resistor and terminate to GND through a 10 pF $\pm 5\%$ capacitor.	
FSB / FSA	Connect to Host clock frequency select circuit. See the	
(Pin 56 / Pin 51)	CK409 Clock Synthesizer/Driver Specification for more details.	
REF0	Connect to 14 MHz input buffer of ICH5 or audio device.	
(Pin 2)	- Connect through a series 33 $\Omega$ $\pm$ 5% resistor and terminate to GND through a 10 pF $\pm$ 5% capacitor.	
REF1	Connect to 14 MHz input buffer of ICH5 or audio device.	
(Pin 1)	<ul> <li>Connect through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
IREF	• Terminate to GND through a 475 $\Omega \pm 1\%$ resistor.	
(Pin 52)		
VSS_IREF	Terminate to GND of IREF resistor.	
(Pin 53)		
PCI0	Connect to 33 MHz input buffer of PCI devices, PCI	
(Pin 12)	connector, BIOS chip, ICH5 through a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 10 pF $\pm 5\%$ capacitor.	
PCI1 (Pin 13)	<ul> <li>Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
PCI2 (Pin 14)	• Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 10 pF $\pm 5\%$ capacitor.	
PCI3 (Pin 15)	<ul> <li>Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
PCl4 (Pin 18)	<ul> <li>Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
PCI5 (Pin 19)	• Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 10 pF ± 5% capacitor.	
PCI6 (Pin 20)	• Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 10 pF ± 5% capacitor.	
PCIF0 (Pin 7)	• Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 $\Omega \pm 5\%$ resistor and terminate to GND through a 10 pF ± 5% capacitor.	

Checklist Items	Connections/Recommendations	Comment
PCIF1 (Pin 8)	<ul> <li>Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
PCIF2 (Pin 9)	<ul> <li>Connect to 33 MHz input buffer of PCI devices, PCI connector, BIOS chip, or ICH5 through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
PCI_STOP# (Pin 49)	<ul> <li>If not used, pull up to VCC3 through 1 kΩ. Otherwise, see the CK409 Clock Synthesizer/Driver Specification for more details.</li> </ul>	PCICLK Group
PWRDWN# (Pin 21)	<ul> <li>Pull-up to VCC3 through a 1 kΩ resistor.</li> </ul>	
SCLK (Pin 28)	Connect to SMBus Clock.	
SDATA (Pin 30)	Connect to SMBus Data	
SRC (Pin 38)	<ul> <li>Connect to Serial ATA clock input to ICH5 through a series 33.2 Ω ± 5% resistor and terminate to GND through a 49.9 Ω ± 1% resistor.</li> </ul>	
SRC# (Pin 37)	• Connect to Serial ATA clock input to ICH5 through to a series $33.2 \ \Omega \pm 5\%$ resistor and terminate to GND through a 49.9 $\Omega \pm 1\%$ resistor.	
USB_48Mhz (Pin 31)	<ul> <li>Connect to ICH_USB clock input through a series 33 Ω ± 5% resistor and terminate to GND through a 10 pF ± 5% capacitor.</li> </ul>	
VDD (Pins 3,10,16, 24,42,48)	• Connect through a 300 $\Omega$ (100 MHz) FB to VCC3 with one 10 $\mu F$ bulk decoupling capacitor and one 0.1 $\mu F$ capacitor for each VDD pin.	
VDD48 (Pin 34)	• Terminate to VCC3_CLK through a 10 $\Omega\pm5\%$ resistor and terminate to GND through one 4.7 $\mu F$ capacitor and one 0.1 $\mu F$ capacitor	
VDDA (Pin 55)	• Connect through a 300 $\Omega$ (100 MHz) FB to VCC3 with one 10 $\mu F$ bulk decoupling capacitor and one 0.1 $\mu F$ capacitor for each VDD pin.	
VSS (Pins 6,11,17,39, 25,33,45, 54)	Terminate to GND.	
VTT_PWRGD# (Pin 35)	<ul> <li>Connect to PWRGD circuitry. See the CK409 Clock Synthesizer/Driver Specification for more details.</li> <li>Connect to VCC3_CLK through a 10 Ω ± 5% resistor.</li> </ul>	
XTAL_IN (Pin 4)	Connect to 14.318 MHz crystal. See the <i>CK409 Clock Synthesizer/Driver Specification</i> for decoupling     capacitor calculation.	Capacitor values may vary slightly from manufacturer to manufacturer.
XTAL_OUT (Pin 5)	Connect to 14.318 MHz crystal. See the CK409 Clock Synthesizer/Driver Specification for decoupling capacitor calculation.	Capacitor values may vary slightly from manufacturer to manufacturer.

#### 17.4 AGP 4X/8X Interface

#### 17.4.1 AGP Connector / MCH Items

MCH signal names listed are AGP 3.0 signal names.

Checklist Items	Connections/Recommendations	Comment
GAD_STB[1:0]	Connect to GADSTBF[1:0] in MCH.	Refer to Section 8.2.2
GAD_STB[1:0]#	Connect to GADSTBS[1:0] in MCH.	
GAD[31:0]	Connect to GAD[31:0] in MCH.	
GC_BE[3:0]#	Connect to GC#/BE[3:0] in MCH.	
GDEVSEL#	Connect to GDEVSEL in MCH.	
GFRAME#	Connect to GFRAME in MCH.	
GGNT#	Connect to GGNT in MCH.	
GIRDY#	Connect to GIRDY in MCH.	
GPAR	Connect to GPAR in MCH.	
PIPE# / DBI_HI	Connect to DBI_HI in MCH.	
GREQ#	Connect to GREQ in MCH.	
GSTOP#	Connect to GSTOP in MCH.	
GTRDY#	Connect to GTRDY in MCH.	
RBF#	Connect in GRBF in MCH.	
SBA[7:0]	Connect to GSBA[7:0]# in MCH.	
SB_STB	Connect to GSBSTBF in MCH.	
SB_STB#	Connect to GSBSTBS MCH.	
ST[2:0]	Connect to GST[2:0] in MCH.	
WBF#	Connect GWBF in MCH.	
VREFCG	<ul> <li>Connect to AGPREF_MCH of the AGP SWING/VREF and the resistor divider of the GC_DET# Reference Circuit.</li> </ul>	Refer to Section 8.2.4.4
GC_DET	Connect to the input of the GC_DET# on AGP SWING/VREF reference schematics.	<ul> <li>Pulled low by an AGP 3.0 graphics card, and left floating by an AGP 2.0 graphics card.</li> <li>Refer to Section 8.2.4.2 and Figure 8-2 for more detailed information.</li> </ul>
MB_DET	Connect to GND.	



#### 17.4.2 AGP Connector Only Items

Checklist Items	Connections/Recommendations	Comment
INTA#	Connect P_INTA# in PCI.	
INTB#	Connect P_INTB# in PCI.	
3.3VAUX	Connect to V_3P3_PCI in PCI VAUX.	
VCC3	Connect to VCC3.	
12V	Connect to +12 V.	
VCC	Connect to VCC.	
VDDQ	Connect to V_1P5_CORE in 1.5 V core.	
AGPCLK	Connect to a 66 MHz clock of the CK409.	
GPERR#	<ul> <li>Connect to the input of the G_PERR_PU# on AGP SWING/VREF Reference Circuit.</li> </ul>	See Section 8.2.4.1     and Figure 8-2 for     more detailed     information.
GSERR#	<ul> <li>Pull up to 1.5 V core through a 6.8 kΩ ± 5%.</li> </ul>	
OVRCNT	No Connect	
PCIRST	<ul> <li>Connect to P_RST_SLOTS# FOLLOW on PCI THE REF PAGES on the SCHEMATICS!!</li> </ul>	
PME#	Connect to P_PME# on PCI	
TYPEDET#	No Connect	Signal not required due to the use of 1.5 V connector
USB+	No Connect	5 V tolerant
USB-	No Connect	5 V tolerant
RSVD	No Connect	
VREFGC	No Connect	

#### 17.5 DDR Dual-Channel Interface

#### 17.5.1 DDR Channel A DIMM0 and DIMM1 / MCH Items

Checklist Items	Connections/Recommendations	Comment
CK0P	DIMM0: Connect to SCMDCLK_A0.	Refer to Section 6.5.2
	DIMM1: Connect to SCMDCLK_A3.	
CK0N	<ul> <li>DIMM0: Connect to SCMDCLK_A0#.</li> </ul>	Refer to Section 6.5.2
	<ul> <li>DIMM1: Connect to SCMDCLK_A3#.</li> </ul>	
CK1	<ul> <li>DIMM0: Connect to SCMDCLK_A1.</li> </ul>	Refer to Section 6.5.2
	<ul> <li>DIMM1: Connect to SCMDCLK_A4.</li> </ul>	
CK1#	<ul> <li>DIMM0: Connect to SCMDCLK_A1#.</li> </ul>	Refer to Section 6.5.2
	<ul> <li>DIMM1: Connect to SCMDCLK_A4#.</li> </ul>	
CK2	DIMM0: Connect to SCMDCLK_A2.	Refer to Section 6.5.2
	<ul> <li>DIMM1: Connect to SCMDCLK_A5.</li> </ul>	
CK2#	DIMM0: Connect to SCMDCLK_A2#.	Refer to Section 6.5.2
	<ul> <li>DIMM1: Connect to SCMDCLK_A5#.</li> </ul>	
A[12:0]	<ul> <li>DIMM0 and DIMM1: Connect to SMAA_A[12:0].</li> </ul>	Refer to Section 6.5.4
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
BA[1:0]	<ul> <li>DIMM0 and DIMM1: Connect to SBA_A[1:0]</li> </ul>	Refer to Section 6.5.4
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
RAS#	<ul> <li>DIMM0 and DIMM1: Connect to SRAS_A#</li> </ul>	Refer to Section 6.5.4
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
CAS#	<ul> <li>DIMM0 and DIMM1: Connect to SCAS_A#</li> </ul>	Refer to Section 6.5.4
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
WE#	<ul> <li>DIMM0 and DIMM1: Connect to SWE_A#</li> </ul>	Refer to Section 6.5.4
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
DQ[63:0]	<ul> <li>DIMM0 and DIMM1: Connect to SDQ_A[63:0]</li> </ul>	Refer to Section 6.5.5
	<ul> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	
DQS[8:0]	<ul> <li>DIMM0 and DIMM1: Connect to SDQS_A[8:0]</li> </ul>	Refer to Section 6.5.5
	<ul> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	
SECC[7:0]	Connect to SECC_A[7:0] for both DIMM1 and DIMM0.	Refer to Section 6.5.5
CKE[1:0]	Connect SCKE_A[1:0] to CKE[1:0] on DIMM0	Refer to Section 6.5.3
	<ul> <li>Connect SCKE_A[3:2] to CKE[1:0] on DIMM1</li> </ul>	
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	
CS[1:0]#	<ul> <li>Connect SCS_A[1:0]# to CS[1:0]# on DIMM0</li> </ul>	Refer to Section 6.5.3
	<ul> <li>Connect SCS_A[3:2]# to CS[1:0]# on DIMM1</li> </ul>	
	<ul> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	



#### 17.5.2 DDR Channel-A DIMM0 and DIMM1 Only Items

Checklist Items	Connections/Recommendations	Comment
A13 / NC	No Connect for both DIMM0 and DIMM1.	
DM[8:0] / SDQS[17:9]	Connect to GND for both DIMM0 and DIMM1.	
BA2	No Connect for both DIMM0 and DIMM1.	
SA[2:0]	<ul> <li>DIMM0: Connect to GND.</li> <li>DIMM1: Connect SA[2:1] to GND, and Connect SA0 to 2.6 V</li> </ul>	
WP / NC	No Connect for both DIMM0 and DIMM1.	
RESET#	No Connect for both DIMM0 and DIMM1.	
FETEN / NC	No Connect for both DIMM0 and DIMM1.	
SDA	Connect to SMB_DATA_MAIN	
SCL	Connect to SMB_CLK_MAIN	
VDDSPD	<ul> <li>Connect to power (from a minimum of 2.3 V to a maximum of 3.6 V).</li> </ul>	
	Strongly recommend connecting to 3.3 V.	
VDDID	No Connect for both DIMM0 and DIMM1.	
VDD	Connect to 2.6 V on both DIMM0 and DIMM1.	
VDDQ	Connect to 2.6 V on both DIMM0 and DIMM1.	
VSS	Connect to GND on both DIMM0 and DIMM1.	
DIMM VREF	<ul> <li>DIMM0 and DIMM1: Connect to a resistor divider of 75 Ω ± 1% to both VDD (2.6 V) and ground.</li> <li>Decouple each DIMM with a 0.1 μF capacitor.</li> </ul>	Refer to Section 6.7.3
NC	No Connect for both DIMM0 and DIMM1.	
CS3#	No Connect for both DIMM0 and DIMM1.	
CS2#	No Connect for both DIMM0 and DIMM1.	

#### 17.5.3 DDR Channel-B DIMM0 and DIMM1 / MCH Items

Checklist Items	Connections/Recommendations	Comment
CK0P	<ul><li>DIMM0: Connect to SCMDCLK_B0.</li><li>DIMM1: Connect to SCMDCLK_B3.</li></ul>	Refer to Section 6.5.2
CK0N	<ul> <li>DIMM0: Connect to SCMDCLK_B0#.</li> <li>DIMM1: Connect to SCMDCLK_B3#.</li> </ul>	Refer to Section 6.5.2
CK1	<ul><li>DIMM0: Connect to SCMDCLK_B1.</li><li>DIMM1: Connect to SCMDCLK_B4.</li></ul>	Refer to Section 6.5.2
CK1#	<ul> <li>DIMM0: Connect to SCMDCLK_B1#.</li> <li>DIMM1: Connect to SCMDCLK_B4#.</li> </ul>	Refer to Section 6.5.2
CK2	<ul><li>DIMM0: Connect to SCMDCLK_B2.</li><li>DIMM1: Connect to SCMDCLK_B5.</li></ul>	Refer to Section 6.5.2
CK2#	<ul> <li>DIMM0: Connect to SCMDCLK_B2#.</li> <li>DIMM1: Connect to SCMDCLK_B5#.</li> </ul>	Refer to Section 6.5.2
CS[1:0]#	<ul> <li>Connect SCS_B[1:0]# to CS[1:0]# on DIMM0</li> <li>Connect SCS_B[3:2]# to CS[1:0]# on DIMM1</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
A[12:0]	<ul> <li>DIMM0 and DIMM1: Connect to SMAA_B[12:0].</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
BA[1:0]	<ul> <li>DIMM0 and DIMM1: Connect to SBA_B[1:0].</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
RAS#	<ul> <li>DIMM0 and DIMM1: Connect to SRAS_B#.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
CAS#	<ul> <li>DIMM0 and DIMM1: Connect to SCAS_B#.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
WE#	<ul> <li>DIMM0 and DIMM1: Connect to SWE_B#.</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.4
DQ[63:0]	<ul> <li>DIMM0 and DIMM1: Connect to SDQ_B[63:0]</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
DQS[8:0]	<ul> <li>DIMM0 and DIMM1: Connect to SDQS_B[8:0]</li> <li>Terminate to DDR_TERM through a 56 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.5
SECC[7:0]	Connect to SECC_B[7:0] for both DIMM1 and DIMM0	• Refer to Section 6.5.5
CKE[1:0]	<ul> <li>Connect SCKE_B[1:0] to CKE[1:0] on DIMM0</li> <li>Connect SCKE_B[3:2] to CKE[1:0] on DIMM1</li> <li>Terminate to DDR_TERM through a 47 Ω ± 5% resistor.</li> </ul>	Refer to Section 6.5.3



#### 17.5.4 DDR Channel-B DIMM0 and DIMM1 Only Items

Checklist Items	Connections/Recommendations	Comment
A13 / NC	No Connect for both DIMM0 and DIMM1.	
DM[8:0] / SDQS[17:9]	Connect to GND for both DIMM0 and DIMM1.	
BA2	No Connect for both DIMM0 and DIMM1.	
SA[2:0]	DIMM0: Connect SA[2,0] to GND, and Connect SA1 to 2.6 V.	
	<ul> <li>DIMM1: Connect SA2 to GND, and Connect SA[1:0] to 2.6 V.</li> </ul>	
WP / NC	No Connect for both DIMM0 and DIMM1.	
RESET#	No Connect for both DIMM0 and DIMM1.	
FETEN / NC	No Connect for both DIMM0 and DIMM1.	
SDA	Connect to SMB_DATA_MAIN.	
SCL	Connect to SMB_CLK_MAIN.	
VDDSPD	<ul> <li>Connect to power (from a minimum of 2.3 V to a maximum of 3.6 V).</li> </ul>	
	<ul> <li>Strongly recommend connecting to 3.3V.</li> </ul>	
VDDID	<ul> <li>No Connect for both DIMM0 and DIMM1.</li> </ul>	
VDD	Connect to 2.6 V on both DIMM0 and DIMM1.	
VDDQ	Connect to 2.6 V on both DIMM0 and DIMM1.	
VSS	Connect to GND on both DIMM0 and DIMM1.	
DIMM VREF	<ul> <li>DIMM0 and DIMM1: Connect to a resistor divider of 75 Ω ± 1% to both VDD (2.6 V) and ground.</li> </ul>	Refer to Section 6.7.3
NO	Decouple each DIMM with a 0.1 µF capacitor.	
NC	No Connect for both DIMM0 and DIMM1.	
CS3#	No Connect for both DIMM0 and DIMM1.	
CS2#	<ul> <li>No Connect for both DIMM0 and DIMM1.</li> </ul>	

### 17.6 Intel<sup>®</sup> ICH5 Interface

### 17.6.1 Intel<sup>®</sup> ICH5 / PCI Items

Checklist Items	Connections/Recommendations	Comment
PERR#, SERR#, PLOCK#, STOP#, DEVSEL#, TRDY#, IRDY#, FRAME#	• These signals require a pull-up resistor. Recommend an 8.2 k $\Omega$ pull-up resistor to VCC3_3 or a 2.7 k $\Omega$ pull-up resistor to VCC5.	See PCI 2.3 Component Specification pull-up recommendations for VCC3_3 and VCC5.
REQ[0:4]#	• These signals require a pull-up resistor. Recommend an 8.2 k $\Omega$ pull-up resistor to VCC3_3 or a 2.7 k $\Omega$ pull-up resistor to VCC5.	See PCI 2.3 Component Specification pull-up recommendations for VCC3_3 and VCC5.
GPIO0/REQA#	<ul> <li>These signals require a pull-up resistor. Recommend an 8.2 kΩ pull-up resistor to VCC3_3 or a 2.7 kΩ pull-up resistor to VCC5.</li> </ul>	<ul> <li>See PCI 2.3 Component Specification pull-up recommendations for VCC3_3 and VCC5.</li> </ul>
GPIO1/REQB#/ REQ5#	• These signals require a pull-up resistor. Recommend an 8.2 k $\Omega$ pull-up resistor to VCC3_3 or a 2.7 k $\Omega$ pull-up resistor to VCC5.	<ul> <li>See PCI 2.3 Component Specification pull-up recommendations for VCC3_3 and VCC5.</li> </ul>
PCIRST#	<ul> <li>The PCIRST# signal should be buffered to form the IDERST# signal 33 Ω series resistor to IDE connectors.</li> </ul>	Improves Signal Integrity
PCIGNT[4:0]#	<ul> <li>No external pull-up resistors are required on PCI GNT signals. However, if external pull-up resistors are implemented they must be pulled up to VCC3_3.</li> </ul>	<ul> <li>These signals are actively driven by the Intel<sup>®</sup> ICH5.</li> </ul>
PME#	No extra pull-up resistor.	<ul> <li>This signal has integrated pull- up of 18 kΩ to 42 kΩ.</li> </ul>
GNTA# /GPIO16, GNTB/ GNT5#/ GPIO17	No extra pull-up needed.	<ul> <li>These signals have integrated pull-ups of 24 kΩ.</li> <li>GNTA has an added strap function of "top block swap". The signal is sampled on the rising edge of PWROK. Default value is high or disabled due to pull-up. A Jumper to a pull-down resistor can be added to manually enable the function.</li> <li>GNTB has a reserved strap function. This signal should not be pulled low</li> </ul>
IDSEL (on PCI Connector)	- If connected, must have a 300 $\Omega$ to 900 $\Omega$ series termination resistor	

### 17.6.2 Intel<sup>®</sup> ICH5 / Interrupt Items

		1
Checklist Items	Connections/Recommendations	Comment
PIRQ[D:A]#	<ul> <li>These signals require a pull-up resistor. Recommend a 2.7 kΩ pull-up resistor to VCC5 or 8.2 kΩ to VCC3_3.</li> </ul>	<ul> <li>In Non-APIC mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15. Each PIRQx# line has a separate Route Control Register (see the Intel<sup>®</sup> ICH5 datasheet).</li> </ul>
		<ul> <li>In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQA# is connected to IRQ16, PIRQB# to IRQ17, PIRQC# to IRQ18, and PIRQD# to IRQ19.</li> </ul>
PIRQ[H:E]#/ GPIO[5:2]	<ul> <li>These signals require a pull-up resistor. Recommend a 2.7 kΩ pull-up resistor to VCC5 or 8.2 kΩ to VCC3_3.</li> </ul>	<ul> <li>In Non-APIC mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described. Each PIRQx# line has a separate Route Control Register (see the Intel<sup>®</sup> ICH5 datasheet).</li> </ul>
		<ul> <li>In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQE# is connected to IRQ20, PIRQF# to IRQ21, PIRQG# to IRQ22, and PIRQH# to IRQ23.</li> </ul>
SERIRQ	<ul> <li>External weak (8.2 kΩ) pull-up resistor to VCC3_3 is recommended.</li> </ul>	Open drain signal

### 17.6.3 Intel<sup>®</sup> ICH5 / IDE Items

Checklist Items	Connections/Recommendations	Comment
PDD[15:0], SDD[15:0]	<ul> <li>Connect to 2X20HDR_20.</li> <li>No extra series termination resistors or other pull-ups/pull-downs are required.</li> <li>PDD7/SDD7 does not require a 10 kΩ pull-down resistor.</li> <li>Refer to ATA ATAPI-6 specification.</li> </ul>	<ul> <li>These signals have integrated series resistors.</li> <li>NOTE: Simulation data indicates that the integrated series termination resistors are a nominal 33 Ω but can range from 21 Ω to 75 Ω.</li> <li>Refer to Section 10.3.3 and Section 10.3.4</li> </ul>
PDIOW#, PDIOR#, PDDACK#, PDA[2:0], PDCS1#, PDCS3#, SDIOW#, SDIOR#, SDDACK#, SDDACK#, SDA[2:0], SDCS1#, SDCS3#	<ul> <li>Connect to 2X20HDR_20</li> <li>No extra series termination resistors. Pads for series resistors can be implemented should the system designer have signal integrity concerns.</li> </ul>	<ul> <li>These signals have integrated series resistors.</li> <li>NOTE: Simulation data indicates that the integrated series termination resistors are a nominal 33 Ω but can range from 21 Ω to 75 Ω.</li> <li>Refer to Section 10.3.3 and Section 10.3.4</li> </ul>
PDDREQ, SDDREQ	<ul> <li>Connect to 2X20HDR_20.</li> <li>No extra pull-down or series termination resistors needed.</li> </ul>	<ul> <li>These signals have integrated pull-down and series resistors in the Intel<sup>®</sup> ICH5.</li> <li>Refer to Section 10.3.3 and Section 10.3.4</li> </ul>
PIORDY, SIORDY	<ul> <li>Connect to 2X20HDR_20.</li> <li>No extra series termination resistors needed.</li> <li>Pull-up to VCC3_3 via a 4.7 kΩ resistor.</li> </ul>	<ul> <li>These signals have integrated series resistors in the ICH5.</li> <li>Refer to Section 10.3.3 and Section 10.3.4</li> </ul>
IRQ14, IRQ15	<ul> <li>Connect to 2X20HDR_20</li> <li>Recommend 8.2 kΩ to 10 kΩ pull-up resistors to VCC3_3.</li> <li>No extra series termination resistors needed.</li> </ul>	<ul> <li>Open drain outputs from drive.</li> <li>Refer to Section 10.3.3 and Section 10.3.4</li> </ul>
IDERST#	<ul> <li>The PCIRST# signal should be buffered to form the IDERST# signal. A 33 Ω series termination resistor is recommended on this signal.</li> </ul>	Refer to Section 10.3.3 and Section 10.3.4
Cable Detect	<ul> <li>Host Side/Device Side Detection (recommended method):</li> <li>Connect IDE pin PDIAG#/CBLID to an ICH5 GPIO pin. Connect a 10 kΩ resistor to VSS on the signal line.</li> <li>Device Side Detection:</li> <li>Connect a 0.047 μF capacitor from IDE pin PDIAG#/CBLID to VSS. No ICH5 connection.</li> </ul>	<ul> <li>The 10 kΩ resistor to VSS prevents GPI from floating if no devices are present on either IDE interface. Allows use of 3.3-V and 5-V tolerant GPIOs.</li> <li>NOTE: All Ultra DMA drives supporting modes greater than Mode 2 will have the capability to detect cables.</li> <li>Refer to Section 10.2.1</li> </ul>

### 17.6.4 Intel<sup>®</sup> / SATA Items

Checklist Items	Recommendations	Comment
SATALED# / GPO[33]		Open drain signal. Refer to Section 10.4.6
SATARBIASP	• 24.9 $\Omega$ ±1% connected to ground.	
SATARBIASN	<ul> <li>Connected to the same 24.9 Ω ± 1% resistor to ground as SATARBIASP.</li> </ul>	
SATA[1:0]TXP/N	<ul> <li>Connect to TXP/N.</li> <li>No extra series termination resistors or other pull-ups/pull-downs are required.</li> </ul>	
SATA[1:0]RXP/N	<ul> <li>Connect to RXP/N.</li> <li>No extra series termination resistors or other pull-ups/pull-downs are required.</li> </ul>	
CLK100P	<ul> <li>Connect SRC on CK409</li> <li>Pull down through 49.9 Ω ± 1%</li> </ul>	
CLK100N	<ul> <li>Connect SRC# on CK409</li> <li>Pull down through 49.9 Ω ± 1%</li> </ul>	

### 17.6.5 Intel<sup>®</sup> ICH5 / Flash BIOS and LPC Items

Checklist Items	Connections/Recommendations	Comment
FWH[3:0]/ LAD[3:0], LDRQ[1:0]#/GPI41	<ul> <li>No extra pull-ups required. Connect straight to FWH/LPC.</li> </ul>	<ul> <li>Intel<sup>®</sup> ICH5 Integrates 20 kΩ nominal pull-up resistors on these signal lines.</li> </ul>
Flash BIOS Decoupling	Follow vendor recommendation.	
LFRAME#		

### 17.6.6 Intel<sup>®</sup> ICH5 / RTC Items

Checklist Items	Connections/Recommendations	Comment
RTCX1, RTCX2	<ul> <li>Connect a 32.768 kHz Crystal Oscillator across these pins with a 10 MΩ resistor.</li> </ul>	<ul> <li>The external circuitry required to maintain the accuracy of the RTC.</li> </ul>
		<ul> <li>The circuitry is required since the new RTC oscillator is sensitive to step voltage changes in VccRTC and VBIAS. A negative step on power supply of more than 100 mV will temporarily shut off the oscillator for hundreds of milliseconds.</li> </ul>
RTCRST#	• Time constant due to RC filter on this line should be 18 – 25 ms. Recommended value for resistor = 180 k $\Omega$ and capacitor is 0.1 $\mu$ F.	Timing Requirement.

### 17.6.7 Intel<sup>®</sup> ICH5 / GPIO Items

Checklist Items	Connections/Recommendations	Comment
GPIO Pins	<ul> <li><i>GPIO[7:0]</i></li> <li>These pins are in the Main Power Well. Pullups must use the VCC3_3 plane.</li> <li>Unused core well inputs must be pulled up to VCC3_3.</li> <li>GPIO[1:0] can be used as REQ[B:A]#.</li> <li>GPIO1 can be used as PCI REQ5#.</li> <li>GPIO[5:2] can be used as PIRQ[H:E]#.</li> <li>These signals are 5 V tolerant</li> <li>These pins are in the Resume Power Well. Pull-ups must use the VccSus_3 plane.</li> <li>Unused resume well inputs must be pulled up to VccSus3_3.</li> <li>These signals are NOT 5 V tolerant.</li> <li>GPIO11 can be used as SMBALERT#.</li> </ul>	Ensure that <b>all</b> unconnected signals are <b>outputs only!</b>

### 17.6.8 Intel<sup>®</sup> ICH5 / SMBus and SMLink Items

Checklist Items	Connections/Recommendations	Comment
SMBDATA, SMBCLK	<ul> <li>Require external pull-up resistors. See SMBus Architecture and Design Consideration section to determine the appropriate power well to use to tie the pull-up resistors. (Core well, suspend well, or a combination thereof.)</li> </ul>	<ul> <li>Value of pull-ups resistors determined by line load. Typical value used is 8.2 kΩ.</li> </ul>
	<ul> <li>Pull-up value also determined by bus section characteristics. Additional circuitry may be required to connect high and low powered sections.</li> </ul>	
SMBALERT#/ GPIO11	<ul> <li>Pull up to 3.3 V through 10 kΩ ± 5%. See GPIO section if SMBALERT# not implemented.</li> </ul>	
SMLINK[1:0]	<ul> <li>Requires external 10 kΩ pull-up resistors to VccSus3_3.</li> <li>Do not tie to SMBus signals.</li> </ul>	
LINKALERT#	<ul> <li>Requires external 10 kΩ pull-up resistors to VccSus3_3.</li> </ul>	
INTRUDER#	• Pull signal to VccRTC (VBAT) through 1 $M\Omega$	Signal in VccRTC (VBAT) well.
SMBus Device Power	<ul> <li>Recommend that I<sup>2</sup>C devices are powered by core voltage.</li> </ul>	

### 17.6.9 Intel<sup>®</sup> ICH5 / Miscellaneous Items

Checklist Items	Connections/Recommendations	Comment
INTVRMEN	<ul> <li>Pull signal to VccRTC (VBAT) through 330 kΩ pull-up resistor</li> </ul>	
SPKR		Has integrated pull-down. The integrated pull-down is only enabled at boot/reset for strapping functions; at all other times, the pull-down is disabled.
TP[0]	Requires external pull-up to 3.3 V SB.	

### 17.6.10 Intel<sup>®</sup> ICH5 / Power Management Items

Checklist Items	Connections/Recommendations	Comment
THRM#	<ul> <li>Connect to temperature sensor. Pull-up if not used (an 8.2 kΩ pull-up resistor to VCC3_3.</li> </ul>	<ul> <li>Input to Intel<sup>®</sup> ICH5 cannot float. THRM# polarity bit defaults THRM# to active low, so pull-up.</li> </ul>
THRMTRIP#	<ul> <li>A weak pull-up resistor to the V_CPU_IO well. See Processor thermal Design Guide for specific pull-up value.</li> </ul>	Input to ICH5 cannot float.
SLP_S3#, SLP_S4#, SLP_S5#	<ul> <li>No pull-up/down resistors needed. Signals driven by ICH5.</li> </ul>	
PWROK	<ul> <li>Recommend a 10 kΩ pull-down to ground.</li> <li>This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VCC3_3 and Vcc1_5 have reached their nominal voltages.</li> </ul>	Timing Requirement.
PWRBTN#	No extra pull-up resistors.	<ul> <li>This signal has an integrated pull- up of 18 kΩ – 42 kΩ. This signal is internally debounced inside the ICH5.</li> </ul>
SYS_RESET#	<ul> <li>Recommend an 8.2 kΩ pull-up resistor to VccSus3_3. Also a (100 Ω to 1 kΩ) pull- down resistor isolated from SYS_RESET# by means of a normally open switch.</li> </ul>	<ul> <li>Input to ICH5 cannot float. This pin forces an internal reset to the ICH5 after the signal is internally debounced.</li> </ul>
RI#	<ul> <li>RI# does not have an internal pull-up. Recommend an 8.2 kΩ pull-up resistor to Resume well.</li> </ul>	<ul> <li>If this signal is enabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI_STS bit will be set and the system will interpret that as a wake event.</li> </ul>
RSMRST#	<ul> <li>Recommend a 10 kΩ pull-down to ground.</li> <li>This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VccSus3_3 and VccSus1_5 have reached their nominal voltages. Can be tied to LAN_RST#.</li> </ul>	Timing Requirement.
LAN_RST#	<ul> <li>Recommend a 10 kΩ pull-down to ground.</li> <li>This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VccSus3_3 and VccSus1_5 have reached their nominal voltages. Can be tied to RSMRST#.</li> </ul>	Timing Requirement.

### 17.6.11 Intel<sup>®</sup> ICH5 / Hub Items

Checklist Items	Connections/Recommendations	Comment
HI[10:0]	Connect to HI[10:0] on MCH Hub.	
HI11	• Pull down to GND through 61.9 $\Omega$ ±5% resistor.	
HI_STBF	Connect to HISTRF on MCH Hub.	
HI_STBS	Connect to HISTRS on MCH Hub.	
HIRCOMP	<ul> <li>Pull up to 1.5 V through 52.3 Ω ±1% resistor.</li> </ul>	
HI_VSWING	<ul> <li>Connect to HI_VSWING_ICH voltage divider circuit on chipset decoupling.</li> </ul>	• 800 mV
HIREF	<ul> <li>Connect to HI_VREF_ICH on voltage divider circuit on chipset decoupling.</li> </ul>	• 350 mV
CLK66	Connect to 3V66_3 on CK409.	

### 17.6.12 Intel<sup>®</sup> ICH5 / LAN Items

Checklist Items	Connections/Recommendations	Comment
LAN_CLK	Connect to LAN_CLK on Platform LAN Connect Device.	<ul> <li>Intel<sup>®</sup> ICH5 contains integrated 100 kΩ nominal pull-down resistor on signal.</li> </ul>
LAN_RXD[2:0]	Connect to LAN_RXD on Platform LAN Connect Device.	<ul> <li>ICH5 contains integrated 10 kΩ nominal pull-up resistors on interface.</li> </ul>
LAN_TXD[2:0], LAN_RSTSYNC	Connect to LAN_TXD on Platform LAN Connect Device.	
If the LAN Connect Interface is not used	<ul> <li>Platform LAN Connect Interface can be left NC if not used.</li> </ul>	Input buffers internally terminated.

### 17.6.13 Intel<sup>®</sup> ICH5 / EEPROM Items

Checklist Items	Connections/Recommendations	Comment
EE_DOUT	<ul> <li>Connect to EE_DIN of EEPROM or CNR Connector.</li> </ul>	<ul> <li>Intel<sup>®</sup> ICH5 contains integrated 20 kΩ nominal pull-up resistor for this signal.</li> </ul>
	<ul> <li>No extra circuitry required</li> </ul>	Connected to EEPROM data input signal
		<ul> <li>(Input from EEPROM perspective and output from ICH5 perspective.)</li> </ul>
EE_DIN	<ul> <li>No extra circuitry required. Connect to EE_DOUT of EEPROM or CNR</li> </ul>	<ul> <li>ICH5 contains integrated 20 kΩ nominal pull-up resistor for this signal.</li> </ul>
	Connector.	<ul> <li>Connected to EEPROM data output signal.</li> </ul>
		<ul> <li>(Output from EEPROM perspective and input from ICH5 perspective.)</li> </ul>
EE_CS		
EE_SWCLK		

### 17.6.14 Intel<sup>®</sup> ICH5 / AC '97 Items

Checklist Items	Connections/Recommendations	Comment
AC_SDOUT	<ul> <li>Requires a jumper to 8.2 kΩ pull-up resistor. Should not be stuffed for default operation.</li> <li>If no series resistor on card, use a series termination resistor 33 Ω to 47 Ω to on board codec and to the CNR. Otherwise, use 0 Ω.</li> </ul>	<ul> <li>This pin has a weak internal 20 kΩ nominal pull-down. To properly detect a safe mode condition a strong pull-up will be required to over-ride this internal pull- down.</li> </ul>
AC_SDIN1, AC_SDIN0	<ul> <li>Internal pull-downs in Intel<sup>®</sup> ICH5; no external pull-downs required.</li> <li>If no series resistor on card, use a series termination resistor 33 Ω to 47 Ω to on board codec and to the CNR. Otherwise, use 0 Ω.</li> </ul>	<ul> <li>These pins have a weak internal 20 kΩ nominal pull-down.</li> </ul>
AC_SDIN2	<ul> <li>Requires a 10 kΩ pull-down to ground if a CNR card is used on the platform.</li> <li>If no series resistor on card, use a series termination resistor 33 Ω to 47 Ω to on board codec and to the CNR. Otherwise, use 0 Ω.</li> </ul>	<ul> <li>This pin has a weak internal 20 kΩ nominal pull-down. For platforms routing AC_SDIN2 to CNR the additional 10 kΩ pull-down is required to set the proper DC level for CNR card switching circuitry.</li> <li>Used for a codec detection/addressing mechanism on the CNR card.</li> </ul>
AC_BIT_CLK	<ul> <li>No extra pull-down resistors required.</li> <li>Series termination resistor 33 Ω to 47 Ω from the motherboard codec to the ICH5.</li> </ul>	<ul> <li>This pin has a weak internal 20 kΩ nominal pull-down.</li> </ul>
AC_SYNC	<ul> <li>No extra pull-down resistors required.</li> </ul>	Some implementations add termination for signal integrity. Platform specific.
AC_RST#	<ul> <li>Connect to AC97_RESET# on CNR</li> <li>Connect to RESET# on Audio Codec</li> <li>Connect to AUD_LINK_RST# on Port Angeles</li> </ul>	

### 17.6.15 Intel<sup>®</sup> ICH5 / USB Items

Checklist Items	Connections/Recommendations	Comment
USBRBIAS	• 22.6 $\Omega$ ± 1% connected to ground.	Refer to Section 10.7.1.3
USBRBIAS#	<ul> <li>Connected to the same 22.6 Ω ± 1% resistor to ground as USBRBIAS.</li> </ul>	Refer to Section 10.7.1.3
USBP[7:0]P, USBP[7:0]N	<ul><li>Connect to USB Panel.</li><li>No external resistors are required.</li></ul>	<ul> <li>Effective output driver impedance of 45 Ω provided.</li> </ul>
OC[7:0]#	<ul> <li>Connect to Wake on USB</li> <li>If not used, use 10 kΩ to VccSus3_3</li> </ul>	Inputs must not float.
Unconnected USB data signals	Unconnected USB data signals can be left as no- connects.	

#### 17.7 Platform Power and Ground

#### 17.7.1 Intel<sup>®</sup> ICH5 / Power and Ground Items

Checklist Items	Connections/Recommendations	Comment
V_CPU_IO[2:0]	<ul> <li>The power pins should be connected to the proper power plane for the processor CMOS compatibility signals. Use one 0.1 µF decoupling capacitor (VCC).</li> </ul>	<ul> <li>Used to pull-up all processor I/F signals.</li> </ul>
VccRTC	<ul> <li>Use one 0.1 µF decoupling capacitor (VCC).</li> </ul>	
	<ul> <li>No clear CMOS jumper on VccRTC. Use a jumper on RTCRST# or a GPI, or use a safe mode strapping for Clear CMOS.</li> </ul>	
VCC3_3	<ul> <li>Use six 0.1 µF decoupling capacitors (VSS).</li> </ul>	
VccSus3_3	<ul> <li>Use three 0.1 μF, one 0.01 μF, one 1.0 μF decoupling capacitors (VSS).</li> </ul>	
Vcc1_5	<ul> <li>Use six 0.1 μF, one 0.01 μF decoupling capacitors (VSS).</li> </ul>	
VccSus1_5	<ul> <li>Use one 0.1 µF decoupling capacitors (VSS).</li> </ul>	
V5_REF_Sus	<ul> <li>Use one 0.1 µF decoupling capacitor (VSS).</li> <li>V5REF is the reference voltage for 5 V tolerant inputs in the Intel<sup>®</sup> ICH5. V5_REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3. For most platforms, this is not an issue because VccSus3_3 is usually derived from V5_REF_Sus.</li> </ul>	
V5_REF	<ul> <li>Use one 0.1 µF decoupling capacitor (VCC).</li> <li>V5REF is the reference voltage for 5 V tolerant inputs in the ICH5. V5_REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3.</li> </ul>	



Checklist Items	Connections/Recommendations	Comment
VccUSBPLL	<ul> <li>Use one 0.1 µF and one 0.01 µF decoupling capacitor (VSS).</li> </ul>	
VccSATAPLL	<ul> <li>Use one 0.1 µF and one 0.01 µF decoupling capacitor (VSS).</li> </ul>	
HIREF	• 350 mV	

#### 17.7.2 DDR DIMM Power Delivery

#### 17.7.2.1 Decoupling Requirements

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
VCC_2.6	<ul> <li>(42) 0.1 µF Decoupling capacitors</li> <li>Place as close to power the DIMM power pins as possible and sprinkled through out the DDR power flood</li> </ul>		
DDR_TERM	<ul> <li>(54) 0.1 µF Decoupling Caps</li> <li>Place as close to Termination resistors as possible</li> </ul>		

#### NOTES:

1. Refer to Section 15.3.5.3.

#### 17.7.2.2 Bulk Decoupling for DIMMs

Pin	Layout Recommendations <sup>(1)</sup>	Yes	No
VCC_2.6	<ul> <li>(1) 4.7 μF, (1) 22 μF, (1) 333 μF, (1) 560 μF: Place at output of the VR as close to the DIMMs as possible:</li> <li>(4) 470 μF: Place at each corner of the DIMMs.</li> </ul>		
DDR_TERM	<ul> <li>(1) 4.7μF, (1) 470 μF, (1) 1500 μF.</li> <li>Place at output of the VR as close to the DIMMs as possible.</li> </ul>		

Layout Checklist

# int<sub>e</sub>l。 *Layout Checklist*



This checklist highlights design considerations that should be reviewed prior to manufacturing a motherboard that implements the 875P chipset.

## **18.1 Platform Clock**

### 18.1.1 Clock Groups

### 18.1.1.1 HOST\_CLK Clock Group

#	Layout Recommendations	Yes	No	Comments <sup>(1)</sup>
1	HOST_CLK Skew between Agents: 150 ps for clock driver 150 ps for interconnect			
2	Trace Width: 5 mils Differential Pair Spacing: 11 mils Spacing to Other Traces: 25 mils			
3	Serpentine Spacing: Maintain a minimum 25 mils. Keep parallel serpentine sections as short as possible. Minimize 90 degree bends. Make 45 degree bends if possible.			
4	Motherboard Impedance - Differential 120 $\Omega$ typical			
5	Processor Routing Length: Clock Driver to Rs; L1 - L1" = 0.5 inch Max Rs to Rs-Rt Node; L2 - L2" = $0 - 0.2$ inch Rs-Rt Node to Rt; L3 - L3" = $0 - 0.2$ inch Rs-Rt Node to Load; L4 - L4" = $2 - 15$ inches			
6	MCH Routing Length: Clock Driver to Rs; L1 - L1" = 0.5 inch Max Rs to Rs-Rt Node; L2 - L2" = $0 - 0.2$ inch Rs-Rt Node to Rt; L3 - L3" = $0 - 0.2$ inch Rs-Rt Node to Load; L4 - L4" = 2 inches – 15 inches			
7	Processor to MCH Length Matching (LT), Host clocks to processor should be 150 mils longer.			
8	HOST_CLK0_HOST_CLK1 Length Matching: ± 10 mils			
9	Rs Series Termination Value: 33 $\Omega \pm 5\%$			
10	Rt Shunt Termination Value 49.9 $\Omega$ $\pm$ 1% (for 50 $\Omega$ odd mode motherboard impedance)			

#### NOTES:

1. Refer to Section 4.1.1.



### 18.1.1.2 BCLK General Routing

#	Layout Recommendations	Yes	No	Comments <sup>(1)</sup>
1	When routing 100/133/200 MHz selectable differential clocks, do not split up the two halves of a differential clock pair between layers, and rout to all agents on the same physical routing layer referenced to ground.			
2	If a layer transition is required, make sure to do simulations to determine the skew induced by the vias used to transition between routing layers is compensated in the traces to other agents.			
3	If a layer transition is required, then both clock traces part must transition layers so that differential routing is maintained.			

#### NOTES:

1. Refer to Section 4.1.2.

## 18.1.2 CLK66 and CLK33 Clock Groups

### 18.1.2.1 TCLK33 Clock Group

#	Layout Recommendations	Yes	No	Comments <sup>(1)</sup>
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$			
2	Trace Width: 5 mils Trace Spacing: 10 mils			
3	Intel <sup>®</sup> ICH5, Flash BIOS, SIO, PCI Slots: Trace Length - L1; 0 inch – 0.5 inch			
4	ICH5 - L2; Z, 2 inches - 20 inches			
5	Flash BIOS, SIO Trace Length - L2; Z + (0 inch – 10 inches); Max Length Is 20 Inches			
6	PCI slots Trace Length - L2; Z + (0 inch – 6 inches); Max Length Is 20 Inches			
7	Resistor: R1 = 33 $\Omega \pm 5\%$			

#### NOTES:

1. Refer to Section 4.2.2.

## 18.1.2.2 Sharing 33 MHz Clocks

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$		
2	Trace Width: 5 mils Trace Spacing: 10 mils		
3	PCI Down Devices - L1; 0 Inch - 5 Inches; Max Length Is 20 Inches		
4	PCI Down Devices - L2 and L3 Z + (0 inch - 7 inches); Max Length Is 20 Inches. L2 and L3 Should Be Length Matched to within 250 mils.		
5	Resistor: $33 \Omega \pm 5\%$		

#### NOTES:

1. Refer to Section 4.2.2.1.

### 18.1.2.3 CLK66 Clock Group

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$		
2	Trace Width: 5 mils Trace Spacing: 10 mils		
3	AGP Connector, MCH, Intel <sup>®</sup> ICH5, CSA Trace Length - L1; 0 Inch – 0.5 Inch		
4	Clock Driver to MCH, ICH5, and GbE Trace Length - L2; Z – (0.5 Inch – 0 Inch); Maximum Length Is 20 Inches		
5	Clock Driver to AGP Connector Trace Length - L2; Z – (6 Inches – 5 Inches); Maximum Length Is 20 Inches		
7	Resistor: 33 $\Omega \pm 1\%$		

#### NOTES:

1. Refer to Section 4.2.3.



### 18.1.2.4 CLK14 Clock Group

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$		
2	Trace Width: 5 mils Trace Spacing: 10 mils		
3	Trace Length - L1; 0 Inch - 0.5 Inch		
4	Trace Length - L2; 0 Inch - 12 Inches		
5	Trace Length - L3; 0 Inch - 6 Inches		
6	CLK14 Total Length (L1+L2+L3) (L1+L2+L3) to Intel <sup>®</sup> ICH5 Must Be within 500 Mils of (L1+L2+L3) to SIO		
7	Resistor: 33 $\Omega \pm 5\%$		

#### NOTES:

1. Refer to Section 4.2.4.

### 18.1.2.5 DOTCLK and USBCLK Clock Group

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$		
2	Trace Width: 5 Mils Trace Spacing: 20 Mils		
3	Trace Length - L1; 0 Inch- 0.5 Inch		
4	Trace Length - L2; 2 Inches – 20 Inches		
5	Resistor: R1 = 22 $\Omega \pm 1\%$		
6	Skew Requirements: None - DOTCLK and USBCLK Are Asynchronous to Any Other Clock on the Board		
7	Maximum Via Count: 2		

### NOTES:

1. Refer to Section 4.2.5.

## 18.1.2.6 SRC Clock Group

#	Layout Recommendations	Yes	No	Comments
1	Trace Width: 5 mils Differential Pair Spacing: 11 Mils Spacing to Other Traces: 25 Mils			Note 1
2	Serpentine Spacing: Maintain a minimum 25 mils. Keep parallel serpentine sections as short as possible. Minimize 90 -degree bends. Make two, 45-degree bends if possible.			Note 1
3	Motherboard Impedance - Differential: 100 $\Omega$ typical			Note 1
4	Routing Length: L1, L1': Clock Driver to Rs; 0.5 inch Max L2, L2': Rs to Rs-Rt Node; 0 inch – 0.2 inch L3, L3': Rs-Rt Node to Rt; 0 inch – 0.2 inch L4, L4': Rs-Rt Node to Load; 2 inches – 15 inches			Note 1
5	SCR: SCR# Length Matching: ± 10 mils			Note 1
6	Rs Series Termination Value: 33 $\Omega \pm 1\%$			Note 1
7	Rt Shunt Termination Value: 49.9 $\Omega$ ± 5% (for 50 $\Omega$ odd mode motherboard impedance)			Note 1
8	When routing the 100 MHz differential clocks, do not split up the two halves of a differential clock pair between layers, and route to all agents on the same physical routing layer referenced to ground.			Note 2
9	If a layer transition is required, make sure skew induced by the vias used to transition between routing layers is compensated in the traces to other agents.			Note 2
10	Do not place vias between adjacent complementary clock traces, and avoid differential vias. Vias placed in one half of a differential pair must be matched by a via in the other half. Differential vias can be placed within length L1, between clock driver and Rs, if needed to shorten length L1.			Note 2

#### NOTES:

1. Refer to Section 4.2.6.1. 2. Refer to Section 4.2.6.2.



## 18.1.3 Clock Driver Decoupling

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	For All power connection to planes, decoupling capacitors and vias, the MAXIMUM trace width allowable and shortest possible lengths should be used to ensure lowest possible inductance.		
2	The VSS pins should not be connected directly to the VSS side of the capacitors. They should be connected to the ground flood under the part that is viaed to the ground plane in order to avoid VDD glitches propagating out, getting coupled through the decoupling capacitors to the VSS pins. This method has been shown to provide the best clock performance.		
3	The ground flood should be viaed through the ground plane with no less than 12–16 vias under the part. It should be will connected.		
4	For all power connections, heavy duty and /or dual vias should be used.		
5	It is imperative that the standard signal vias and small traces not be used for connecting decoupling capacitors and ground floods to the power or ground planes.		

NOTES:

1. Refer to Section 4.3.

# 18.2 Front Side Bus (FSB)

## 18.2.1 AGTL + 4X Routing

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
D[63:0]#	Spacing: [3:1], Length: 2.5 inches to 6 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 25$ mils (refer to Notes 3 and 4 of Table 5-4 for length matching details)		
DSTBP[3:0]#	Spacing: [4:1], Length: 2.5 inches to 6 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 25$ mils (refer to Notes 3 and 4 of Table 5-4 for length matching details)		
DSTBN[3:0]#	Spacing: [4:1], Length: 2.5 inches to 6 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 25$ mils (refer to Notes 3 and 4 of Table 5-4 for length matching details)		
DBI[3:0]#	Spacing: [3:1], Length: 2.5 inches to 6 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 25$ mils (refer to Notes 3 and 4 of Table 5-4 for length matching details)		

#### NOTES:

1. Refer to Section 5.1.3.1.

## 18.2.2 AGTL + 2X Routing

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
A[31:3]#	Spacing: [3:1], Length: 3 inches to 10 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 100$ mils (refer to Note 3 of Table 5-5 for length matching details)		
ADSTB[1:0]#	Spacing: [4:1], Length: 3 inches to 10 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 100$ mils (refer to Note 3 of Table 5-5 for length matching details)		
REQ[4:0]#	Spacing: [3:1], Length: 3 inches to 10 inches, Ref: VSS, Impedance: 60 $\Omega \pm 15\%$ , Matching: $\pm 100$ mils (refer to Note 3 of Table 5-5 for length matching details)		

#### NOTES:

1. Refer to Section 5.1.3.2.

## 18.2.3 AGTL + 1X Routing

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
BPRI#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
DEFER#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
RS[2:0]#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
TRDY#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
ADS#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
BNR#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
DBSY#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
DRDY#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
HIT#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
HITM#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		
LOCK#	Spacing: [3:1], Length: 3 inches to 8 inches, Ref: VSS, Impedance: 60 $\Omega$ ± 15%		

NOTES:

1. Refer to Section 5.1.3.3.



# 18.2.4 Asynchronous GTL + Signals Group

Signal	Layout Recommendations	Yes	No	Comments
THERMTRIP#	Impedance: $60 \Omega \pm 15\%$ , Spacing: 7 mils, Width: 5 mils L1: 1" to 12", L2: 3 inches maximum, Rpu: $62 \Omega \pm 5\%$			Refer to Section 5.1.6.1
FERR#	Impedance: $60 \Omega \pm 15\%$ , Spacing: 7 mils, Width: 5 mils L1: 1" to 12", L2: 3 inches maximum, Rpu: $62 \Omega \pm 5\%$			Refer to Section 5.1.6.1
A20M#	Impedance: $60 \Omega \pm 15\%$ , Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
IGNNE#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
SMI#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
SLP#	Impedance: 60 Ω ± 15% Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
STPCLK#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
LINT[1:0]	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 17 inches maximum			Refer to Section 5.1.6.2
IERR#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 1 inch maximum, Rpu: $62 \Omega \pm 5\%$			Refer to Section 5.1.6.3
RESET#	Impedance: $60 \Omega \pm 15\%$ Spacing: 13 mils, Width: 5 mils L1: 2 inches to 10 inches, L2: 1 inch to 2 inches, Rpu: $62 \Omega \pm 5\%$			Refer to Section 5.1.6.4
BR0#	Impedance: $60 \Omega \pm 15\%$ Spacing: 13 mils, Width: 5 mils L1: 2 inches to 10 inches, L2: 1 inch to 2 inches, Rpu: 200 $\Omega \pm 5\%$			Refer to Section 5.1.6.4
INIT#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 17 inches max, L2: 2 inches max, L3: 10 inches max			Refer to Section 5.1.6.5 Note 1

Signal	Layout Recommendations	Yes	No	Comments
PWRGOOD	Impedance: $60 \Omega \pm 15\%$ Spacing: 13 mils, Width: 5 mils L1: 1 inch to 12 inches, L2: 3 inches maximum, Rpu: $300 \Omega \pm 5\%$			Refer to Section 5.1.6.6
PROCHOT#	Impedance: $60 \Omega \pm 15\%$ Spacing: 7 mils, Width: 5 mils L1: 0.75 inch max, L2: 10 inches max, L3: 10 inches max, L4: 0.5" max, Rpu: 120 $\Omega$ –140 $\Omega$ ± 5%			Refer to Section 5.1.6.7
TESTHI	Impedance: 60 $\Omega$ ± 15% Spacing: 7 mils, Width: 5 mils L1: 1 inch max, Rpu: 62 $\Omega$ ± 5%			Refer to Section 5.1.6.8
COMP[1:0]	Impedance: $60 \Omega \pm 15\%$ Spacing: 13 mils, Width: 5 mils L1: 1.5 inches max, Rpd: $61.9 \Omega \pm 1\%$			Refer to Section 5.1.6.9
BOOTSELECT	Impedance: 60 $\Omega \pm 15\%$ , Spacing: 7 mils, Width: 5 mils			Refer to Section 5.1.6.10
RESERVED	N/A			Refer to Section 5.1.6.11
OPTIMIZED/ COMPAT# (Intel Pentium 4 processor on 90 nm process signal) IMPSEL (Pentium 4 processor on 0.13 micron signal)	N/A			Refer to Section 5.1.6.12

### NOTE:

1. Recommend routing INIT# with 7 mils spacing. If 5 mils spacing is used, total length must be less than 8".



# 18.2.5 Power / Other Signals

Signal	Layout Recommendations	Yes	No	Comments
GTLVREF[3:0]	Spacing: 15 mils, Width: 12 mils. L1+L2: 3.5 inches max, L3: 3 inches max, L4+L5+L6: 1.5 inches max			Refer to Section 5.1.6.13
VID[5:0]	Spacing: 5 mils, Width: 5 mils. L1+L2+L5: 15 inches max			Refer to Section 5.1.6.14
VCCVID / VCCVIDLB	Trace connecting AF3 and AF4 should be as wide as practical, but no less than 25 mils.			Refer to Section 15.3.1.7
VCCA / VSSA / VCCIOPLL	Trace should be a minimum of 12 mils. VCCA and VSSA should be routed together. Place decoupling capacitor with 600 mils of VCCA/ VSSA pins.			Refer to Section 15.3.1.8
THERMDA / THERMDC	Spacing: 10 mils, Width: 10 mils. Route two lines in parallel and close together. L1: 4 inches ~ 8 inches			Refer to Section 5.1.6.15
Host RCOMP	Spacing: 7 mils, Width: 10 mils, L1: 0.5 inch max, Rpd: 20 $\Omega$ ± 1%			Refer to Section 5.1.6.16
Host SWING	Spacing: 10 mils, Width: 12 mils, L1: 3 inches max			Refer to Section 5.1.6.17
BSEL[1:0]	Spacing: 5 mils, Width: 5 mils			Refer to Section 5.1.6.18

# 18.3 DDR System Memory

## 18.3.1 Clocks – SCMDCLK\_x[5:0], SCMDCLK\_x[5:0]#

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Reference plane: Ground Referenced		
2	Layer assignment: Layers 1 and 4 - Microstrip		
3	Single-Ended Trace Impedance (Z <sub>0</sub> ): 42 $\Omega \pm 15\%$		
4	Differential Mode Impedance (Zdiff): $70 \ \Omega \pm 20\%$		
5	Nominal Trace Width (see exceptions for breakout region below): 8 mils		
6	Nominal Pair Spacing (edge-to-edge): 5 mils		
7	Minimum Pair-to-Pair Spacing (see exceptions for breakout region below): 20 mils		
8	Minimum Serpentine Spacing: 20 mils		
9	Minimum Spacing to Other DDR Signals (see exceptions for breakout region below): 20 mils		
10	Minimum Isolation Spacing to Non-DDR Signals: 20 mils		
11	Maximum Via Count: 2 (per side)		
12	Package Length (P1): 750 mils ± 500 mils (see package length report)		
13	Breakout Length (L1): Max = 550 mils		
14	Total Motherboard Length Limits (L1 + L2): Min = 3.5 inches Max = 6.5 inches		
15	Total Length Limits (P1 + L1 + L2): Max = 6.3 inches		
16	Clock Target Lengths: Total length for DIMM0 group = X0 (See Section 6.1.2 for target reference length X0 definition) Total length for DIMM1 group = X1 (See Section 6.1.2 for target reference length X1 definition)		
17	SCLK to SCLK# Length Matching: Match total length to ± 10 mils		

#	Layout Recommendations <sup>(1)</sup>	Yes	No
18	Clock-to-Clock Length Matching (total length):		
	Match all DIMM0 clocks to X0 $\pm$ 20 mils (See Section 6.1.2 for target reference length X0 definition)		
	Match all DIMM1 clocks to $X1 \pm 20$ mils (See Section 6.1.2 for target reference length X1 definition)		
	Maximum clock length variance = 1.0"		
19	Breakout Exceptions (reduced geometries for MCH breakout region):		
	5 mil trace with 5 mil pair space allowed		
	5 mil pair to pair spacing allowed		
	10 mil spacing to other DDR signals allowed		
	Maximum breakout length is 0.5"		
20	DIMM Field Exceptions (reduced geometries for DIMM pin field region):		
	6 mil trace with 5 mil pair space allowed		
	Maximum reduced trace width length is 1.5"		
	10 mil spacing to other DDR signals allowed		
	Maximum reduced spacing length is 1.0"		

#### NOTES:

1. Designs must meet the complete layout recommendations found in Section 6.5.2.

## 18.3.2 Control Signals – SCKE\_x[3:0]#, SCS\_x[3:0]#

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Reference Plane: Ground Referenced		
2	Layer Assignment: Layers 1 and 4 - Microstrip		
3	Characteristic Trace Impedance ( $Z_0$ ): 60 $\Omega \pm 15\%$		
4	Nominal Trace Width: 5 mils		
5	Minimum Trace-to-Trace Spacing (see breakout and DIMM field exceptions below): 12 mils		
6	Minimum Isolation Spacing to Non-DDR Signals: 20 mils		
7	Package Length (P1): 750 mils ± 500 mils (see package length report)		
8	Breakout Length (L1): Max = 550 mils		
9	Total Length (L1 + L2), MCH ball to DIMM Pad: Min = 1.5" Max = 5.0"		
11	Trace Length (L3), DIMM pad to parallel termination resistor pad: Max = 1.2"		

#	Layout Recommendations <sup>(1)</sup>	Yes	No
12	Parallel Termination Resistor (Rt): 47 $\Omega \pm 5\%$		
13	Maximum Recommended Motherboard Via Count Per Signal: 2		
14	CTRL to SCMDCLK Length Matching (total length including package): (CLKmax - 2.0 inches) < CMD < (CLKmin - 0.5 inch)		
15	SDQ/SECC to SDQS Length Matching (total length including package): Match SDQ/SECC to SDQS to within ± 25 mils per byte lane		
16	Breakout Exceptions (reduced geometries for MCH breakout region): 5 mil spacing to other DDR signals is allowed Maximum breakout length is 0.5 inch		
17	DIMM Field Exceptions (reduced geometries for DIMM pin field region): 6 mil spacing to other DDR signals is allowed Maximum reduced spacing length is 1.5 inches total		

#### NOTES:

1. Designs must meet the complete layout recommendations found in Section 6.5.5.

## 18.3.3 Address/Command – SMAA\_x[12:6,0], SBA\_x[1:0], SRAS\_x#, SCAS\_x#, SWE\_x#

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Reference Plane: Ground Referenced		
2	Layer Assignment: Layers 1 and 4 - Microstrip		
3	Characteristic Trace Impedance (Z <sub>0</sub> ): L2 segment: 50 $\Omega$ ± 15% L1, L3, and L4 segments: 60 $\Omega$ ± 15%		
4	Nominal Trace Width: L2 segment: 7 mils L1, L3, and L4 segments: 5 mils		
5	Minimum Trace-to-Trace Spacing (see breakout and DIMM field exceptions below): 12 mils		
6	Minimum Isolation Spacing to Non-DDR Signals: 20 mils		
7	Package Length (P1): 750 mils ± 500 mils (see pkg length report)		
8	Breakout Length (L1): Max = 550 mils		
9	Total Length (L1 + L2), MCH Ball to First DIMM Pad: Min = 1.5"		

#	Layout Recommendations <sup>(1)</sup>	Yes	No
10	Trace Length (L3), First DIMM Pad to Last DIMM Pad: Min = 0.2" Max = 0.6"		
11	Total Length (L1 + L2 + L3), MCH ball to Last DIMM Pad: Max = 5.0"		
12	Total Length (P1 + L1+ L2 + L3), MCH Die to Last DIMM Pad: Max = 5.3"		
13	Trace Length (L4), last DIMM Pad to Parallel Termination Resistor Pad: Max = 1.0"		
14	Parallel Termination Resistor (Rt): 47 $\Omega \pm 5\%$		
15	Maximum Recommended Motherboard Via Count Per Signal: 2		
16	CMD to SCMDCLK Length Matching (total length including package): (CLKmax – 2.0 inches) < CMD < (CLKmin – 0.5 inch)		
17	Breakout Exceptions (reduced geometries for MCH breakout region): 5 mil spacing to other DDR signals is allowed Maximum breakout length is 0.5 inch		
18	DIMM Field Exceptions (reduced geometries for DIMM pin field region): 5 mil spacing to other DDR signals is allowed Maximum reduced spacing length is 1.5 inches total		

#### NOTES:

1. Designs must meet the complete layout recommendations found in Section 6.5.4.

## 18.3.4 Data Signals – SDQ\_x[63:0], SDQS\_x[7:0], SDM\_x[7:0]

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Reference Plane: Ground Referenced		
2	Layer assignment: Layers 1 and 4 - Microstrip		
3			
4	Nominal Trace Width: L2 segment: 7 mils (11 mils for length > 5.7 inches) L1, L3, and L4 segments: 5 mils		
5	Minimum Trace-to-Trace Spacing (see breakout and DIMM field exceptions below): SDQ signals: 12 mils (15 mils for length > 5.7 inches) SDQS signals: 15 mils (17 mils for length > 5.7 inches)		
6	Minimum Isolation Spacing to Non-DDR Signals: 20 mils		

#	Layout Recommendations <sup>(1)</sup>	Yes	No
7	Package Length (P1): 750 mils ± 500 mils (see package length report)		
8	Breakout Length (L1): Max = 550 mils (breakout segment)		
9	Total Length (L1 + L2), MCH Ball to First DIMM Pad: Min = 1.5"		
10	Trace Length (L3), First DIMM Pad to Last DIMM Pad: Min = 0.2 inch Max = 0.6 inch		
11	Total Length (L1 + L2 + L3), MCH Ball to Last DIMM Pad: Max = 6.5 inches		
12	Total Length (P1 + L1+ L2 + L3), MCH Die to last DIMM Pad: Max = 6.9 inches		
13	Trace Length (L4), Last DIMM Pad to Parallel Termination Resistor Pad: Max = 1.0 inch		
14	Parallel Termination Resistor (Rt): $56 \ \Omega \pm 5\%$		
15	Maximum Recommended Motherboard Via Count Per Signal: 2		
16	SDQS to SCMDCLK Length Matching (total length including package): (CLKmax - 2.0 inches) < CMD < (CLKmin - 1.0 inch)		
17	SDQ/SECC to SDQS Length Matching (total length including package): Match SDQ/SECC to SDQS to within ± 25 mils per byte lane		
18	Breakout Exceptions (reduced geometries for MCH breakout region): 5-mil spacing to other DDR signals is allowed Maximum breakout length is 0.5 inch		
19	<ul> <li>DIMM Field Exceptions (reduced geometries for DIMM pin field region):</li> <li>5-mil trace allowed</li> <li>5-mil spacing to other DDR signals is allowed (DQ only)</li> <li>10-mil spacing to other DDR signals is allowed (DQS only)</li> <li>Maximum reduced spacing length is 2.5 inches total</li> </ul>		

#### NOTES:

1. Designs must meet the complete layout recommendations found in Section 6.5.5.



## 18.3.5 DDR Reference Voltage

### 18.3.5.1 DDR VREF at the MCH

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
VREF Routing	Minimum 12-mils wide and separated from other traces by a minimum of 12-mils spacing, except during breakout, which allows for 7-mils spacing to other signals for no more than 350 mils.		
Voltage Divider	Place resistor divider consisting of two, 150 $\Omega$ ± 1% resistors within 1.0 inch of the MCH.		
Decoupling at the Resistor Divider	Two, 2.2 $\mu F$ capacitors Place one 2.2 $\mu F$ capacitor between SM_VREF and ground and the other between VDD (2.6 V) and ground.		
Decoupling at SM_VREF Source Pin	Place one, 0.1 µF capacitor as close as possible to the MCH SM_VREF source pin.		
Decoupling for Un-used SM_VREF Pin	Place two capacitors, a 2.2 $\mu F$ and a 0.1 $\mu F,$ on the unsourced SM_VREF pin.		

#### NOTES:

1. Refer to Section 6.7.2.

### 18.3.5.2 DDR VREF at the DIMMs

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
VREF Routing	Minimum 12 mils wide and separated from other traces by a minimum of 12-mils spacing.		
Voltage Divider	Place resistor divider consisting of two, 75 $\Omega$ ± 1% resistors within 1.0 inch of the DIMM connectors.		
Decoupling at the resistor divider	Two, 0.1 $\mu F$ capacitors Place one 0.1 $\mu F$ capacitor as close as possible to each DIMM VREF pin.		

#### NOTES:

1. Refer to Section 6.7.3.

# 18.3.6 DDR Resistive Compensation (SMRCOMP) per-Channel

## 18.3.6.1 DDR SMRCOMP

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
RCOMP Resistors	42.2 $\Omega$ ± 1% pulled to VDD (2.6 V), place resistors within 1.0 inch of the MCH		
RCOMP Routing	Minimum trace width of 12 mils and minimum spacing from other signals of 10 mils.		
Decoupling	Decouple each RCOMP circuit with 2.2 µF capacitor.		

#### NOTES:

1. Refer to Section 6.8.

### 18.3.6.2 DDR RCOMP VOH and VOL

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
Nominal RCOMPVOH	Nominal VOH = 1.89V ± 2%		
Nominal RCOMPVOL	Nominal VO = $0.61V \pm 2\%$		
RCOMP Resistors	R1 = $3.112$ *R2, Recommend R2 = $10 \text{ k}\Omega \pm 1\%$		
RCOMP Routing	Minimum trace width of 12 mils and minimum spacing from other signals of 10 mils.		
Decoupling	Place the 0.01 $\mu$ F capacitors no more than 1 inch from the MCH, place the 1 $\mu$ F and 2.2 $\mu$ F capacitors at the resistor divider.		

#### NOTES:

1. Refer to Section 6.8.

intel®

## **18.4 HUB Interface**

## 18.4.1 8-Bit Hub Interface

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Board impedance must be 60 $\Omega$ ± 15% or 50 $\Omega$ ± 10%.		
2	Traces must be routed 5 mils wide with 15 mils spacing (using given example 4-layer 4.4 mil prepreg stack-up).		
3	To breakout of the MCH and ${\rm Intel}^{\textcircled{R}}$ ICH5 package, the Hub Interface signals can be routed 5 on 5.		
4	MCH Breakout: 5 on 5 for 2 inches Max		
	ICH5 Breakout: 5 on 5 for 0.3 inch Max		
5	Data signals must be matched within $\pm$ 0.1 inch of the HI_STB differential pair.		
6	HI_STBS and /HI_STBF lengths must be matched.		
7a	(Single Reference Diver Circuit only) HIREF divider should be placed no more than 4 inches of away from MCH or ICH5.		
7b	(Local Reference Divider Circuit only) HIREF dividers should be placed no more than 4 inches of away from MCH or ICH5.		
8	HI signals must be referenced to ground.		
9	Strobe to Strobe Length Matching: ± 100 mils		
	Data to Data Length Matching: ± 100 mils		
10	Strobe average to Data Length Matching: ± 100 mils		

#### NOTES:

1. Refer to Section 7.1.

## 18.4.2 Hub Interface HIVREF/HISWING

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
HIVREF Voltage Specification	350 mV ± 1.5% at 1.5 V nominal		
HISWING Voltage Specification	800 mV ± 1.5% at 1.5 V nominal		
HIVREF / HISWING Divider CRT	R1 = 226 $\Omega \pm 1\%$ , R2 = 147 $\Omega \pm 1\%$ , R3 = 113 $\Omega \pm 1\%$ C2 and C5 = 0.1 $\mu$ F (near divider) C1, C3, C4, and C6 = 0.01 $\mu$ F (near component)		

#### NOTES:

1. Refer to Section 7.1.2.

## **18.4.3 Hub Interface Compensation**

### 18.4.3.1 RCOMP Resistor Values for Hub Interface

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Trace Impedance: $60\Omega \pm 15\%$		
2	HICOMP Calculation: 52.3 $\Omega \pm 1\%$		
3	VCC = 1.5 V		

#### NOTES:

1. Refer to Section 7.1.3.

## 18.4.3.2 RCOMP Resistor Values for Intel<sup>®</sup> ICH5

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Trace Impedance: 60 $\Omega$ ± 15%		
2	HICOMP Calculation: 52.3 $\Omega \pm 1\%$		
3	VCC = 1.5 V		

NOTES:

1. Refer to Section 7.1.3.

# 18.5 AGP 8X

## 18.5.1 AGP 8X Routing

### 18.5.1.1 Source Synchronous Signals

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
Interconnect	Min: 0.5 inch, Max: 3.5 inches		
Length	Worst-case interconnect skews listed in are based on simulations that take into account.		
	Listed trace lengths include pin-to-trace breakout and trace-to-connector fan-in/out.		
Strobe to Strobe	Max: 5 mils		
	Worst-case interconnect skews listed in are based on simulations that take into account.		
	Listed trace lengths include pin-to-trace breakout and trace-to-connector fan-in/out.		
Strobe to Data	Max: 25 mils		
	This mismatch budget applies to the combined trace lengths of the combined trace lengths of the package and board signals.		

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
Data to Data	Min: 3/1 S/H		
Spacing	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Strobe to Strobe Spacing	Min: 5/1 S/H		
	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Strobe to Data	Min: 5/1 S/H		
Spacing	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Trace Impedance	Min: 54 Ω, Max: 66 Ω		
Connector	Max: 200 mils		
Breakout	This is the fan-in/out length that does not follow the normal trace separation requirements in the connector area on the motherboard and the edge fingers of the graphic cards.		
MCH Breakout	Max: 550 mils		

#### NOTES:

1. Refer to Section 8.2.2.

## 18.5.1.2 Common Clock Signals

Parameter	Layout Recommendations <sup>(1)</sup>	Yes	No
Interconnect	Min: 0.5 inch, Max: 3.5 inches		
Length	Worst-case interconnect skews listed in are based on simulations that take into account.		
	Listed trace lengths include pin-to-trace breakout and trace-to-connector fan-in/out.		
Common Clock-	Min: 2/1 S/H		
to-Common Clock Spacing	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Common Clock-	Min: 3/1 S/H		
to-Data Spacing	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Common Clock-	Min: 5/1 S/H		
to-Strobe Spacing	Parameter refers to the Space-to-Height ratio of spacing between signal traces and the height above the associated ground plane.		
Trace Impedance	Min: 51 Ω, Max: 69 Ω		
Connector	Max: 200 mils		
Breakout	This is the fan-in/out length that does not follow the normal trace separation requirements in the connector area on the motherboard and the edge fingers of the graphic cards.		
MCH Breakout	Max: 550 mils		

#### NOTES:

1. Refer to Section 8.2.2.

# 18.6 CSA Port

# 18.6.1 CSA Port Routing

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Characteristic Trace Impedance: 60 $\Omega \pm 15\%$		
2	Trace Width: 5 mils		
3	Trace Spacing: 15 mils		
4	L1: 2 inches to 10 inches Also includes MCH and the Intel <sup>®</sup> 82547EI chipset platform breakout length.		
5	MCH Breakout: 5 on 5 for 2 inches		
6	Intel 82547EI Breakout: 5 on 5 for 300 mils		
7	Strobe-to-Strobe Length Matching: ± 10 mils		
8	Strobe-to-Data Length Matching: ± 50 mils		

#### NOTES:

1. Refer to Section 9.1.

## 18.6.2 CSA Port Generation/Distribution of Reference Voltage

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Reference Voltage Specification (V): 0.350 V ± 3%		
2	Reference swing Voltage Specification (V): For MCH and Intel <sup>®</sup> 82547EI = 0.8 V $\pm$ 3%		
3	1.5 V Voltage Divider Circuit Recommended Resistor Values: R1 = 226 $\Omega \pm 1\%$ R2 = 147 $\Omega \pm 1\%$ R3 = 113 $\Omega \pm 1\%$		
4	1.2 V Voltage Divider Circuit Recommended Resistor Values: R4 = 523 $\Omega \pm 1\%$ R5 = 665 $\Omega \pm 1\%$ R6 = 604 $\Omega \pm 1\%$		

NOTES:

1. Refer to Section 9.2.



### 18.6.3 CSA Port Resistive Compensation

### 18.6.3.1 RCOMP Resistor Values for MCH

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Trace Impedance: 60 $\Omega \pm 15\%$		
2	RCOMP Resistor Value: R1 = 52.3 $\Omega \pm 1\%$		
3	RCOMP Resistor Tied to: VCC = 1.5		

#### NOTES:

1. Refer to Section 9.3.

### 18.6.3.2 RCOMP Resistor Values for Intel<sup>®</sup> 82547EI Chipset Platform

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Trace Impedance: 60 $\Omega$ ± 15%		
2	RCOMP Resistor Value: R2 = $30.0 \Omega \pm 1\%$		
3	RCOMP Resistor Tied to: VCC = 1.2		

NOTES:

1. Refer to Section 9.3.

# 18.7 Intel<sup>®</sup> ICH5

## 18.7.1 IDE Interface

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	5-mil wide and 7-mil spaces (using given example 4-layer 4.4-mil prepreg stack-up).		
2	Max trace length is 10 inches long.		
3	The two strobe signals must be matched within 100 mils of each other. The data lines must be within $\pm$ 500 mils of the average length of the two strobe signals.		
4	If series resistors are used, they should be placed close to the connector.		

#### NOTES:

1. Refer to Section 10.2.

# 18.7.2 SATA Interface

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Route SATA signals ground referenced.		
2	Route SATA signals using a minimum of vias and corners. This reduces signal reflections and impedance changes. Use a maximum of 2 vias per trace. Vias should be matched on traces within a transmit or receive pair.		
3	When it becomes necessary to turn 90 degrees, use two 45 degree turns or an arc, instead of making a single, 90-degree turn. This reduces reflections on the signal by minimizing impedance discontinuities.		
4	Do not route SATA traces under crystals, oscillators, clock synthesizers, magnetic devices, or ICs that use and/or duplicate clocks.		
5	Route all traces over continuous planes (GND) with no interruptions. Avoid crossing over anti-etch if possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces. (Applies to SATA signals, high-speed clocks, as well as slower signals that might be coupling to them.)		
6	Keep SATA signals clear of the core logic set. High current transients are produced during internal state transitions, which can be very difficult to filter out.		
7	Keep traces at least 90 mils away from the edge of the plane (VCC or GND depending on which plane to which the trace is routed). This helps prevent the coupling of the signal onto adjacent wires and helps prevent free radiation of the signal from the edge of the PCB.		
8	Maintain parallelism between SATA differential signals with the trace spacing needed to achieve 100 $\Omega$ differential impedance. (Recommended: 5 on 7 spacing with 4-layer, 4.4-mil prepreg stack-up.)		
9	Minimize the length of high-speed clock and periodic signal traces that run parallel to SATA signal lines to minimize crosstalk. The minimum recommended spacing to clock signals is 50 mils.		
10	Use 20-mil minimum spacing between SATA signal pairs and other signal traces. This helps to prevent crosstalk.		
11	SATA signal pair traces should be trace length matched. Max trace length mismatch between SATA signal pair (such as TXN and TXP) should be no greater than 150 mils.		
12	Maximum length from the ICH5 to the SATA connector should not be greater than 4 inches.		
13	SATARBIASP and SATARBIASN should be routed 5 on 5 with a single trace 500 mils or less to the 24.9 $\Omega$ 1% resistor to ground.		

#### NOTES:

1. Refer to Section 10.4.



## 18.7.3 AC '97

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	$Z_0 = 60 \ \Omega \pm 15\%$		
2	5-mil trace width, 5-mil spacing between traces (using given example 4-layer 4.4-mil prepreg stack-up).		
3	AC_SDIN Max Trace Lengths:		
	ICH5 to primary codec:		
	L = 14 inches		
	<ul> <li>From Primary Codec T junction to CNR:</li> </ul>		
	L = 6 inches		
	CNR:		
	L = 14 inches. (Using given example 4-layer 4.4-mil prepreg stack-up.)		
4	AC_SDOUT Max Trace Lengths:		
	ICH5 to primary codec:		
	L = 14 inches		
	• CNR:		
	L = 14 inches.		
	(Using given example 4-layer 4.4-mil prepreg stack-up.)		
5	AC_BIT_CLK Max Trace Lengths:		
	ICH5 to primary codec:		
	L = 13.6 inches		
	• CNR		
	L = 13.6 inches.		
	(Using given example 4-layer 4.4-mil prepreg stack-up.)		
6	Series termination resistor on AC_BIT_CLK line should be no more than 0.9 inch to 7.6 inches from the ICH5.		
7	Series termination resistors on AC_SDIN lines if needed should be no more than 100 to 400 mils from the CNR card or the on board codec.		

NOTES:

1. Refer to Section 10.5.

## 18.7.4 USB 2.0

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	With minimum trace lengths, route high-speed clock and USB differential pairs first.		
2	Route USB signals ground referenced.		
3	Route USB signals using a minimum of vias and corners. This reduces signal reflections and impedance changes.		
4	When it becomes necessary to turn 90 degrees, use two 45-degree turns or an arc, instead of making a single 90-degree turn. This reduces reflections on the signal by minimizing impedance discontinuities.		
5	Do not route USB traces under crystals, oscillators, clock synthesizers, magnetic devices or ICs that use and/or duplicate clocks.		
6	Stubs on USB signals should be avoided, as stubs will cause signal reflections and affect signal quality. If a stub is unavoidable in the design, the sum of all stubs on a given data line should not be greater than 200 mils.		
7	Route all traces over continuous planes (GND) with no interruptions. Avoid crossing over anti-etch if possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces. (Applies to USB signals, high-speed clocks, as well as slower signals that might be coupling to them.)		
8	Keep USB signals clear of the core logic set. High current transients are produced during internal state transitions, which can be very difficult to filter out.		
9	Keep traces at least 90 mils away from the edge of the plane (Vcc or GND depending on which plane to which the trace is routed). This helps prevent the coupling of the signal onto adjacent wires and helps prevent free radiation of the signal from the edge of the PCB.		
10	Maintain parallelism between USB differential signals with the trace spacing needed to achieve $90\Omega$ differential impedance. (Recommended: 7.5 on 7.5 spacing with 4-layer, 4.4-mil prepreg stack-up.)		
11	Minimize the length of high-speed clock and periodic signal traces that run parallel to USB signal lines to minimize crosstalk. The minimum recommended spacing to clock signals is 50 mils.		
12	Use 20 mil minimum spacing between USB signal pairs and other signal traces. This helps to prevent crosstalk.		
13	USB signal pair traces should be trace length matched. Max trace length mismatch between USB signal pair (such as DM1 and DP1) should be no greater than 150 mils.		
14	No termination resistors needed for USB.		
15	USBRBIAS and USBRBIAS# should be routed 5 on 5 with a single trace 500 mils or less to the 22.6 $\Omega$ 1% resistor to ground.		
16	Maximum length from the ICH5 to the back panel should not be greater than 17 inches. Maximum length from the ICH5 to the CNR should not be greater than 8 inches.		

NOTES:

1. Refer to Section 10.7.



## 18.7.5 PCI

#	Layout Recommendations <sup>(1)</sup>		No
1	For two to four slot boards (5 to 10 inches to the first slot and then 1 inch to each subsequent slot).		
	For five slot boards (5 to 8 inches to the first slot and then 1 inch to each subsequent slot).		
	For six slot boards (5 to 7 inches to the first slot and then 1 inch to each subsequent slot).		
2	IDSEL (See Section 10.10.1)		

#### NOTES:

1. Refer to Section 10.10.

## 18.7.6 RTC

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	RTC LEAD length = 1.0 inch maximum.		
2	Minimize capacitance between RTCX1 and RTCX2.		
3	Put GND plane underneath Crystal components.		
4	Do not route switching signals under the external components (unless on other side of board).		
5	RTC traces should be ground referenced.		

#### NOTES:

1. Refer to Section 10.11.

# 18.7.7 LAN Connect Interface

#	Layout Recommendations	Yes	No	Comments
1	Trace spacing: 5 mils wide, 10 mil (using given example 4-layer 4.4-mil prepreg stack-up).			
2	Point-to- Point Single Solution			To meet timing requirements.
	Maximum trace lengths:			
	ICH5 to Intel <sup>®</sup> 82562EZ/ET/EX/EM: L = 4.5 to 11.5 inches.			
	ICH5 to CNR: L = 2 to 9 inches.			
3	LOM and CNR Solution			To meet timing requirements.
	Maximum trace lengths:			
	ICH5 to resistor pack: L1 = 0.5 to 8 inches.			
	Resistor pack to $82562EZ/ET/EX/EM$ : L2 = 4 to (11.5 – L1) inches.			
	Resistor pack to CNR: L2 = 1.5 to $(9 - L1)$ inches.			
4	Stubs due to R-pak CNR/LOM stuffing option should not be present.			To minimize inductance.
5	Max mismatch between the length of a clock trace and the length of any data trace is 0.5 inch.			To meet timing and signal quality requirements.
6	Maintain constant symmetry and spacing between the traces within a differential pair out of the LAN PHY.			To meet timing and signal quality requirements.
7	Keep the total length of each differential pair (from PHY to connector) under 4 inches (preferably less than 2 inches).			Issues found with traces longer than 4 inches: IEEE phy conformance failures, excessive EMI and or degraded receive BER.
8	Do not route the transmit differential traces closer than 100 mils to the receive differential traces.			To minimize crosstalk.
9	Distance between differential traces and any other signal line is 100 mils. (300 mils recommended).			To minimize crosstalk.
10	Route 5 mils on 10 mils for differential pairs (out of LAN phy) (using given example 4-layer 4.4-mil prepreg stack-up).			To meet timing and signal quality requirements.
11	Differential trace impedance should be controlled to be ~100 $\Omega$ .			To meet timing and signal quality requirements.
12	For high-speed signals, the number of corners and vias should be kept to a minimum. If a 90- degree bend is required, it is recommended to use two, 45-degree bends.			To meet timing and signal quality requirements.
13	Traces should be routed away from board edges by a distance greater than the trace height above the ground plane.			This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
14	Do not route traces and vias under crystals or oscillators.			This will prevent coupling to or from the clock.



#	Layout Recommendations	Yes	No	Comments
15	Trace width to height ratio above the ground plane should be between 1:1 and 3:1.			To control trace EMI radiation.
16	Traces between decoupling and I/O filter capacitors should be as short and wide as practical.			Long and thin lines are more inductive and would reduce the intended effect of decoupling capacitors.
17	Vias to decoupling capacitors should be sufficiently large in diameter.			To decrease series inductance.
18	Avoid routing high-speed LAN near other high-frequency signals associated with a video controller, cache controller, processor, or other similar devices.			To minimize crosstalk.
19	Isolate I/O signals from high-speed signals.			To minimize crosstalk.
20	Place the Intel <sup>®</sup> 82562ET/EM part more than 1.5 inches away from any board edge.			This minimizes the potential for EMI radiation problems.
21	Place at least one bulk capacitor (4.7 $\mu$ F or greater OK) on each side of the 82562ET/EM.			Research and development has shown that this is a robust design recommendation.
22	Place decoupling capacitors (0.1 $\mu$ F) as close to the 82562ET/EM as possible.			

NOTES:

1. Refer to Section 10.12.

## 18.8 Flash BIOS

## 18.8.1 Flash BIOS Decoupling

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	0.1 $\mu$ F capacitors should be placed between the VCC supply pins and the VSS ground pins and no less than 390 mils from the VCC supply pins.		
2	$4.7~\mu F$ capacitors should be placed between the VCC supply pins and the VSS ground pins and no less than 390 mils from the VCC supply pins.		

#### NOTES:

1. Refer to Section 14.2.

## 18.8.2 Processor/ICH5 Flash BIOS

#	Layout Recommendations <sup>(1)</sup>	Yes	No
1	Trace Impedance: 60 $\Omega$ ± 15%,		
	Trace Spacing: 5 mils,		
	L1: 17 inches max, L2: 2" max, L3: 10 inches max		

#### NOTES:

1. Refer to Section 14.4.

# **18.9 Power Distribution**

## 18.9.1 **Power Delivery**

Signal	Layout Recommendations	Yes	No	Comments
VCC (processor Core) processor Core VTT	The VCC (processor core) power plane is used to power the processor core and VTT. The processor's voltage regulator must be compatible with a VRD 10.0 design.			Refer to Section 15.2.1
MCH_VTT	When an Intel Pentium 4 processor on 90 nm process is inserted into the platform, the output of the MCH_VTT regulator should be set to 1.225 V. If a Pentium 4 processor on 0.13 micron process is inserted into the platform, the output of the MCH_VTT regulator should be set to 1.45 V. This regulator must be able to source 2 A and			Refer to Section 15.2.2
VCCVID processor VID	sink 600 mA in normal operation. VCCVID is a 1.2 V power plane is used to power pins AF4 and AF3 on the processor. It is derived form 3.3 V and should be able to source 150 mA of current. This regulator is required for all designs			Refer to Section 15.2.3
2.6 V Dual DDR Core	The 2.6 V dual power plane is used to provide power to the DDR DRAM core, the MCH DDR I/O ring, reference voltage to the 1.25 V linear regulator, and the 2.6 V to 1.5 V linear regulator. The 2.6 V power plane is created using a switch between a switching regulator and a linear stand-by regulator. The switching regulator should be able to support up to 19.5 A of current while the stand-by regulator needs only to supply 500 mA of current. The switching regulator receives its input directly from the 5 V power rail of the power supply while the linear regulator receives its input form 5 V SB. The DDR DRAM VDD and VDDQ requires at most 13 A of current in the S1state. The current dedicated for the 875P chipset's VCC_2.6 is 4.9 A			Refer to Section 15.2.4
1.275 V DDR_TERM	The 1.275 V voltage regulator is for the DDR termination voltage (VTERM). A linear regulator divides the 2.6 V power rail by 2 to drive a 1.275 V reference voltage. VTERM is defined as: VTERM_min = SMVREF - 40 mV and VTERM_max = SMVREF + 40 mV. By deriving the VTERM voltage form the 2.6 V plane, this provides some common mode noise rejection between the DDR termination and I/O voltages. The entire power plane requires 1.8 A of current, and can be delivered a couple of different ways. One way is to use two regulators, one for each channel or one regulator for both channels.			Refer to Section 15.2.5



Signal	Layout Recommendations	Yes	No	Comments
1.5 V CONN	The 1.5 V power plane is created using a dual linear regulator sourcing from the 2.6 V power rail. The 1.5 V plane powers the ICH5 core logic and HI, the MCH core, HI, CSA, AGP, and the AGP Connector. Sequencing on this rail should ensure that the 1.5 V power plane is shut off during S3. This voltage rail requires approximately 6.6 A maximum current. This regulator is required in all designs			Refer to Section 15.2.6
5 V DUAL	This rail will powered from the 5 V core ATX supply during full-power operation and from 5 V SB during STR. There is a resistive drop through the 5 V dual w\switch that must be considered. Therefore, no components should be connected directly to the 5 V dual plane.			Refer to Section 15.2.7
5 V SB (STANDBY)	The 5 V SB power plane comes directly off the 5 V SB power rail from the ATX power supply and has two functions. One, to provide power to resume functions via a 3.3 V SB regulator in I/O devices off of the ICH5, and two, to provide 2.6 V power to the memory devices during the S3 state. The ICH5 requires 3.3 V SB only due to the integrated 1.5 V SB regulator. It is recommended that the ATX power supply be capable of handling 2 A of SB current.			Refer to Section 15.2.8
3.3 V SB (STANDBY)	The 3.3 V SB power plane is the output of a 5 V SB-to-3.3 V SB voltage regulator. The 3.3 V SB plane powers the resume well of the ICH5 and the PCI 3.3 VAUX suspend power pins. The 3.3 VAUX requirements state that during suspend, the system must deliver 375 mA to each wake-enabled card and 20 mA to each non-wake enabled card. During full-power operation, the system must be able to supply 375 mA to each card. Therefore, the total requirement is: Full-power Operation: 375 mA *(# of PCI slots) Suspend Operation: 375 mA+20 mA* (#PCI slots-1)			Refer to Section 15.2.9
2.6 V SB (STANDBY)	The 2.6 V SB power plane is the output of the 5 V SB-to-2.62.6 V SB voltage regulator. The power plane is used solely for the DDR DIMMs during the S3 suspend state (some minimal 2.6 V rail current will also be supplied to the MCH). The suspend voltage regulator for system memory is controlled by the LATCHED_BACKFEED_CUT signal. This signal should be generated using the SLP_S4# signal from the ICH5, rather than the SLP_S5# signal, even if the platform does not support the S4 Sleep State. The SLP_S4# logic in the ICH5 ensures that system memory will be properly initialized when returning from S4 and S5 states.			Refer to Section 15.2.10

# 18.9.2 Decoupling Requirements

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
AL Polymer 560 µF	10 Capacitors, ESR: 5 mΩ, ESL: 4 nH, Filter: Output		
1206 pkg 22 µF X5R	24 Capacitors, ESR: 3.5 m $\Omega$ , ESL: 1.4 nH, Filter: Output		
Al Electrolytic 1200 µF 16 V 2.1 A Ripple	4 Capacitors, ESR: 22 mΩ, ESL: 30 nH, Filter: Input		
1206 pkg 4.7 µF	4 Capacitors, ESR: 6 m $\Omega$ , ESL: 1.1 nH, Filter: Input		

#### NOTES:

1. Refer to Section 15.3.1.2.

## 18.9.3 MCH Power Delivery

### 18.9.3.1 Decoupling Recommendations

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
MCH_VTT	<ul> <li>(1) 0.47 μF Edge capacitors as close to ball A15</li> <li>(1) 0.47 μF Edge capacitors as close to ball A21</li> <li>(1) 0.1 μF Edge capacitors as close to ball A31</li> <li>(1) 0.1 μF Power Plane Decoupling as close to MCH</li> </ul>		
VCC_1.5 HI AGP, CSA	<ul> <li>(1) 0.1 μF Edge capacitors as close to ball AA35</li> <li>(1) 0.1 μF Edge capacitors as close to ball Y1</li> </ul>		
VCC_2.6 DDR	<ul> <li>(1) 0.1 μF Edge capacitors as close to ball AA35</li> <li>(1) 0.47 μF Edge capacitors as close to ball E35</li> <li>(1) 0.22 μF Edge capacitors as close to ball R35</li> <li>(1) 0.1 μF Edge capacitors as close to ball AL35</li> <li>(1) 0.1 μF Edge capacitors as close to ball AR15</li> <li>(1) 0.1 μF Edge capacitors as close to MCH</li> </ul>		

NOTES:

1. Refer to Section 15.3.3.4.



### 18.9.3.2 Bulk Decoupling Requirements

Signal	Layout Recommendations <sup>(1)</sup>		No
MCH_VTT	(1) 0.1 $\mu$ F, (1) 0.47 $\mu$ F, (1) 1.0 $\mu$ F, (2) 4.7 $\mu$ F, (1) 470 $\mu$ F. Place on MCH VTT plane using good layout practices. such as placing the smaller value capacitors closer to the MCH than the higher value capacitors.		
VCC_2.6	(1) 22 $\mu$ F, (1) 4.7 $\mu$ F Place at the 2.6 V power plane transitions to layer 1 at the MCH.		
VCC_1.5	10 $\mu$ F, 470 $\mu$ F, 4.7 $\mu$ F Place as close to where the 1.5 V core and 1.5 V AGP/CSA planes diverge. Place at the output of the 1.5 V VR Place between the VR and the MCH		

#### NOTES:

1. Refer to Section 15.3.3.4.

## 18.9.4 DDR DIMM Power Delivery

### 18.9.4.1 Decoupling Requirements

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
VCC_2.6	(42) 0.1 $\mu F$ Decoupling capacitors Place as close to power the DIMM power pins as possible and sprinkled through out the DDR power flood		
DDR_TERM	(54) 0.1 μF Decoupling capacitors Place as close to Termination resistors as possible		

#### NOTES:

1. Refer to Section 15.3.5.3.

### 18.9.4.2 Bulk Decoupling for DIMMs

Pin	Layout Recommendations <sup>(1)</sup>		No
VCC_2.6	(1) 4.7 $\mu$ F, (1) 22 $\mu$ F, (1) 333 $\mu$ F, (1) 560 $\mu$ F: Place at output of the VR as close to the DIMMs as possible: (4) 470 $\mu$ F: Place at each corner of the DIMMs		
DDR_TERM	(1) 4.7 $\mu$ F, (1) 470 $\mu$ F, (1) 1500 $\mu$ F. Place at output of the VR as close to the DIMMs as possible		

NOTES:

1. Refer to Section 15.3.5.3.

# 18.9.5 Intel<sup>®</sup> ICH5 Power Delivery

### 18.9.5.1 Decoupling Requirements

Signal	Layout Recommendations <sup>(1)</sup>	Yes	No
VCC3_3	(6) 0.1 μF Decoupling capacitors (VSS) Place near balls D1, A7, H1, P1, W24, and AD 21		
VCCSUS3_3	(3) 0.1 $\mu$ F, (1) 0.01 $\mu$ F, (1) 1.0 $\mu$ F Decoupling capacitors (VSS) Place 0.1 $\mu$ F capacitors near balls A17, A23, and V1 Place additional capacitors near balls A15 and A19		
V_CPU_IO	(1) 0.1 μF Decoupling capacitors (VCC) Place near balls T24		
VCC1_5	(4) 0.1 $\mu$ F, (1) 0.01 $\mu$ F Decoupling capacitors (VSS) Place 0.1 $\mu$ F capacitors near balls G24, H24, K24, M24, AD4, and AD18 Place 0.01 $\mu$ F capacitor near balls AD8		
VCCSUS1_5_A	(1) 0.01 μF Decoupling capacitors (VSS) Place near balls A19		
VCCSUS1_5_B	(1) 0.01 μF Decoupling capacitors (VSS) Place near balls AD4		
VCCSUS1_5_C	(1) 0.01 μF Decoupling capacitors (VSS) Place near balls A7		
V5REF	(1) 0.1 μF Decoupling capacitors (VCC) Place near balls A8		
V5REF_SUS	(1) 0.1 μF Decoupling capacitors (VSS) Place near balls A17		
VCCRTC	(1) 0.1 μF Decoupling capacitors (VCC) Place near balls AD11		
VCCUSBPLL	(1) 0.1 μF, (1) 0.01 μF Decoupling capacitors (VSS) Place near balls D24		
VCCSATAPLL	(1) 0.1 $\mu$ F, (1) 0.01 $\mu$ F Decoupling capacitors (VSS) Place near balls AD6		

NOTES:

1. Refer to Section 15.3.6.6.

This page is intentionally left blank.

# **Reference Schematics**

# Α

Refer to the appropriate schematics document for the customer reference Board (CRB) schematic diagrams (See Section 1.1). The schematic documents are:

- Intel<sup>®</sup> 875P Chipset Customer Reference Board Schematics
- Intel<sup>®</sup> 865G/865GV/865PE/865P Chipset CRB Schematics Addendum for the Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process w/Loadline A Platforms-2 Phase VR
- Intel<sup>®</sup> 865G/865GV/865PE/865P Chipset CRB Schematics Addendum for the Intel<sup>®</sup> Pentium<sup>®</sup> 4 Processor on 90 nm Process w/Loadline A Platforms -3 Phase VR