Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform

For Use with Universal Socket 370

Design Guide

February 2002

Document Number: 273671-001

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The CICH may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 2002

AlertVIEW, i960, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, Commerce Cart, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, GatherRound, i386, i486, iCat, iCOMP, Insight960, InstantlP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel ChatPad, Intel Create&Share, Intel Dot.Station, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetStructure, Intel Play, Intel Play logo, Intel Pocket Concert, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel WebOutfitter, Intel Xeon, Intel XScale, Itanium, JobAnalyst, LANDesk, LanRover, MCS, MMX, MMX logo, NetPort, NetportExpress, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, ProShare, RemoteExpress, Screamline, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside, The Journey Inside, This Way In, TokenExpress, Trillium, Vivonic, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

intel Contents

1	Introd	duction			13
	1.1	Termir	noloav		
	1.2			ments	
	1.3			Ν	
		1.3.1		Features	
		1.3.2		ent Features	
			1.3.2.1	Intel® 82815 GMCH Features	17
			1.3.2.2	Intel® 82801E Communications I/O Controller Hub	
				(C-ICH)	
			1.3.2.3	Firmware Hub (FWH)	
		1.3.3		Initiatives	
			1.3.3.1	Universal Systemboard Design	
			1.3.3.2 1.3.3.3	Intel® PC 133 Accelerated Hub Architecture Interface	
			1.3.3.4	Internet Streaming SIMD Extensions	
			1.3.3.5	AGP 2.0	
			1.3.3.6	Integrated LAN Controllers	
			1.3.3.7	Serial I/O Unit	20
			1.3.3.8	Ultra ATA/100 Support	
			1.3.3.9	Expanded USB Support	
			1.3.3.10		
			1.3.3.11	Low-Pin-Count (LPC) Interface	
2	Gene	eral Desi	gn Consid	erations	23
	2.1	Nomin	al Board S	Stack-up	23
	2.2			or P-MOS Kicker "ON": SMAA[9] is Strapped High	
		by an I	nternal 50) KΩ Pull-up	24
3	Com	ponent L	ayouts		25
4	Unive	ersal Boa	ard Desian)	
	4.1		J. J	Definition Details	
	4.1			n Requirements	
	4.2	4.2.1		Iniversal Systemboard Design With Incompatible GMCH	
		4.2.2		ng the Processor at the Socket	
		4.2.3		he Appropriate Processor VTT Level	
		4.2.4	0	cessor Pin AG1	
		4.2.5		ng the Processor at the GMCH	
		4.2.6	•	ing Non-VTT Processor Pins	
		4.2.7	VCMŎS	Reference	
		4.2.8		or Signal PWRGOOD	
		4.2.9		ock Voltage Switching Requirements	
		4.2.10		F Topology and Layout	
	4.3			ng on Wake Events	
		4.3.1		f Intel® CK-815 to VTTPWRGD	
5	Syste	em Bus [Design Gui	idelines	
	- 5.1	Systen	n Bus Rou	Iting Guidelines	
		-		-	

5.2 General Topology and Layout Guidelines 45 5.2.1 Systemboard Layout Rules for AGTL/AGTL+ Signals 46 5.2.1.1 Systemboard Layout Rules for Non-AGTL/AGTL+ 48 5.2.1.2 THRMDP and THRMDN 48 5.2.1.3 Additional Routing and Placement Considerations 49 5.3 Electrical Differences for Universal PGA370 Designs 50 5.3.1 THERMTRIP Circuit. 50 5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 FULATERNOTOVershoot Requirements 56 5.6 Processor Reed Requirements 56 5.7 Undershoot/Overshoot Requirements 56 5.9 Processor PLL Filter Recommendations 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 68 5.9.4 Custom Solutions. 60 5.10 Voltage Regulation Guidelines for Non-AGTL/AGTL 62 5.11 Vectore Decoupling Design 62 5.		5.1.1 Initial Timing Analysis			
5.2.1.1 Systemboard Layout Rules for Non-AGTL/AGTL+ (CMOS) Signals. 48 5.2.1.3 Additional Routing and Placement Considerations. 49 5.3 Electrical Differences for Universal PGA370 Designs. 49 5.3.1 THERMTRIP Circuit. 50 5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping. 50 5.4 PGA370 Socket Definition Details. 51 5.5 FCA370 Socket Definition Details. 51 5.6 CLKREF Circuit Implementation Differences. 54 5.6 CLKREF Circuit Implementation Differences. 56 5.7 Undershoot/Overshoot Requirements. 56 5.8 Processor Reset Requirements. 57 5.9.1 Topology. 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Design 62 5.12 Thermal Considerations 62 5.13 Debug Port Changes 64 <tr< td=""><td>5.2</td><td></td><td></td></tr<>	5.2				
ICMOS) Signals 48 5.2.1.2 THRMDP and THRMDN 48 5.2.1.3 Additional Routing and Placement Considerations 49 5.3 Electrical Differences for Universal PGA370 Designs 49 5.3.1 THERMTRIP Circuit 50 5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping 50 5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences 54 5.6 Decessor PLI: Filter Recommendations 55 5.7 Undershoot/Overshoot Requirements 56 5.8 Processor Reset Requirements 56 5.9 Trocessor Recommendation for Intel Platforms 58 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.10 Voltage Regulation Guidelines 61 5.11 Voltage Regulation Guidelines 61 5.11.1 VCCORE Decoupling Design 62 5.12 Thermal Considerations 62 5.13 Debug Port Changes 64					
5.2.1.2 THRNDP and THRNDN 48 5.3.1 Additional Routing and Placement Considerations 49 5.3.1 THERMTRIP Circuit 50 5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping 50 5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 FGEA370 Socket Definition Details 51 5.6 CLKREF Circuit Implementation Differences 54 5.6 CLKREF Circuit Implementation Differences 56 5.7 Undershoot/Overshoot Requirements 56 5.8 Processor Rest Requirements 56 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.0.10 Voltage Regulation Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory 2-DIMM Layo		5.2.1.1 Systemboard Layout Rules for Non-AGTL/AGTL+			
5.3 Electrical Differences for Universal PGA370 Designs 49 5.3.1 THERMTRIP Circuit 50 5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation 51 5.6 PGA370 Socket Definition Details 51 5.7 Undershoot/Overshoot Requirements 56 5.7 Undershoot/Overshoot Requirements 56 5.9 Processor Reset Requirements 56 5.9 Processor Reset Requirements 56 5.9 Topology 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11.1 VCCOCRE Decoupling Design 62 5.12 Thermal Considerations 62 5.13 Debug Port Changes 64 System Memory Pouling Guidelines 67 6.2.1 System Memory 2-DIMM		(CMOS) Signals			
5.3 Electrical Differences for Universal PGA370 Designs 49 5.3.1 THERMTRIP Circuit. 50 5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping. 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences. 54 5.6 CLKREF Circuit Implementation. 55 5.7 Undershoot/Overshoot Requirements. 56 5.8 Processor Reset Requirements. 56 5.9 Processor PLL Filter Recommendations. 57 5.9.1 Topology. 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions. 60 5.10 Voltage Regulation Guidelines for Universal PGA370 Designs 61 5.11.1 VCCORE Decoupling Design. 62 5.12.1 Thermal Considerations. 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.2.1 System Memory 2-DIMM Design Guidelines. 67 6.3 System Memory 3-DIMM Connectivity <td></td> <td>5.2.1.2 IHRMDP and IHRMDN</td> <td></td>		5.2.1.2 IHRMDP and IHRMDN			
5.3.1 THERMTRIP Circuit 50 5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences 54 5.6 CLKREF Circuit Implementation 55 7 Undershoot/Overshoot Requirements 56 5.9 Processor Reset Requirements 56 5.9 Processor Reset Requirements 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 VCCCORE Decoupling Design 62 5.12.1 VTT Decoupling Design 62 5.13 VDE Decoupling Design 62 5.13 Debug Port Changes 64 System Memory 2-DIMM Design Guidelines 67 6.1 System Memory 2-DIMM Connectivity 68 6.2.1 System Memory 3-DIMM Connectivity 68 6.3 System Memor	53				
5.3.1.1 THERMTRIP Support for Tualatin A-1 Stepping 50 5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences 54 5.6 CLKREF Circuit Implementation 55 5.7 Undershoot/Vovershoot Requirements 56 5.9 Processor Reset Requirements 56 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines for Universal PGA370 Designs 61 5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 3-DIMM Design Guidelines 71 6.3.2 System Memory 3-DIMM Design Guid	5.5				
5.3.1.2 THERNTRIP Support for Tualatin A-1 Stepping. 50 5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences. 54 5.6 CLKREF Circuit Implementation. 55 7 Undershoot/Overshoot Requirements. 56 5.7 Undershoot/Overshoot Requirements. 56 5.9 Processor Reset Requirements. 57 5.9.1 Topology. 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions. 60 5.11 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design 62 5.11.2 VTI Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations. 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Connectivity 68 <td< td=""><td></td><td></td><td></td></td<>					
5.4 PGA370 Socket Definition Details 51 5.5 BSEL[1:0] Implementation Differences. 54 6.6 CLKREF Circuit Implementation. 55 5.7 Undershoot/Overshoot Requirements. 56 5.8 Processor Reset Requirements. 56 5.9 Processor PLL Filter Recommendations 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions. 60 5.10 Voltage Regulation Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design. 61 5.11.2 VTT Decoupling Design. 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Connectivity 68 6.2.1 System Memory 3-DIMM Design Guidelines 67 6.3 System Memory 3-DIMM Layout Guidelines 71 6.4 System Memory 3-DIMM Connectivity 6					
5.5 BSEL[1:0] Implementation Differences. 54 5.6 CLKREF Circuit Implementation 55 5.7 Undershoot/Overshoot Requirements. 56 5.8 Processor Reset Requirements. 56 5.9 Processor PLL Filter Recommendations 57 5.9.1 Topology. 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions. 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.2 VTT Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 6.1 System Memory 2-DIMM Design Guidelines 69 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 72 6.4 System Memory 3-DIMM Connectivity	5.4				
5.7 Undershoot/Overshoot Requirements 56 5.8 Processor Reset Requirements 56 5.9 Processor PLL Filter Recommendations 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 67 6.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Layout Guidelines 73 6.5 Compensation 75 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2	5.5				
5.8 Processor Reset Requirements	5.6	CLKREF Circuit Implementation			
5.9 Processor PLL Filter Recommendations 57 5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.2 VCCORE Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 68 6.2.1 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Connectivity 71 6.3 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivit	5.7	Undershoot/Overshoot Requirements	56		
5.9.1 Topology 57 5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCORE Decoupling Design 62 5.11.2 VTT Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Connectivity 71 6.3 System Memory 3-DIMM Connectivity 71 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guideline	5.8				
5.9.2 Filter Specification 57 5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design 62 5.11.2 VTT Decoupling Design 62 5.12.1 Vector Design Guidelines 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Connectivity 68 6.3.2 System Memory 3-DIMM Layout Guidelines 71 6.3.1 System Memory 3-DIMM Layout Guidelines 73 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 73 74 6.5 Compensation 75	5.9				
5.9.3 Recommendation for Intel Platforms 58 5.9.4 Custom Solutions 60 5.10 Voltage Regulation Guidelines for Universal PGA370 Designs 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCORE Decoupling Design 62 5.11.2 VTT Decoupling Design 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Layout Guidelines 71 6.3.1 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 74 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 72 73		5.9.1 Topology	57		
5.9.4 Custom Solutions					
5.10 Voltage Regulation Guidelines 61 5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design 62 5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Connectivity 68 6.3 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 72 6.4 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Connectivity 71 6.4 System Memory 3-DIMM Connectivit					
5.11 Decoupling Guidelines for Universal PGA370 Designs 61 5.11.1 VCCCORE Decoupling Design 61 5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Layout Guidelines 71 6.3 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 73 6.4 System Memory Decoupling Guidelines 72 6.4 System Memory Decoupling Guidelines 72 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 Graphics Performance Accelerator (GPA) 77 7.2 AGP Universal Retention Mechanism (RM) 78 <td></td> <td></td> <td></td>					
5.11.1 VČCCORE Decoupling Design 61 5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory 2-DIMM Design Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1.4 GP Interface 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Tim					
5.11.2 VTT Decoupling Design 62 5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 72 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Universal Retention Mechanism (RM) 78 7.2 AGP Universal Retention Mechanism (RM) 78 7.3 Standard AGP Routing Guidelines 81 <td>5.11</td> <td></td> <td></td>	5.11				
5.11.3 VREF Decoupling Design 62 5.12 Thermal Considerations. 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Connectivity 71 6.4 System Memory Decoupling Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 <tr< td=""><td></td><td></td><td></td></tr<>					
5.12 Thermal Considerations 62 5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 3-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.2 AGP Universal Retention Mechanism (RM) 78 7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81					
5.12.1 Heatsink Volumetric Keepout Regions 62 5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Connectivity 71 6.3.4 System Memory 3-DIMM Connectivity 71 6.3.5 System Memory Decoupling Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 80	E 10				
5.13 Debug Port Changes 64 System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Connectivity 71 6.3.4 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 80 7.3 Standard AGP Routing Guidelines 81	5.12				
System Memory Design Guidelines 67 6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines	5 13				
6.1 System Memory Routing Guidelines 67 6.2 System Memory 2-DIMM Design Guidelines 68 6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.3 System Memory 3-DIMM Connectivity 71 6.3.4 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81					
6.2 System Memory 2-DIMM Design Guidelines	Syste	m Memory Design Guidelines	67		
6.2.1 System Memory 2-DIMM Connectivity 68 6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	6.1	System Memory Routing Guidelines	67		
6.2.2 System Memory 2-DIMM Layout Guidelines 69 6.3 System Memory 3-DIMM Design Guidelines 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	6.2				
6.3 System Memory 3-DIMM Design Guidelines. 71 6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines. 73 6.5 Compensation. 75 AGP/Display Cache Design Guidelines. 77 7.1 AGP Interface. 77 7.1.1 Graphics Performance Accelerator (GPA). 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81		6.2.1 System Memory 2-DIMM Connectivity	68		
6.3.1 System Memory 3-DIMM Connectivity 71 6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81					
6.3.2 System Memory 3-DIMM Layout Guidelines 72 6.4 System Memory Decoupling Guidelines 73 6.5 Compensation 75 AGP/Display Cache Design Guidelines 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	6.3				
6.4 System Memory Decoupling Guidelines					
6.5 Compensation. 75 AGP/Display Cache Design Guidelines. 77 7.1 AGP Interface. 77 7.1.1 Graphics Performance Accelerator (GPA). 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81					
AGP/Display Cache Design Guidelines. 77 7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA). 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81					
7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	6.5	Compensation	75		
7.1 AGP Interface 77 7.1.1 Graphics Performance Accelerator (GPA) 77 7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	AGP/	Display Cache Design Guidelines	77		
7.1.1 Graphics Performance Accelerator (GPA)					
7.1.2 AGP Universal Retention Mechanism (RM) 78 7.2 AGP 2.0 80 7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	7.1				
7.2 AGP 2.0 80 7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81					
7.2.1 AGP Interface Signal Groups 80 7.3 Standard AGP Routing Guidelines 81 7.3.1 1X Timing Domain Routing Guidelines 81 7.3.1.1 Flexible Systemboard Guidelines 81	7.2				
 7.3 Standard AGP Routing Guidelines					
7.3.1 1X Timing Domain Routing Guidelines	7.3				
7.3.1.1 Flexible Systemboard Guidelines81		•			
		5 5			

6

7

intel®

		7.3.2	2X/4X Timing Domain Routing Guidelines	
			7.3.2.1 Flexible Systemboard Guidelines	
			7.3.2.2 AGP-Only Systemboard Guidelines	
		7.3.3	AGP Routing Guideline Considerations and Summary	
		7.3.4	AGP Clock Routing	
		7.3.5	AGP Signal Noise Decoupling Guidelines	
		7.3.6	AGP Routing Ground Reference	
	7.4		own Routing Guidelines	
		7.4.1	1X AGP Down Option Timing Domain Routing Guidelines	
		7.4.2	2X/4X AGP Down Timing Domain Routing Guidelines	
		7.4.3	AGP Routing Guideline Considerations and Summary	
		7.4.4	AGP Clock Routing	
		7.4.5	AGP Signal Noise Decoupling Guidelines	
		7.4.6	AGP Routing Ground Reference	
	7.5		0 Power Delivery Guidelines	
		7.5.1	VDDQ Generation and TYPEDET#	
		7.5.2	VREF Generation for AGP 2.0 (2X and 4X)	
	7.6		nal AGP Design Guidelines	
		7.6.1	Compensation	
		7.6.2	AGP Pull-ups	
		0	7.6.2.1 AGP Signal Voltage Tolerance List	
	7.7		nboard / Add-in Card Interoperability	
	7.8		Display Cache Shared Interface	
		7.8.1	GPA Card Considerations	
		700	7.8.1.1 AGP and GPA Mechanical Considerations	
	7.9	7.8.2	Display Cache Clocking s That Do Not Use the AGP Port	
8	Integr	ated Gra	aphics Display Output	101
	8.1	Analog	RGB/CRT	101
		8.1.1	RAMDAC/Display Interface	101
		8.1.2	Reference Resistor (Rset) Calculation	103
		8.1.3	RAMDAC Board Design Guidelines	
		8.1.4	RAMDAC Layout Recommendations	
		8.1.5	HSYNC/VSYNC Output Guidelines	
	8.2	Digital '	Video Out	
		8.2.1	DVO Interface Routing Guidelines	
		8.2.2	DVO I2C Interface Considerations	
		8.2.3	Leaving the DVO Port Unconnected	106
9	Hub Ir	nterface		109
	9.1	Data Si	ignals	109
		9.1.1	Strobe Signals	
		9.1.2	HREF Generation/Distribution	
		9.1.3	Compensation	110
10	Comr	nunicati	ons I/O Controller Hub	
	(C-ICI	H)113		
	10.1	Decoup	oling	113
	10.2 1.85 V/3		3.3 V Power Sequencing	
			Sequencing on Wake Events	114

intel®

11	I/O S	ubsystem.		117
	11.1	IDE Inter	rface	117
		11.1.1 (Cabling	117
	11.2		etection for Ultra ATA/66 and Ultra ATA/100	
		11.2.1 (Combination Host-Side/Device-Side Cable Detection	118
			Device-Side Cable Detection	
			Primary IDE Connector Requirements	
			Secondary IDE Connector Requirements	
	11.3			
			Using Native USB Interface	
			Disabling the Native USB Interface of C-ICH	
	11.4		Design Recommendation	
	11.4		PIRQ Routing Example	
	11.5		SMLink Interface	
	11.5		SMBus Architecture & Design Considerations	
			11.5.1.1 General Design Issues and Notes	
			PCI	
	11.6			
	11.0			
			RTC Crystal	
			External Capacitors	
			RTC Layout Considerations	
			RTC External Battery Connection	
			RTC External RTCRST Circuit	
			RTC Routing Guidelines	
			VBIAS DC Voltage and Noise Measurements	
	11.7		out Guidelines	
			C-ICH – LAN Interconnect Guidelines	
			11.7.1.1 Bus Topologies	
			11.7.1.2 Point-to-Point Interconnect	
			11.7.1.3 LOM/CNR Interconnect	
			11.7.1.4 Signal Routing and Layout	
			11.7.1.5 Crosstalk Consideration	
			11.7.1.6 Impedances	
			11.7.1.7 Line Termination	
			General LAN Routing Guidelines and Considerations	
			11.7.2.1 General Trace Routing Considerations	
			11.7.2.2 Power and Ground Connections	
			11.7.2.3 A 4-Layer Board Design	
			11.7.2.4 Common Physical Layout Issues	
			Intel® 82562ET / Intel® 82562EM Guidelines	140
			11.7.3.1 Guidelines for Intel® 82562ET / Intel® 82562EM	110
			Component Placement	
			11.7.3.2 Crystals and Oscillators 11.7.3.3 Intel® 82562ET/Intel® 82562EM Termination Resistors	
			11.7.3.3 Intel® 62562E1/Intel® 62562E1/Intel® 62562E1/Intel® 161/Intel® 171/Intel® 171/I	
			11.7.3.4 Childai Dimensions	
			Intel® 82562ET/82562EM Disable Guidelines	
			In-Circuit FWH Programming	
			FWH VPP Design Guidelines	
		11.7.7	FWH Decoupling	145

intel®

12	Clocki	ng	147
	12.1	2-DIMM Clocking	147
	12.2	3-DIMM Clocking	
	12.3	Clock Routing Guidelines	
	12.4	Clock Driver Frequency Strapping	
	12.5	Clock Skew Assumptions	
	12.6	Intel® CK-815 Power Gating On Wake Events	
10		-	
13	Power	Delivery	
	13.1	Thermal Design Power	
		13.1.1 Pull-Up and Pull-Down Resistor Values	158
	13.2	ATX Power Supply PWRGOOD Requirements	159
	13.3	Power Management Signals	159
		13.3.1 1.85 V/3.3 V Power Sequencing	160
		13.3.2 3.3 V/V5REF Sequencing	
	13.4	Glue Chip 3 (C-ICH Glue Chip)	161
14	Sveto	n Design Checklist	163
14		0	
	14.1	Design Review Checklist	
	14.2	Processor Checklist	
		14.2.1 GTL Checklist	
		14.2.2 CMOS Checklist	
		14.2.3 TAP Checklist for 370-Pin Socket Processors	
		14.2.4 Miscellaneous Checklist for 370-Pin Socket Processors	
		14.2.5 GMCH Checklist	
		14.2.6 AGP Interface 1X Mode Checklist	
		14.2.7 Designs That Do Not Use the AGP Port	
		14.2.8 System Memory Interface Checklist	
		14.2.9 Hub Interface Checklist	
		14.2.10 Digital Video Output Port Checklist	
	14.3	C-ICH Checklist	
		14.3.1 PCI Interface	
		14.3.2 Hub Interface	
		14.3.3 LAN Interface	
		14.3.4 EEPROM Interface	
		14.3.5 FWH/LPC Interface	
		14.3.6 SIU Interface	
		14.3.7 Interrupt Interface	
		14.3.8 SIU Interface	
		14.3.9 GPIO Checklist	
		14.3.10 USB	
		14.3.11 Power Management	
		14.3.12 Processor Signals	
		14.3.13 System Management	
		14.3.14 RTC	
		14.3.15 Miscellaneous Signals	
		14.3.16 Power	
		14.3.17 IDE Checklist	
	14.4	LPC Checklist	
	14.5	System Checklist	179

	14.6 FWH Checklist	
	14.7 Clock Synthesizer Checklist	
	14.8 System Memory Checklist	
	14.9 Power Delivery Checklist	
15	Third Party Vendor Information	
А	Customer Reference Board	

Figures

1	System Block Diagram	16
2	Component Block Diagram	
3	Board Construction Example for 60 W Nominal Stack-up	23
4	GMCH 544-Ball mBGA CSP Quadrant Layout (Top View)	
5	C-ICH 421-Ball BGA Quadrant Layout (Top View)	
6	Firmware Hub (FWH) Packages	
7	Future 0.13 Micron Socket 370 Processor Safeguard for Universal	
	Systemboard Designs Using A-2 GMCH	31
8	Processor Detect Mechanism at Socket/TUAL5 Generation Circuit	32
9	VTT Selection Switch	33
10	Switching Pin AG1	
11	Processor Identification Strap on GMCH	35
12	VTTPWRGD Configuration Circuit	
13	GTL_REF/VCMOS_REF Voltage Divider Network	37
14	Resistor Divider Network for Processor PWRGOOD	38
15	Voltage Switch for Processor APIC Clock	39
16	GTLREF Circuit Topology	40
17	Gating Power to Intel® CK-815	41
18	PWROK Gating Circuit For C-ICH	42
19	Topology for 370-Pin Socket Designs with Single-Ended Termination (SET)	45
20	AGTL/AGTL+ Trace Routing	
21	Routing for THRMDP and THRMDN	49
22	ITP Workaround	
23	BSEL[1:0] Circuit Implementation for PGA370 Designs	. 55
24	Examples for CLKREF Divider Circuit	. 55
25	RESET#/RESET2# Routing Guidelines	. 57
26	Filter Specification	. 58
27	Example PLL Filter Using a Discrete Resistor	. 60
28	Example PLL Filter Using a Buried Resistor	. 60
29	Core Reference Model	61
30	Capacitor Placement on the Systemboard	. 62
31	Heatsink Volumetric Keepout Regions	63
32	Systemboard Component Keepout Regions	64
33	TAP Connector Comparison	
34	System Memory Routing Guidelines	
35	System Memory Connectivity (2 DIMM)	
36	System Memory 2-DIMM Routing Topologies	. 69
37	System Memory Routing Example	70

intel®

38	System Memory Connectivity (3 DIMM)	71
39	System Memory 3-DIMM Routing Topologies	72
40	Intel [®] 815 Chipset Decoupling Example	74
41	Intel® 815 Chipset Decoupling Example	75
42	AGP Left-Handed Retention Mechanism	79
43	AGP Left-Handed Retention Mechanism Keepout Information	79
44	AGP 2X/4X Routing Example for Interfaces < 6 inches and GPA/AGP	
	Solutions	
45	AGP Decoupling Capacitor Placement Example	
46	AGP Down 2X/4X Routing Recommendations	
47	AGP VDDQ Generation Example Circuit	
48	AGP 2.0 VREF Generation and Distribution	
49	Display Cache Input Clocking	
50	Schematic of RAMDAC Video Interface	
51	Cross-Sectional View of a Four-Layer Board	103
52	Recommended RAMDAC Component Placement and Routing	104
53	Recommended RAMDAC Reference Resistor Placement and	
	Connections	
54	Hub Interface Signal Routing Example	
55	Single Hub Interface Reference Divider Circuit	
56	Locally Generated Hub Interface Reference Dividers	
57	1.85 V/3.3 V Power Sequencing Circuit Example	
58	Combination Host-Side / Device-Side IDE Cable Detection	
59	Device-Side IDE Cable Detection	
60	Connection Requirements for Primary IDE Connector	
61	Connection Requirements for Secondary IDE Connector	
62	USB Data Signals	
63	Example PIRQ Routing	
64	SMBus/SMLink Interface	
65	Unified VCCCORE Architecture	
66	PCI Bus Layout Example	
67	External Circuitry for the C-ICH RTC	
68	Diode Circuit to Connect RTC External Battery	
69	RTCRST External Circuit for C-ICH RTC	
70	C-ICH / LAN Connect Section	
71	Single-Solution Interconnect	
72	LOM/CNR Interconnect	
73	LAN_CLK Routing Example	
74	Trace Routing	
75	Signal Isolation	
76	Ground Plane Separation	
77	Intel® 82562ET/Intel® 82562EM Termination	
78	Critical Dimensions for Component Placement	
79	Termination Plane	
80	Intel® 82562ET/82562EM Disable Circuit	
81	FWH VPP Isolation Circuitry	
82	Platform Clock Architecture for a 2-DIMM Solution	
83	Platform Clock Architecture for a 3-DIMM Solution	
84	Clock Routing Topologies	
85	Power Delivery Map	156

86	Pull-Up Resistor Example	159
87	Example 1.85 V/3.3 V Power Sequencing Circuit	160
88	3.3 V/V5REF Sequencing Circuitry	161
89	USB Data Line Schematic	172
90	C-ICH Oscillator Circuitry	175
91	SPKR Circuitry	176
92	V5REF Circuitry	177
93	Host/Device Side Detection Circuitry	178
	Device Side Only Cable Detection	

Tables

1	Processor Considerations for Universal Systemboard Design	29
2	GMCH Considerations for Universal Systemboard Design	30
3	C-ICH Considerations for Universal Systemboard Design	30
4	Determining the Installed Processor via Hardware Mechanisms	
5	Clock Synthesizer Considerations for Universal Systemboard Design	42
6	Intel® Pentium® III Processor AGTL/AGTL+ Parameters for Example Calculations	43
7	Example TFLT_MAX Calculations for 133 MHz Bus	44
8	Example TFLT_MIN Calculations (Frequency Independent)	45
9	Trace Guidelines for Figure 19 1, 2, 3	46
10	Trace Width:Space Guidelines	
11	Routing Guidelines for Non-AGTL/AGTL+ Signals	48
12	Processor Pin Definition Comparison	
13	Resistor Values for CLKREF Divider (3.3 V Source)	56
14	RESET#/RESET2# Routing Guidelines (see Figure 25)	57
15	Component Recommendations – Inductor	59
16	Component Recommendations - Capacitor	59
17	Component Recommendation – Resistor	59
18	System Memory 2-DIMM Solution Space	
19	System Memory 3-DIMM Solution Space	72
20	Retention Mechanism Vendors	80
21	AGP 2.0 Signal Groups	81
22	AGP 2.0 Data/Strobe Associations	81
23	AGP 2.0 Routing Summary	
24	AGP 2.0 Down Routing Summary	90
25	TYPDET#/VDDQ Relationship	
26	Connector/Add-in Card Interoperability	97
27	Voltage/Data Rate Interoperability	
28	Decoupling Capacitor Recommendation	
29	IOAPIC Interrupt Inputs 16 thru 23 Usage	
30	Pull-up Requirements for SMBus and SMLink	125
31	LAN Connect	
32	Single-Solution Interconnect Length Requirements (See Figure 71)	
33	LOM/CNR Length Requirements (See Figure 72)	
34	Critical Dimensions for Component Placement (see Figure 78)	
35	Intel® 82562ET Operating States	
36	Intel® CK-815 (2-DIMM) Clocks	
37	Intel® CK-815 (3-DIMM) Clocks	149

intel®

38	Simulated Clock Routing Solution Space	152
39	Simulated Clock Skew Assumptions	153
40	Power Delivery Definitions	155
41	GTL Checklist	163
42	CMOS Checklist	164
43	TAP Checklist for 370-Pin Socket Processors	164
44	Miscellaneous Checklist for 370-Pin Socket Processors	
45	AGP Interface 1X Mode Checklist	166
46	Recommendations for Unused AGP Port	167
47	System Memory Interface Checklist	167
48	Hub Interface Checklist	
49	Digital Video Output Port Checklist	168
50	PCI Interface	168
51	Hub Interface	169
52	LAN Interface	169
53	EEPROM Interface	169
54	FWH/LPC Interface	170
55	Interrupt Interface	170
56	GPIO Checklist	171
57	USB	
58	Power Management	173
59	Processor Signals	173
60	System Management	174
61	RTC	
62	Miscellaneous Signals	175
63	Power	176
64	IDE Checklist	177
65	LPC Checklist	179
66	System Checklist	179
67	FWH Checklist	180
68	Clock Synthesizer Checklist	180
69	System Memory Checklist	181
70	Power Delivery Checklist	182

Revision History

Date	Revision	Description
February 2002	1.0	Updated document for public release.
August 2001	0.5	First release of document

Introduction

This design guide organizes Intel preliminary design recommendations for the Intel[®] 82801E C-ICH platform for use with universal socket 370. In addition to providing systemboard design recommendations (e.g., layout and routing guidelines), this document also addresses system design issues (e.g., thermal requirements) for the chipset platform.

This design guide contains preliminary design recommendations, board schematics, debug recommendations, and a system checklist. These design guidelines are developed to ensure maximum flexibility for board designers while reducing the risk of board-related issues.

Board designers can use the schematics in Appendix A, "Customer Reference Board" as a reference. While the included schematics cover specific designs, the core schematics will remain the same for most Intel C-ICH platforms that use the universal socket 370. Consult the debug recommendations when debugging your design. However, these debug recommendations should be understood before completing board design to ensure that the debug port, in addition to other debug features, are implemented correctly.

The Intel C-ICH platform supports the following processors:

- Intel[®] Pentium[®] III processors based on 0.18 micron technology (CPUID = 068xh).
- Intel[®] Celeron[™] processors based on 0.18 micron technology (CPUID = 068xh). This applies to Celeron 533A MHz and ≥566 MHz processors
- Future 0.13 micron socket 370 processors
- *Note:* The system bus speed supported by the design is based on the capabilities of the processor, chipset, and clock driver.
- *Note:* The Intel[®] 815 chipset for use with the universal socket 370 is **not** compatible with the Intel[®] Pentium[®] II processor (CPUID = 066xh) 370-pin socket.

1.1 Terminology

This section describes some of the terms used in this document. Additional power delivery term definitions are provided at the beginning of Chapter 13, "Power Delivery".

Term	Description	
AGP	Accelerated Graphics Port	
AGTL/AGTL+	Refers to processor bus signals that are implemented using either Assisted Gunr Transceiver Logic (AGTL+) or its lower voltage variant (AGTL), depending on wh processor is being used.	
Bus Agent	A component or group of components that, when combined, represent a single load on the AGTL+ bus.	



Term	Description		
	The reception on a victim network of a signal imposed by aggressor network(s) through inductive and capacitive coupling between the networks.		
	Backward Crosstalk–coupling that creates a signal in a victim network that travels in the opposite direction as the aggressor's signal.		
Crosstalk	Forward Crosstalk–coupling that creates a signal in a victim network that travels in the same direction as the aggressor's signal.		
	Even Mode Crosstalk–coupling from single or multiple aggressors when all the aggressors switch in the same direction that the victim is switching.		
	Odd Mode Crosstalk–coupling from single or multiple aggressors when all the aggressors switch in the opposite direction that the victim is switching.		
GMCH	Graphics and Memory Controller Hub. A component of the Intel C-ICH platform for use with the Universal Socket 370		
ICH	Intel [®] 82801AA I/O Controller Hub component.		
ISI	Inter-symbol interference is the effect of a previous signal (or transition) on the interconnect delay. For example, when a signal is transmitted down a line and the reflections due to the transition have not completely dissipated, the following data transition launched onto the bus is affected. ISI is dependent upon frequency, time delay of the line, and the reflection coefficient at the driver and receiver. ISI can impact both timing and signal integrity.		
Network Length	The distance between agent 0 pins and the agent pins at the far end of the bus.		
Pad	The electrical contact point of a semiconductor die to the package substrate. A pad is only observable in simulation.		
Pin	The contact point of a component package to the traces on a substrate such as the systemboard. Signal quality and timings can be measured at the pin.		
Ringback	The voltage that a signal rings back to after achieving its maximum absolute value. Ringback may be due to reflections, driver oscillations, or other transmission line phenomena.		
Setup Window	The time between the beginning of Setup to Clock (T _{SU_MIN}) and the arrival of a valid clock edge. This window may be different for each type of bus agent in the system.		
SSO	Simultaneous Switching Output (SSO) Effects refers to the difference in electrical timing parameters and degradation in signal quality caused by multiple signal outputs simultaneously switching voltage levels (e.g., high-to-low) in the opposite direction from a single signal (e.g., low-to-high) or in the same direction (e.g., high-to-low). These are respectively called odd-mode switching and even-mode switching. This simultaneous switching of multiple outputs creates higher current swings that may cause additional propagation delay (or "publ-out"), or a decrease in propagation delay (or "publ-in"). These SSO effects may impact the setup and/or hold times and are not always taken into account by simulations. System timing budgets should include margin for SSO effects.		
Stub	The branch from the bus trunk terminating at the pad of an agent.		
System Bus	The system bus is the processor bus.		
Trunk	The main connection, excluding interconnect branches, from one end agent pad to the other end agent pad.		
Undershoot	Minimum voltage observed for a signal to extend below VSS at the device pad.		
Universal Socket 370	Refers to the Intel 82801E C-ICH using the "universal" PGA370 socket. In general, these designs support 66/100/133 MHz system bus operation, Intel [®] VRM guidelines for future 0.13 micron processors, and Intel [®] Celeron [™] processors (CPUID=068xh), Intel [®] Pentium [®] III processor (CPUID=068xh), and future Pentium III processors in single-microprocessor based designs.		
Victim	A network that receives a coupled crosstalk signal from another network is called the victim network.		

1.2 Reference Documents

Document	Document Number / Location
Intel [®] 815 Chipset Family: 82815 Graphics and Memory Controller Hub (GMCH) for use with the Universal Socket 370 Datasheet	298351
Intel [®] 82802AB/82802AC Firmware Hub (FWH) Datasheet	290658
Intel [®] 82801E Communications I/O Controller Hub (CICH) Datasheet	
$\mathit{Intel}^{\circledast}$ $\mathit{Pentium}^{\circledast}$ III Processor Specification Update (latest revision from Web site)	http://developer.intel.com/design/ PentiumIII/specupdt/
AP 907 Intel [®] Pentium [®] III Processor Power Distribution Guidelines	245085
AP-585 Intel [®] Pentium [®] II Processor AGTL+ Guidelines	243330
AP-587 Intel [®] Pentium [®] II Processor Power Distribution Guidelines	243332
Accelerated Graphics Port Interface Specification, Revision 2.0	ftp://download.intel.com/technol- ogy/agp/downloads/agp20.pdf
PCI Local Bus Specification, Revision 2.2	
Communication Network Riser Specification, Revision 1.1	http://developer.intel.com/tech- nology/cnr/
Universal Serial Bus, Revision 1.0 Specification	

1.3 System Overview

The Intel 82801E C-ICH platform for use with the universal socket 370 contains a Graphics and Memory Controller Hub (GMCH) component and a Communications I/O Controller Hub (C-ICH) component for communications platforms.

The GMCH provides the processor interface (optimized for the Pentium III processor (CPUID = 068xh) and future 0.13 micron 370 socket processors), DRAM interface, hub interface, and an Accelerated Graphics Port (AGP) interface or internal graphics. This product provides flexibility and scalability in graphics and memory subsystem performance. Competitive internal graphics may be scaled via an AGP card interface, and PC100 SDRAM system memory may be scaled to PC133 system memory.

The accelerated hub architecture interface (i.e., the chipset component interconnect) is designed into the chipset to provide an efficient, high-bandwidth communication channel between the GMCH and the communications I/O controller hub. The chipset architecture also enables a security and manageability infrastructure through the firmware hub component.


1.3.1 System Features

The Intel 82801E C-ICH platform contains two components: the Intel[®] 82815 Graphics and Memory Controller Hub (GMCH) and the Intel[®] 82801E Communications I/O Controller Hub (C-ICH). The GMCH integrates a 66/100/133 MHz, P6 family system bus controller, integrated 2D/3D graphics accelerator or AGP (2X/4X) discrete graphics card, 100/133 MHz SDRAM controller, and a high-speed accelerated hub architecture interface for communication with the C-ICH. The C-ICH integrates an UltraATA/100 controller, a Universal Serial Bus (USB) host controller with a




total of two ports, Low Pin Count (LPC) interface controller, Firmware Hub (FWH) interface controller, PCI interface controller, two integrated LAN controllers, and a hub interface for communication with the GMCH.





1.3.2 Component Features

Figure 2. Component Block Diagram



1.3.2.1 Intel[®] 82815 GMCH Features

- Processor/System Bus Support
 - Optimized for Intel[®] Pentium[®] III processors at 133 MHz system bus frequency
 - Support for Intel[®] CeleronTM processors (CPUID = 068xh) (66 MHz system bus)
 - Supports 32-bit AGTL or AGTL+ bus addressing
 - Supports uniprocessor systems
 - Utilizes AGTL and AGTL+ bus driver technology (gated AGTL/AGTL+ receivers for reduced power)
- Integrated DRAM controller
 - 32 Mbyte to 512 Mbyte using 16Mbit/64Mbit/128 Mbit technology
 - Supports up to three double-sided DIMMS (six rows)
 - 100 MHz, 133 MHz SDRAM interface
 - 64-bit data interface
 - Standard Synchronous DRAM (SDRAM) support (x-1-1-1 access)
 - Supports only 3.3 V DIMM DRAM configurations
 - No registered DIMM support
 - Support for symmetrical and asymmetrical DRAM addressing
 - Support for x8, x16 DRAM device widths



- Refresh mechanism: CAS-before-RAS only
- Support for DIMM serial presence detect scheme via SMbus interface
- Suspend-To-RAM (STR) power management support via self-refresh mode using CKE
- Accelerated Graphics Port (AGP) Interface
 - Supports AGP 2.0, including 4X AGP data transfers, but not the 2X/4X Fast Write protocol
 - AGP universal connector support via dual-mode buffers to allow AGP 2.0 3.3 V or 1.5 V signaling
 - 32-deep AGP request queue
 - AGP address translation mechanism with integrated fully associative 20-entry TLB
 - High-priority access support
 - Delayed transaction support for AGP reads that can not be serviced immediately
 - AGP semantic traffic to the DRAM not snooped on system bus and therefore not coherent with processor caches
- Integrated Graphics Controller
 - Full 2D/3D/DirectX acceleration
 - Texture-mapped 3D with point sampled, bilinear, trilinear, and anisotropic filtering
 - Hardware setup with support for strips and fans
 - Hardware motion compensation assist for software MPEG/DVD decode
 - Digital video out interface for support of digital displays and TV-out
 - PC99A/PC2001 compliant
 - Integrated 230 MHz DAC
- Integrated Local Graphics Memory Controller (display cache)
 - 0 Mbyte to 4 Mbyte (via Graphics Performance Accelerator) using zero, one or two parts
 - 32-bit data interface
 - 133 MHz memory clock
 - Supports ONLY 3.3 V SDRAMs
- Packaging/Power
 - 544 BGA with local memory port
 - 1.85 V (± 3% within margins of 1.795 V to 1.9 V) core and mixed 3.3 V, 1.5 V, and AGTL, AGTL+ I/O

1.3.2.2 Intel[®] 82801E Communications I/O Controller Hub (C-ICH)

The Intel[®] Communications I/O Controller Hub allows the I/O subsystem to access the rest of the system, as follows:

- Upstream accelerated hub architecture interface for access to the GMCH
- PCI 2.2 interface (five PCI Request/Grant pairs)

- Two-channel Ultra ATA/100 Bus Master IDE controller
- USB controller (Expanded capabilities for two ports)
- I/O APIC
- SMBus controller
- FWH interface
- LPC interface
- Integrated system management controller
- Alert-on-LAN*
- Integrated LAN controllers
- Packaging/Power
 - 421 BGA
 - 1.8 V (\pm 3% within margins of 1.795 V to 1.9 V) core and 3.3 V standby

1.3.2.3 Firmware Hub (FWH)

The hardware features of the firmware hub include:

- An integrated hardware Random Number Generator (RNG)
- Register-based locking
- Hardware-based locking
- Five General Purpose Interrupts (GPI)
- Packaging/Power 40L TSOP and 32L PLCC
 3.3 V core and 3.3 V / 12 V for fast programming

1.3.3 Platform Initiatives

1.3.3.1 Universal Systemboard Design

The Intel 82801E C-ICH platform for use with the universal socket 370 allows systems designers to build one system that is compatible with the Pentium III processor (CPUID=068xh), Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors. When implemented, the Intel 82801E C-ICH universal socket 370 platform can detect which processor is present in the socket and function accordingly.

1.3.3.2 Intel[®] PC 133

The Intel[®] PC133 initiative provides the memory bandwidth necessary to obtain high performance from the processor and AGP graphics controller. The platform's SDRAM interface supports 100 MHz and 133 MHz operation. The latter delivers 1.066 Gbytes/s of theoretical memory bandwidth compared with the 800 Mbytes/s theoretical memory bandwidth of 100 MHz SDRAM systems.



1.3.3.3 Accelerated Hub Architecture Interface

As I/O speeds increase, the demand placed on the PCI bus by the I/O bridge becomes significant. With the addition of Ultra ATA/100, coupled with the existing USB, I/O requirements could impact PCI bus performance. The Intel 82801E C-ICH platform's accelerated hub architecture ensures that the I/O subsystem, both PCI and the integrated I/O features (IDE, USB, LAN), receives adequate bandwidth. By placing the I/O bridge on the accelerated hub architecture interface instead of PCI, I/O functions integrated into the C-ICH and the PCI peripherals are ensured the bandwidth necessary for peak performance.

1.3.3.4 Internet Streaming SIMD Extensions

The Pentium III processors provide 70 new SIMD (single instruction, multiple data) instructions. The new extensions are floating-point SIMD extensions. Intel[®] MMXTM technology provides integer SIMD instructions. The Internet Streaming SIMD extensions complement the MMX technology SIMD instructions and provide a performance boost to floating-point-intensive 3D applications.

1.3.3.5 AGP 2.0

The AGP 2.0 interface allows graphics controllers to access main memory at over 1 GB/s, twice the bandwidth of previous AGP platforms. AGP 2.0 provides the infrastructure necessary for photorealistic 3D. In conjunction with the Internet streaming SIMD extensions, AGP 2.0 delivers the next level of 3D graphics performance.

1.3.3.6 Integrated LAN Controllers

The Intel 82801E C-ICH platform incorporates two C-ICH integrated LAN controllers. The bus master capabilities enable the components to process high-level commands and perform multiple operations; this lowers processor utilization by off-loading communication tasks from the processor.

The C-ICH functions with several options of LAN connect components to target the desired market segment. The Intel[®] 82562ET provides a basic Ethernet 10/100 connection. The Intel[®] 82562EM provides an Ethernet 10/100 connection with the added flexibility of Alert on LAN. More advanced LAN solutions can be implemented with the Intel[®] 82550 or other PCI based product offerings.

1.3.3.7 Serial I/O Unit

The Intel 82801E C-ICH platform contains a serial I/O unit (SIU) integrated in the C-ICH. The SIU is similar to current available super I/O controllers. It is connected externally via the LPC bus and consists of two UARTS, a serial interrupt controller and the LPC interface.

1.3.3.8 Ultra ATA/100 Support

The Intel 82801E C-ICH platform incorporates an IDE controller with two sets of interface signals (primary and secondary) that can be independently enabled, tri-stated or driven low. The component supports Ultra ATA/100, Ultra ATA/66, Ultra ATA/33, and multiword PIO modes for transfers up to 100 Mbytes/sec.





1.3.3.9 Expanded USB Support

The Intel 82801E C-ICH platform contains a USB host controller. The host controller includes a root hub with two separate USB ports.

1.3.3.10 Manageability and Other Enhancements

The Intel 82801E C-ICH platform integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system and recover from system lockups, without the aid of an external microcontroller.

SMBus

The C-ICH integrates an SMBus controller. The SMBus provides an interface for managing peripherals such as serial presence detection (SPD) and thermal sensors. The slave interface allows an external microcontroller to access system resources.

Interrupt Controller

The interrupt capabilities of the platform expand support for up to eight PCI interrupt pins and PCI 2.2 message-based interrupts. In addition, the C-ICH supports system bus interrupt delivery.

Firmware Hub (FWH)

The platform supports firmware hub BIOS memory sizes up to 8 Mbytes for increased system flexibility.

1.3.3.11 Low-Pin-Count (LPC) Interface

In the Intel 82801E C-ICH platform, the Super I/O (SIO) component has migrated to the Low-Pin-Count (LPC) interface. Migration to the LPC interface allows for lower-cost Super I/O designs. The LPC Super I/O component requires the same feature set as traditional Super I/O components. It should include a keyboard and mouse controller, floppy disk controller, and serial and parallel ports.

In addition, depending on system requirements, specific system I/O requirements may be integrated into the LPC Super I/O. For example, a USB hub may be integrated to connect to the C-ICH USB output and extend it to multiple USB connectors. Other SIO integration targets include a device bay controller or an ISA-IRQ-to-serial-IRQ converter to support a PCI-to-ISA bridge. Contact your Super I/O vendor to ensure the availability of desired LPC Super I/O features.

General Design Considerations

This design guide provides systemboard layout and routing guidelines for systems based on the Intel 82801E Communications I/O Controller Hub (C-ICH) for use with the universal socket 370. The document does not discuss the functional aspects of any bus or the layout guidelines for an add-in device.

If the guidelines listed in this document are not followed, it is very important that thorough signal integrity and timing simulations be completed for each design. Even when the guidelines are followed, critical signals should be simulated to ensure the proper signal integrity and flight time. As bus speeds increase, it is imperative that the guidelines documented are followed precisely. Any deviation from these guidelines should be simulated.

The trace impedance typically noted (i.e., $60 \Omega \pm 15\%$) is the "nominal" trace impedance for a 5 mil-wide trace. That is, it is the impedance of the trace when not subjected to the fields created by changing current in neighboring traces. When calculating flight times, it is important to consider the minimum and maximum impedance of a trace, based on the switching of neighboring traces. The use of wider spaces between the traces can minimize this trace-to-trace coupling. In addition, these wider spaces reduce crosstalk and settling time.

Coupling between two traces is a function of the coupled length, the distance separating the traces, the signal edge rate, and the degree of mutual capacitance and inductance. To minimize the effects of trace-to-trace coupling, follow the routing guidelines documented in this section.

The routing guidelines in this design guide have been created using a PCB stack-up similar to that shown in Figure 3. If this stack-up is **not** used, extremely thorough simulations of every interface must be completed. Using a thicker dielectric (prepreg) will make routing very difficult or impossible.

2.1 Nominal Board Stack-up

The Intel 82801E C-ICH platform requires a board stack-up yielding a target impedance of $60 \ \Omega \pm 15\%$ with a 5 mil nominal trace width. Figure 3 shows an example stack-up that achieves this. It is a four-layer printed circuit board (PCB) construction using 53%-resin FR4 material.




Figure 3. Board Construction Example for 60 Ω Nominal Stack-up

General Design Considerations



2.2 Added Support for P-MOS Kicker "ON": SMAA[9] is Strapped High by an Internal 50 KΩ Pull-up

The PSB P-MOS Kicker circuit should be enabled (SMAA[9] is strapped high through an internal 50 K Ω pull-up resistor to enable P-MOS Kicker) on all new, future 815E Universal Socket 370 designs. Use of the P-MOS Kicker circuit improves PSB timings by improving AGTL and AGTL+ signal flight itme.

Existing designs that have implemented the pull-down resistor circuit on the SMAA[9] signal as shown in the customer reference board schematics and populated the resistor site to over-ride the internal pull-up resistor, may depopulate the site to enable the P-MOS Kicker circuit. This activity should be based on timing analysis of the specific platform.

P-MOS Kicker circuit "ON" is the recommended setting for 815E Universal Socket 370 designs using future 0.13 micron technology processors.

intel Component Layouts

Figure 4 illustrates the relative signal quadrant locations on the GMCH ballout. It does not represent the actual ballout. Refer to the Intel® 82815 Chipset Family: 82815 Graphics and Memory Controller Hub (GMCH) for use with the Universal Socket 370 Datasheet and the 82801E C-ICH Electrical, Mechanical and Thermal Specification for the actual ballout.






Figure 5 illustrates the relative signal quadrant locations on the C-ICH ballout. It does not represent the actual ballout. Refer to the Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Datasheet for the actual ballout.





Figure 5. C-ICH 421-Ball BGA Quadrant Layout (Top View)



Figure 6. Firmware Hub (FWH) Packages





4.1 Universal Board Definition Details

The universal socket 370 platform supports Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) as well as future 0.13 micron socket 370 processors. The Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) have different requirements for functioning properly in a platform than the future 0.13 micron socket 370 processors. It is necessary to understand these differences and how they affect the design of the platform. Refer to Table 1 through Table 4 for a high-level description of the differences that require additional circuitry on the systemboard. Specific details on implementing this circuitry are discussed further in this chapter. For a detailed description of the differences between the Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processor gins, refer to Section 5.4.

Table 1. Processor Considerations for Universal Systemboard Design (Sheet 1 of 2)

Signal Name or Pin Number	Function In Intel [®] Pentium [®] III Processor (CPUID=068xh) and Intel [®] Celeron™ Processor (CPUID=068xh)	Function In Future 0.13 Micron Socket 370 Processors	Implementation for Universal Socket 370 Design
AF36	VSS	DETECTt	Addition of circuitry that generates a processor identification signal used to configure board-level operation.
AG1	VSS	VTT	Addition of FET switch to ground or VTT, controlled by processor identification signal. Note: FET must have no more than 100 milliohms resistance between source and drain.
AJ3	VSS	RESET 2#	Addition of stuffing option for pull-down to ground, which lets designer prevent future 0.13 micron socket 370 processors from being used with incompatible stepping of Intel [®] 82815 GMCH.
АК22	GTL_REF	VCMOS_REF	Addition of resistor-divider network to provide 1.0V, which will satisfy voltage tolerance requirements of the Intel [®] Pentium [®] III processor (CPUID=068xh) and Intel [®] Celeron [™] processor (CPUID=068xh) as well as future 0.13 micron socket 370 processors.
PICCLK	Requires 2.5V	Requires 2.0V	Addition of FET switch to provide proper voltage, controlled by processor identification signal.



Table 1. Processor Considerations for Universal Systemboard Design (Sheet 2 of 2)

Signal Name or Pin Number	Function In Intel [®] Pentium [®] III Processor (CPUID=068xh) and Intel [®] Celeron™ Processor (CPUID=068xh)	Function In Future 0.13 Micron Socket 370 Processors	Implementation for Universal Socket 370 Design
PWRGOOD	Requires 2.5 V	Requires 1.8 V	Addition of resistor-divider network to provide 2.1 V, which will satisfy voltage tolerance requirements of the Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) as well as future 0.13 micron socket 370 processors.
VTT	Requires 1.5 V	Requires 1.25 V	Modification to VTT generation circuit to switch between 1.5 V or 1.25 V, controlled by processor identification signal.
VTTPWRGD	Not used	Input signal to future 0.13 micron socket 370 processors to indicate that VID signals are stable	Addition of VTTPWRGD generation circuit.

Table 2. GMCH Considerations for Universal Systemboard Design

Pin Name/Number	Issue	Implementation For Universal Socket 370 Design
SMAA[12]	New strap required for determining Intel [®] Pentium [®] III Processor (CPUID=068xh) and Intel [®] Celeron [™] Processor (CPUID=068xh) or Future 0.13 micron socket 370 processors	Addition of FET switch controlled by processor identification signal.

Table 3. C-ICH Considerations for Universal Systemboard Design


Signal	Issue	Implementation For Universal Systemboard Design
PWROK	GMCH and Intel [®] CK-815 must not sample BSEL[1:0] until VTTPWRGD is asserted. The C-ICH must not initialize before the Intel CK-815 clocks stabilize.	Addition of circuitry to have VTTPWRGD gate PWROK from power supply to C-ICH. The C- ICH will hold the GMCH in reset until VTTPWRGD asserted plus 20 ms time delay to allow Intel CK-815 clocks to stabilize.

4.2 **Processor Design Requirements**

4.2.1 Use of Universal Systemboard Design With Incompatible GMCH

The universal socket 370 design is intended for use with the Intel[®] 815 chipset. A universal socket 370 design populated with an earlier stepping of the GMCH is not compatible with future 0.13 micron socket 370 processors and, if used, will cause eventual failure of these processors. To prevent a future 0.13 micron socket 370 processor from being used with an incompatible stepping of the GMCH, the recommendation is to lay out the site for a 0 Ω pull-down to ground on processor pin AJ3. This pin is a RESET# signal on future 0.13 micron socket 370 processors and, by populating the resistor, these future processors will be prevented from functioning when placed in a board with an incompatible stepping of the GMCH. All Pentium III (CPUID=068xh) and Celeron (CPUID=068xh) processors will continue to boot normally. Not populating the resistor will allow future 0.13 micron socket 370 processors to boot. Refer to Figure 7 for an example implementation.

Figure 7. Future 0.13 Micron Socket 370 Processor Safeguard for Universal Systemboard Designs Using A-2 GMCH



4.2.2 Identifying the Processor at the Socket

For the platform to configure for the requirements of the processor in the socket, it must first identify whether the processor is a Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), or a future 0.13 micron socket 370 processors. Pin AF36 is a ground pin on a Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh); pin AF36 is an unconnected pin on future 0.13 micron Socket 370 processors. Referring to Figure 8, the platform uses a detect circuit connected to this processor pin. If a future 0.13 micron Socket 370 processor is present in the socket, the TUAL5 reference schematic signal will be pulled to the 5 V rail and the TUAL5# reference schematic signal will be pulled to ground. Otherwise, for a Pentium III processor (CPUID=068xh) or Celeron processor (CPUID=068xh), the TUAL5 reference schematic signal will be pulled to ground and the TUAL5# will be pulled to the 5 V rail.







Figure 8. Processor Detect Mechanism at Socket/TUAL5 Generation Circuit

4.2.3 Setting the Appropriate Processor VTT Level

Because the Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors require different VTT levels, the platform must be able to provide the appropriate voltage level after determining which processor is in the socket. Referring to Figure 9, the TUAL5 reference schematic signal serves to control the FET, and by doing so determines whether the voltage regulator supplies 1.25 V or 1.5 V to VTT for AGTL or AGTL+, respectively.

Figure 9. VTT Selection Switch




4.2.4 VTT Processor Pin AG1

Processor pin AG1 requires additional attention since it is a ground pin on a Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh) and a VTT pin on a future 0.13 micron socket 370 processor. A separate switch controlled by the TUAL5 reference schematic signal determines whether pin AG1 is pulled to ground or VTT. Refer to Figure 10 for an example implementation.



Figure 10. Switching Pin AG1



4.2.5 Identifying the Processor at the GMCH

The GMCH determines whether the socket contains a future 0.13 micron socket 370 processor or Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh) based on the input to pin SMAA12 on the GMCH. In a system using future 0.13 micron socket 370 processors, SMAA12 will be pulled down during reset to indicate to the GMCH that a future 0.13 micron socket 370 processor is in the socket. Refer to Figure 11 for an implementation example.






Figure 11. Processor Identification Strap on GMCH

Table 4 provides the logic decoding to determine which processor is installed in a PGA370 design.

Table 4. Determining the Installed Processor via Hardware Mechanisms


Processor Pin AF36	CPUPRES#	Notes
Hi-Z	0	Future 0.13 micron socket 370 processor installed.
Low	0	Intel [®] Pentium [®] III processor (CPUID=068xh) or Intel [®] Celeron™ processor (CPUID=068xh) installed.
Х	1	No processor installed.

4.2.6 Configuring Non-VTT Processor Pins

When asserted, the VTTPWGRD signal must be level-shifted to 12 V to properly drive the gating circuitry of the Intel[®] CK-815. Furthermore, while the VTTPWRGD signal is connected to the VTTPWRGD pin on a future 0.13 micron socket 370 processor, on a Pentium III processor (CPUID=068xh) or Celeron processor (CPUID=068xh) that same pin is a ground. To provide proper functionality, a 1.0 k Ω resistor must be placed in series between the circuitry that generates the signal VTTPWRGD and the processor pin VTTPWRGD. Refer to Figure 12 for an example implementation. Voltage regulators that generate the standard VTTPWRGD signal are available.







NOTE: The diode is included so that repeated pressing of the reset or power button does not cause the capacitor to build up enough charge to circumvent the 20 ms delay.

4.2.7 VCMOS Reference

In previous platforms supporting the Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh), VCMOS was generated by the same power plane as VTT. The future 0.13 micron socket 370 processors do not generate VCMOS, and the universal platform is required to generate this separately on the systemboard. Processor pin AK22, which is a GTL_REF pin on a Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh), has been changed to a VCMOS_REF pin on future 0.13 micron socket 370 processors. Referring to Figure 13, a network of resistors and a capacitor must be added so that this pin operates appropriately for whichever processor is in the socket.






Figure 13. GTL_REF/VCMOS_REF Voltage Divider Network

4.2.8 Processor Signal PWRGOOD

The processor signal PWRGOOD is specified at different voltage levels depending on whether it is a Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), or future 0.13 micron socket 370 processor. As there is an overlap between the ranges of accepted voltage levels for these two processor groups, a resistor divider network that provides 2.1 V will satisfy the requirements of all supported processors. See Figure 14 for an example implementation.






Figure 14. Resistor Divider Network for Processor PWRGOOD

4.2.9 APIC Clock Voltage Switching Requirements

The processor's APIC clock is also specified at different voltage levels depending on whether it is for the Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh) or a future 0.13 micron socket 370 processor. There is no overlap in the range of accepted voltage levels for the two processor groups, so a voltage switch is required to ensure proper operation. Figure 15 shows an example implementation.




Figure 15. Voltage Switch for Processor APIC Clock

Note: The 30 Ω resistor represents the series resistor typically used in connecting the APIC clock to the processor.


4.2.10 GTLREF Topology and Layout

In a platform supporting the future 0.13 micron socket 370 processors, the voltage requirements for GTLREF are different for the processor and the chipset. The GTLREF on the processor is specified to be 2/3 * VTT, while the GTLREF on the chipset is 0.7 * VTT. This difference requires that separate resistor sites be added to the layout to split the GTLREF sources. In a universal systemboard design, a Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) will be unaffected by the difference in GTLREF. The recommended GTLREF circuit topology is shown in Figure 16.



Note: If an A-2 stepping of the GMCH is used with the universal systemboard design, the GTLREF for the GMCH should be set at 2/3 * VTT. This requires changing the 63.4 Ω , 1% resistor on the GMCH side to 75 Ω , 1%.

Figure 16. GTLREF Circuit Topology



GTLREF Layout and Routing Guidelines

- Place all resistor sites for GTLREF generation close to the GMCH.
- Route GTLREF with as wide a trace as possible.
- Use one 0.1 µF decoupling capacitor for every two GTLREF pins at the processor (four capacitors total). Place as close as possible (within 500 mils) to the Socket 370 GTLREF pins.
- Use one 0.1 μ F decoupling capacitor for each of the two GTLREF pins at the GMCH (two capacitors total). Place as close as possible to the GMCH GTLREF balls.

Given the higher GTLREF level for the GMCH, a debug test hook should be added for validation purposes. The debug test hook should be placed on the processor signal ADS# and consists of laying down the site for a 56 Ω pull-up to VTT. The resistor site should be located within 150 mils of the GMCH, and placed as close to the ADS# signal trace as possible.

4.3 Power Sequencing on Wake Events

The C-ICH chipset does not support any power management feature.

In addition to the mechanism for identifying the processor in the socket, special handling of wake events is required for the Intel 82801E C-ICH platform that support functionality of the future 0.13 micron socket 370 processors. When a wake event is triggered, the GMCH and the Intel CK-815 must not sample BSEL[1:0] until the signal VTTPWRGD is asserted. This is handled by setting up the following sequence of events:




- 1. Power is not connected to the Intel CK-815-compliant clock driver until VTTPWRGD12 is asserted.
- 2. Clocks to the C-ICH stabilize before the power supply asserts PWROK to the C-ICH. There is no guarantee this will occur as the implementation for the previous step relies on the 12 V supply. Thus it is necessary to gate PWROK to the C-ICH from the power supply while the Intel CK-815 is given sufficient time for the clocks to become stable. The amount of time required is a minimum 20 ms.
- 3. C-ICH takes the GMCH out of reset.
- 4. GMCH samples BSEL[1:0]. Intel CK-815 will have sampled BSEL[1:0] much earlier.

4.3.1 Gating of Intel[®] CK-815 to VTTPWRGD

System designers must ensure that the VTTPWRGD signal is asserted before the Intel CK-815compliant clock driver receives power. This is handled by having the 3.3 V rail of the clock driver gated by the VTTPWRGD12 reference schematic signal. Unlike previous Intel 815E chipset designs, the 3.3 V standby rail is not used to power the clock because the VTTPWRGD12 reference schematic signal will cut power to the clock when going into any sleep state. Refer to Figure 17 for an example implementation.

Figure 17. Gating Power to Intel[®] CK-815




Gating of PWROK to C-ICH

With power being gated to the Intel CK-815 by the signal VTTPWRGD12, it is important that the clocks to the C-ICH are stable before the power supply asserts PWROK to the C-ICH. As the clocking power gating circuitry relies on the 12 V supply, there is no guarantee that these conditions will be met. This is why an estimated minimum time delay of 20 ms must be added after power is connected to the Intel CK-815 to give the clock driver sufficient time to stabilize. This time delay will gate the power supply's assertion of PWROK to the C-ICH. After the time delay, the power supply can safely assert PWROK to the C-ICH, with the C-ICH subsequently taking the GMCH out of reset. Refer to Figure 18 for an example implementation.



Figure 18. PWROK Gating Circuit For C-ICH



Note: The diode is included so that repeated pressing of the reset or power button does not cause the capacitor to build up enough charge to circumvent the 20ms delay.

Table 5. Clock Synthesizer Considerations for Universal Systemboard Design

Signal	Issue	Implementation For Universal Systemboard Design
	Intel [®] CK-815 does not support	Addition of FET switch that supplies power to VDD only when VTTPWRGD is asserted.
VDD	VTTPWRGD	Note: FET must have no more than 100 milliohms resistance between source and drain.

The Pentium III processor delivers higher performance by integrating the Level 2 cache into the processor and running it at the processor's core speed. The Pentium III processor runs at higher core and system bus speeds than previous-generation IA-32 processors while maintaining hardware and software compatibility with earlier Pentium III processors. The new Flip Chip-Pin Grid Array 2 (FC-PGA2) package technology enables compatibility with previous Flip Chip-Pin Grid Array (FC-PGA) packages using the PGA370 socket.

This section presents the considerations for designs capable of using the Intel 82801E C-ICH platform with the full range of Pentium III processors using the PGA370 socket.

System Bus Routing Guidelines 5.1

The following layout guide supports designs using Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors with the Intel 82801E C-ICH platform. The solution covers system bus speeds of 66/100/133 MHz for the Pentium III processor (CPUID=068xh) / Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors. All processors must also be configured to 56 Ω on-die termination.

5.1.1 Initial Timing Analysis

Table 6 lists the AGTL/AGTL+ component timings of the processors and Intel 82801E C-ICH platform's GMCH defined at the pins.

These timings are for reference only. Obtain each processor's specifications from the respective Note: processor datasheet and the chipset values from the appropriate Intel 82801E C-ICH datasheet.

Intel[®] Pentium[®] III Processor AGTL/AGTL+ Parameters for Example Calculations Table 6.

IC Parameters	Intel [®] Pentium [®] III Processor at 133 MHz System Bus	GMCH	Notes
Clock to Output maximum (T _{CO-MAX})	3.25 ns (for 66/100/133 MHz system bus speeds)	4.1 ns	1, 2
Clock to Output minimum (T_{CO-MIN})	0.40 ns (for 66/100/133 MHz system bus)	1.05 ns	1, 2
Setup time (T _{SU-MIN})	1.20 ns for BREQ Lines 0.95 ns for all other AGTL/AGTL+ Lines @ 133 MHz 1.20 ns for all other AGTL/AGTL+ Lines @ 66/100 MHz	2.65 ns	1, 2,3
Hold time (T _{HOLD})	1.0 ns (for 66/100/133 MHz system bus speeds)	0.10 ns	1

NOTES

1. All times in nanoseconds.



- 2. Numbers in table are for reference only. These timing parameters are subject to change. Check the appropriate component documentation for the valid timing parameter values.
- 3. T_{SU-MIN} = 2.65 ns assumes that the GMCH sees a minimum edge rate equal to 0.3 V/ns.

Table 7 contains an example AGTL+ initial maximum flight time, and Table 8 contains an example minimum flight time calculation for a 133 MHz, uniprocessor system using the Pentium III processor and the Intel 82801E C-ICH platform's system bus. Note that assumed values were used for the clock skew and clock jitter.

Note: The clock skew and clock jitter values depend on the clock components and the distribution method chosen for a particular design, and must be budgeted into the initial timing equations as appropriate for each design.

Table 7 and Table 8 were derived assuming the following:

- 1. 1.CLK_{SKEW} = 0.20 ns (Note: This assumes that the clock driver pin-to-pin skew is reduced to 50 ps by tying the two host clock outputs together (i.e., "ganging") at the clock driver output pins, and that the PCB clock routing skew is 150 ps. The system timing budget must assume 0.175 ns of clock driver skew if outputs are not tied together as well as the use of a clock driver that meets the Intel CK-815 Clock Synthesizer/Driver Specification.)
- 2. $CLK_{JITTER} = 0.250 \text{ ns}$

See the respective processor datasheet and the appropriate Intel 82801E C-ICH platform documentation for details on clock skew and jitter specifications. Exact details regarding the host clock routing topology are provided with the platform design guideline.

Table 7. Example T_{FLT_MAX} Calculations for 133 MHz Bus

Driver	Receiver	Clk Period ²	T _{CO_MA} X	T _{SU_MIN}	Clk _{SKEW}	Clk _{JITTER}	M _{ADJ}	Recommended T _{FLT_MAX}
Processor	GMCH	7.50	3.25	2.65	0.20	0.25	0.40	1.1
GMCH	Processor	7.50	4.1	1.20	0.20	0.25	0.40	1.35

NOTES:

All times in nanoseconds
 BCLK period = 7.50 ns @ 133.33 MHz

intel

Driver	Receiver	THOLD	CIkSKEW	TCO_MIN	Recommended TFLT_MIN
Processor	GMCH	0.10	0.20	0.40	0.10
GMCH	Processor	1.00	0.20	1.05	0.15

Table 8. Example T_{FLT_MIN} Calculations (Frequency Independent)

NOTE: All times in nanoseconds

The flight times in Table 7 include margin to account for the following phenomena that Intel observed when multiple bits are switching simultaneously. These multi-bit effects can adversely affect the flight time and signal quality and sometimes are not accounted for during simulation. Accordingly, the maximum flight times depend on the baseboard design, and additional adjustment factors or margins are recommended.

- SSO push-out or pull-in
- Rising or falling edge rate degradation at the receiver caused by inductance in the current return path, requiring extrapolation that causes additional delay
- Crosstalk on the PCB and inside the package which can cause variation in the signals

Additional effects exist that **may not necessarily** be covered by the multi-bit adjustment factor and should be budgeted as appropriate to the baseboard design. These effects are included as M_{ADJ} in the example calculations in Table 7. Examples include:

- The effective board propagation constant (S_{EFF}) , which is a function of:
 - Dielectric constant (ε_r) of the PCB material
 - Type of trace connecting the components (stripline or microstrip)
 - Length of the trace and the load of the components on the trace. Note that the board propagation constant multiplied by the trace length is a **component** of the flight time, **but not necessarily equal to** the flight time.

5.2 General Topology and Layout Guidelines

Figure 19. Topology for 370-Pin Socket Designs with Single-Ended Termination (SET)






Table 9. Trace Guidelines for Figure 19^{1, 2, 3}

Description	Min. Length (inches)	Max. Length (inches)
GMCH to PGA370 socket trace	1.90	4.50

NOTES:

- 1. All AGTL/AGTL+ bus signals should be referenced to the ground plane for the entire route.
- 2. Use an intragroup AGTL/AGTL+ spacing: line width: dielectric thickness ratio of at least 2:1:1 for microstrip geometry. If ε_r = 4.5, this should limit coupling to 3.4%. For example, intragroup AGTL+ routing could use 10 mil spacing, 5 mil traces, and a 5 mil prepreg between the signal layer and the plane it references (assuming a 4-layer systemboard design).
- 3. The recommended trace width is 5 mils, but not greater than 6 mils.

Table 10 contains the trace width: space ratios assumed for this topology. Three types of crosstalk are considered in this guideline: Intragroup AGTL/AGTL+, Intergroup AGTL/AGTL+, and AGTL/AGTL+ to non-AGTL/AGTL+. Intragroup AGTL/AGTL+ crosstalk involves interference between AGTL/AGTL+ signals within the same group. Intergroup AGTL/AGTL+ crosstalk involves interference from AGTL/AGTL+ signals in a particular group to AGTL/AGTL+ signals in a different group. An example of AGTL/AGTL+ to non-AGTL/AGTL+ crosstalk is when CMOS and AGTL/AGTL+ signals interfere with each other. The AGTL/AGTL+ signals consist of the following groups: data signals, control signals, clock signals, and address signals.

Table 10. Trace Width:Space Guidelines

Crosstalk Type	Trace Width:Space Ratios ^{1, 2}
Intragroup AGTL/AGTL+ signals (same group AGTL/AGTL+)	5:10 or 6:12
Intergroup AGTL/AGTL+ signals (different group AGTL/AGTL+)	5:15 or 6:18
AGTL/AGTL+ to System Memory Signals	5:30 or 6:36
AGTL/AGTL+ to non-AGTL/AGTL+	5:25 or 6:24

NOTES:

Edge-to-edge spacing.
 Units are in mils.

5.2.1 Systemboard Layout Rules for AGTL/AGTL+ Signals

Ground Reference


It is strongly recommended that AGTL/AGTL+ signals be routed on the signal layer next to the ground layer (referenced to ground). It is important to provide an effective signal return path with low inductance. The best signal routing is directly adjacent to a solid GND plane with no splits or cuts. Eliminate parallel traces between layers not separated by a power or ground plane. If a signal has to go through routing layers, the recommendations are:

- *Note:* Following these layout rules is critical for AGTL/AGTL+ signal integrity, particularly for 0.18 micron and smaller process technology.
 - For signals going from a ground reference to a power reference, add capacitors between ground and power near the vias to provide an AC return path. One capacitor should be used for every three signal lines that change reference layers. Capacitor requirements are as follows: C=100nF, ESR=80mΩ, ESL=0.6nH. Refer to Figure 20 for an example of switching reference layers.



• For signals going from one ground reference to another, separate ground reference, add vias between the two ground planes to provide a better return path.

Figure 20. AGTL/AGTL+ Trace Routing



Reference Plane Splits

Splits in reference planes disrupt signal return paths and increase overshoot/undershoot due to significantly increased inductance.

Processor Connector Breakout

It is strongly recommended that AGTL/AGTL+ signals do not traverse multiple signal layers. Intel recommends breaking out all signals from the connector on the same layer. If routing is tight, break out from the connector on the opposite routing layer over a ground reference and cross over to main signal layer near the processor connector.

Minimizing Crosstalk

The following general rules minimize the impact of crosstalk in a high-speed AGTL/AGTL+ bus design:

- Maximize the space between traces. Where possible, maintain a minimum of 10 mils (assuming a 5 mil trace) between trace edges. It may be necessary to use tighter spacing when routing between component pins. When traces must be close and parallel to each other, minimize the distance that they are close together and maximize the distance between the sections when the spacing restrictions are relaxed.
- Avoid parallelism between signals on adjacent layers, if there is no AC reference plane between them. As a rule of thumb, route adjacent layers orthogonally.
- Since AGTL/AGTL+ is a low-signal-swing technology, it is important to isolate AGTL/ AGTL+ signals from other signals by at least 25 mils. This will avoid coupling from signals that have larger voltage swings (e.g., 5 V PCI).
- AGTL/AGTL+ signals must be well isolated from system memory signals. AGTL/AGTL+ signal trace edges must be at least 30 mils from system memory trace edges within 100 mils of the ball of the Intel 82815 GMCH.
- Select a board stack-up that minimizes the coupling between adjacent signals. Minimize the nominal characteristic impedance within the AGTL/AGTL+ specification. This can be done by minimizing the height of the trace from its reference plane, which minimizes crosstalk.
- Route AGTL/AGTL+ address, data, and control signals in separate groups to minimize crosstalk between groups. Keep at least 15 mils between each group of signals.



- Minimize the dielectric used in the system. This makes the traces closer to their reference plane and thus reduces the crosstalk magnitude.
- Minimize the dielectric process variation used in the PCB fabrication.
- Minimize the cross-sectional area of the traces. This can be done by means of narrower traces and/or by using thinner copper, but the trade-off for this smaller cross-sectional area is higher trace resistivity, which can reduce the falling-edge noise margin because of the I*R loss along the trace.

5.2.1.1 Systemboard Layout Rules for Non-AGTL/AGTL+ (CMOS) Signals

Signal	Trace Width (mils)	Spacing to Other Traces (mils)	Trace Length
A20M#	5	10	1" to 9"
FERR#	5	10	1" to 9"
FLUSH#	5	10	1" to 9"
IERR#	5	10	1" to 9"
IGNNE#	5	10	1" to 9"
INIT#	5	10	1" to 9"
LINT[0] (INTR)	5	10	1" to 9"
LINT[1] (NMI)	5	10	1" to 9"
PICD[1:0]	5	10	1" to 9"
PREQ#	5	10	1" to 9"
PWRGOOD	5	10	1" to 9"
SLP#	5	10	1" to 9"
SMI#	5	10	1" to 9"
STPCLK	5	10	1" to 9"
THERMTRIP#	5	10	1" to 9"

Table 11. Routing Guidelines for Non-AGTL/AGTL+ Signals


NOTE: Route these signals on any layer or combination of layers.

5.2.1.2 THRMDP and THRMDN

These traces (THRMDP and THRMDN) route the processor's thermal diode connections. The thermal diode operates at very low currents and may be susceptible to crosstalk. The traces should be routed close together to reduce loop area and inductance.



Figure 21. Routing for THRMDP and THRMDN



NOTES:

1. Route these traces parallel and equalize lengths within \pm 0.5 inch.

2. Route THRMDP and THRMDN on the same layer.

5.2.1.3 Additional Routing and Placement Considerations

- Distribute VTT with a wide trace. A 0.050 inch minimum trace is recommended to minimize DC losses. Route the VTT trace to all components on the host bus. Be sure to include decoupling capacitors.
- The VTT voltage should be 1.5 V \pm 3% for static conditions, and 1.5 V \pm 9% for worst-case transient conditions when the Pentium III processor (CPUID=068xh) or Celeron processor (CPUID=068xh) is present in the socket. If a future 0.13 micron socket 370 processor is being used, the VTT voltage should then be 1.25 V \pm 3% for static conditions, and 1.25 V \pm 9% for worst-case transient conditions.
- Place resistor divider pairs for VREF generation at the GMCH component. VREF also is delivered to the processor.

5.3 Electrical Differences for Universal PGA370 Designs

There are several electrical changes between previous PGA370 designs and the *universal PGA370* design, as follows:

- Changes to the PGA370 socket pin definitions.
- Addition of VTTPWRGD signal to ensure stable VID selection for future 0.13 micron socket 370 processors.
- Addition of THERMTRIP circuit to allow processor to detect catastrophic overheat.
- Addition of VID[25mV] signal to support future 0.13 micron socket 370 processors.



- Processor VTT level is switchable to 1.25 V or 1.5 V, depending on which processor is present in the socket.
- In designs using future 0.13 micron socket 370 processors, the processor does not generate V_{CMOS}_REF.

5.3.1 THERMTRIP Circuit

To ensure that the processor detects and prevents catastrophic overheat, THERMTRIP is required on all designs that support future 0.13 micron socket 370 processors.

5.3.1.1 THERMTRIP Timing

When the THERMTRIP signal is asserted, both the VCC and VTT supplies to the processor must be turned off to prevent thermal runaway of the processor. The time required from THERMTRIP asserted to VCC rail at ½ nominal is 5 s, and THERMTRIP asserted to VTT rail at ½ nominal is 5 s. System designers must ensure that the decoupling scheme used on these rails does not violate the THERMTRIP timing specifications.

5.3.1.2 THERMTRIP Support for Tualatin A-1 Stepping

A platform supporting the 0.13 micron technology processor must implement a workaround required for the A-1 stepping of that processor, identified by CPUID = 6B1h. The internal control register bit responsible for operation of the THERMTRIP circuit functionality may power up in an un-initialized state. As a result, THERMTRIP# may be incorrectly asserted during deassertion of RESET# at nominal operating temperatures. When THERMTRIP# is asserted as a result of this, the processor may shut down internally and stop execution. In addition, when the THERMTRIP# pin is asserted the processor may incorrectly continue to execute, leading to intermittent system power-on boot failures. The occurrence and repeatability of failures is system dependent; however, all systems and processor are susceptible to failure.

To prevent the risk of power-on boot failures, a platform workaround is required. The system must provide a rising edge on the TCK signal during the power-on sequence that meets all of the following requirements:

- Rising edge occurs after Vcc_core is valid and stable
- Rising edge occurs before or at the de-assertion of RESET#
- Rising edge occurs after all Vref input signals are at valid voltage levels
- TCK input meets the Vih min (1.3) and max (1.65 V) spec requirements.

Specific workaround implementation may be platform specific. The following examples have been tested as acceptable workaround implementations.


Note: The example workaround circuits attached require circuit modification for ITP tools to function correctly. These modifications must remove the workaround circuitry from the platform and may cause systems to fail to boot. Review the accompanying notes with each workaround for ITP modification details. If the system fails to boot when using ITP, issuing the ITP 'Reset Target'



command on failing systems will reset the system and provide a sufficient rising edge on the TCK pin to ensure proper system boot.

In addition, the example workaround circuits shown do not support production motherboard test methodologies that require the use of the processor JTAG/TAP port. Alternative workaround solutions mys be found if such test capability is required.





For production boards: Depopulate R5.

To use ITP: Install R5, depopulate R4.

5.4 PGA370 Socket Definition Details

Table 12 compares the pin names and functions of the Intel[®] processors supported in the Intel 82801E C-ICH platform.



Pin #	Pin Name Intel [®] Celeron™ Processor (CPUID=068xh)	Pin Name Intel [®] Pentium [®] III Processor (CPUID=068xh)	Pin Name Future 0.13 Micron Socket 370 Processors	Function
AA33	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AA35	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AB36	VCC _{CMOS}	VCC _{CMOS}	VTT	CMOS voltage level for Intel [®] Pentium [®] III processor (CPUID=068xh) and Intel [®] Celeron [™] processor (CPUID=068xh). AGTL termination voltage for future 0.13 micron socket 370 processors.
AD36	VCC1.5	VCC1.5	VTT	 VCC1.5 for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). VTT for future 0.13 micron socket 370 processors.
AF36	VSS	VSS	DETECT	 Ground for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). No connect for future 0.13 micror socket 370 processors.
AG1 ¹	VSS	VSS	VTT	 Ground for Pentium III processor (CPUID=068xh) and Celeron™ processor (CPUID=068xh). VTT for future 0.13 micron socker 370 processors
AH4	Reserved	RESET#	RESET#	Processor reset for the Pentium III processor (068xh) and Future 0.13 micron socket 370 processors
AH20	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AJ3 ¹	VSS	VSS	RESET 2#	 Ground for Pentium III processo (CPUID=068xh) and Celeron processor (CPUID=068xh). RESET for future 0.13 micron socket 370 processors
AK4	VSS	VSS	VTTPWRGD	 Ground for Pentium III processo (CPUID=068xh) and Celeron processor (CPUID=068xh). VID control signal on future 0.13 micron socket 370 processors.
AK16	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage

Table 12. Processor Pin Definition Comparison (Sheet 1 of 3)

intel

Pin #	Pin Name Intel [®] Celeron™ Processor (CPUID=068xh)	Pin Name Intel [®] Pentium [®] III Processor (CPUID=068xh)	Pin Name Future 0.13 Micron Socket 370 Processors	Function
AK22	GTL_REF	GTL_REF	VCMOS_REF	 GTL reference voltage for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). CMOS reference voltage for future 0.13 micron socket 370 processors
AK36	VSS	VSS	VID[25mV]	 Ground for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). 25mV step VID select bit for future 0.13 micron socket 370 processors
AL13	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AL21	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AN3	GND	GND	DYN_OE	 Ground for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). Dynamic output enable for future 0.13 micron socket 370 processors
AN11	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
AN15	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
AN21	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
E23	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
G35	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
G37	Reserved	Reserved	VTT	 Reserved for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). AGTL termination voltage for future 0.13 micron socket 370 processors
N37 ²	NC	NC	NCHCTRL	 No connect for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). NCHCTRL for future 0.13 micron socket 370 processors
S33	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
S37	Reserved	VTT	VTT	AGTL/AGTL+ termination voltage
U35	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
U37	Reserved	VTT	Vtt	AGTL/AGTL+ termination voltage
W3	Reserved	A34#	A34#	Additional AGTL/AGTL+ address

Table 12. Processor Pin Definition Comparison (Sheet 2 of 3)

Pin #	Pin Name Intel [®] Celeron™ Processor (CPUID=068xh)	Pin Name Intel [®] Pentium [®] III Processor (CPUID=068xh)	Pin Name Future 0.13 Micron Socket 370 Processors	Function
X4 ¹	RESET#	RESET2#	VSS	 Processor reset for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). Ground for future 0.13 micron socket 370 processors
X6	Reserved	A32#	A32#	Additional AGTL/AGTL+ address
X34 ²	VCC _{CORE}	VCC _{CORE}	Vττ	 Reserved for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). AGTL termination voltage for future 0.13 micron socket 370 processors
Y1	Reserved	Reserved	RESERVED	Reserved for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). No connect for future 0.13 micron socket 370 processors
Y33	Reserved	CLKREF	CLKREF	1.25 V PLL reference
Z36 ²	VCC2.5	VCC2.5	RESERVED	 VCC2.5 for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). No connect for future 0.13 micron socket 370 processors

Table 12. Processor Pin Definition Comparison (Sheet 3 of 3)

NOTES:

1. Refer to Section 4.

2. Refer to Section 14.2

5.5 BSEL[1:0] Implementation Differences

A future 0.13 micron socket 370 processor will select the 133 MHz system bus frequency setting from the clock synthesizer. A Pentium III processor (CPUID=068xh) utilizes the BSEL1 pin to select either the 100 MHz or 133 MHz system bus frequency setting from the clock synthesizer. A Celeron processor (CPUID=068xh) will use both BSEL pins to select 66 MHz system bus frequency from the clock synthesizer. Processors in an FC-PGA or an FC-PGA2 are 3.3 V tolerant for these signals, as are the clock and chipset.

Intel CK-815 has been designed to support selections of 66 MHz, 100 MHz, and 133 MHz. The REF input pin has been redefined to be a frequency selection strap (BSEL1) during power-on and then becomes a 14 MHz reference clock output. Figure 23 details the new BSEL[1:0] circuit design for universal *PGA370* designs. Note that BSEL[1:0] now are pulled up using 1 k Ω resistors. Also refer to Figure 24 for more details.



Note: In a design supporting future 0.13 micron socket 370 processors, the BSEL[1:0] lines are not valid until VTTPWRGD is asserted. Refer to Section 4.3 for full details.





Figure 23. BSEL[1:0] Circuit Implementation for PGA370 Designs

5.6 CLKREF Circuit Implementation

The CLKREF input (used by the Pentium III processor (CPUID=068xh), Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors) requires a 1.25 V source. It can be generated from a voltage divider on the VCC2.5 or VCC3.3 sources utilizing 1% tolerant resistors. A 4.7 μ F decoupling capacitor should be included on this input. See Figure 24 and Figure 13 for example CLKREF circuits. **Do not use VTT as the source for this reference.**

Figure 24. Examples for CLKREF Divider Circuit





R1 (Ω), 1%	R2 (Ω), 1%	CLKREF Voltage (V)
182	110	1.243
301	182	1.243
374	221	1.226
499	301	1.242

Table 13. Resistor Values for CLKREF Divider (3.3 V Source)

5.7 Undershoot/Overshoot Requirements

Undershoot and overshoot specifications become more critical as the process technology for microprocessors shrinks due to thinner gate oxide. Violating these undershoot and overshoot limits will degrade the life expectancy of the processor.

The Pentium III processor (CPUID=068xh), Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors have more restrictive overshoot and undershoot requirements for system bus signals than previous processors. These requirements stipulate that a signal at the output of the driver buffer and at the input of the receiver buffer must not exceed the maximum absolute overshoot voltage limit or the minimum absolute undershoot voltage limit. Exceeding either of these limits will damage the processor. There is also a time-dependent, non-linear overshoot and undershoot requirement that depends on the amplitude and duration of the overshoot/undershoot. See the appropriate processor datasheet for more details on the processor overshoot/undershoot specifications.

5.8 Processor Reset Requirements

Universal PGA370 designs must route the AGTL/AGTL+ reset signal from the chipset to two pins on the processor as well as to the debug port connector. This reset signal is connected to the following pins at the PGA370 socket:

- AH4 (RESET#). The reset signal is connected to this pin for the Pentium III processor (CPUID=068xh), Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors
- X4 (Reset2# or GND, depending on processor). The X4 pin is RESET2# for Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh). X4 is GND for future 0.13 micron socket 370 processors. An additional 1 k Ω resistor is connected in series with pin X4 to the reset circuitry since pin X4 is a ground pin in future 0.13 micron socket 370 processors.
- *Note:* The AGTL/AGTL+ reset signal must always terminate to VTT on the systemboard.

Designs that do not support the debug port will not utilize the 240 Ω series resistor or the connection of RESET# to the debug port connector. RESET2# is not required for platforms that do not support the Intel[®] CeleronTM processor (CPUID=068xh). Pin X4 should then be connected to ground.

The routing rules for the AGTL/AGTL+ reset signal are shown in Figure 25.

Figure 25. RESET#/RESET2# Routing Guidelines




Table 14. RESET#/RESET2# Routing Guidelines (see Figure 25)

Parameter	Minimum (in)	Maximum (in)
LenCS	0.5	1.5
LenITP	1	3
LenCPU	0.5	1.5
cs_rtt_stub	0.5	1.5
cpu_rtt_stub	0.5	1.5

5.9 Processor PLL Filter Recommendations

Intel[®] PGA370 processors have internal phase lock loop (PLL) clock generators that are analog and require quiet power supplies to minimize jitter.

5.9.1 Topology

The general desired topology for these PLLs is shown in Figure 26. Not shown are the parasitic routing and local decoupling capacitors. Excluded from the external circuitry are parasitics associated with each component.

5.9.2 Filter Specification

The function of the filter is to protect the PLL from external noise through low-pass attenuation. The low-pass specification, with input at VCC_{CORE} and output measured across the capacitor, is as follows:


- < 0.2 dB gain in pass band
- < 0.5 dB attenuation in pass band (see DC drop in next set of requirements)



- > 34 dB attenuation from 1 MHz to 66 MHz
- > 28 dB attenuation from 66 MHz to core frequency

The filter specification is graphically shown in Figure 26.

Figure 26. Filter Specification



NOTES:

- 1. Diagram not to scale.
- 2. No specification for frequencies beyond fcore.
- 3. fpeak should be less than 0.05 MHz.

Other requirements:

- Use shielded-type inductor to minimize magnetic pickup.
- Filter should support DC current > 30 mA.
- DC voltage drop from VCC to PLL1 should be < 60 mV, which in practice implies series $R < 2 \Omega$. This also means pass-band (from DC to 1 Hz) attenuation < 0.5 dB for VCC = 1.1 V, and < 0.35 dB for VCC = 1.5 V.

5.9.3 Recommendation for Intel Platforms

The following tables contains examples of components that meet Intel's recommendations when configured in the topology of Figure 26.

intel

Table 15. Component Recommendations – Inductor

Part Number	Value	Tolerance	SRF	Rated Current	DCR (Typical)
TDK MLF2012A4R7KT	4.7 μΗ	10%	35 MHz	30 mA	0.56 Ω (1 Ω max.)
Murata LQG21N4R7K00T1	4.7 μΗ	10%	47 MHz	30 mA	0.7 Ω (±50%)
Murata LQG21C4R7N00	4.7 μΗ	30%	35 MHz	30 mA	0.3 Ω max.

Table 16. Component Recommendations – Capacitor

Part Number	Value	Tolerance	ESL	ESR		
Kemet T495D336M016AS	33 μF	20%	2.5 nH	0.225 Ω		
AVX TPSD336M020S0200	33 μF	20%	2.5 nH	0.2 Ω		

Table 17. Component Recommendation – Resistor

Value	Tolerance	Power	Note
1Ω	10%	1/16 W	Resistor may be implemented with trace resistance, in which case a discrete R is not needed. See Figure 28.

To satisfy damping requirements, total series resistance in the filter (from VCC_{CORE} to the top plate of the capacitor) must be at least 0.35 Ω . This resistor can be in the form of a discrete component or routing or both. For example, if the chosen inductor has minimum DCR of 0.25 Ω , then a routing resistance of at least 0.10 Ω is required. Be careful not to exceed the maximum resistance rule (2 Ω). For example, if using discrete R1 (1 $\Omega \pm 1\%$), the maximum DCR of the L (trace plus inductor) should be less than 2.0 – 1.1 = 0.9 Ω , which precludes the use of some inductors and sets a max. trace length.

Other routing requirements:

- The capacitor (C) should be close to the PLL1 and PLL2 pins, $< 0.1 \Omega$ per route. These routes do not count towards the minimum damping R requirement.
- The PLL2 route should be parallel and next to the PLL1 route (i.e., minimize loop area).
- The inductor (L) should be close to C. Any routing resistance should be inserted between VCC_{CORE} and L.

Any discrete resistor (R) should be inserted between VCC_{CORE} and L.









Figure 28. Example PLL Filter Using a Buried Resistor



5.9.4 Custom Solutions

As long as designers satisfy filter performance and requirements as specified and outlined in Section 5.9.2, other solutions are acceptable. Custom solutions should be simulated against a standard reference core model, which is shown in Figure 29.





Figure 29. Core Reference Model



NOTES:

1. 0.1 Ω resistors represent package routing.

2. 120 pF capacitor represents internal decoupling capacitor.

3. 1 k Ω resistor represents small signal PLL resistance.

4. Be sure to include all component and routing parasitics.

5. Sweep across component/parasitic tolerances.

6. To observe IR drop, use DC current of 30 mA and minimum VCC_{CORE} level.

7. For other modules (interposer, DMM, etc.), adjust routing resistor if desired, but use minimum numbers.

5.10 Voltage Regulation Guidelines

A universal PGA370 design will need the voltage regulation module (VRM) or on-board voltage regulator (VR) to be compliant with Intel[®] VRM guidelines for future 0.13 micron processors.


5.11 Decoupling Guidelines for Universal PGA370 Designs

These preliminary decoupling guidelines for universal PGA370 designs are estimated to meet the specifications of Intel VRM guidelines for future 0.13 micron processors.

5.11.1 VCC_{CORE} Decoupling Design

• 16 or more 4.7 µF capacitors in 1206 packages.

All capacitors should be placed within the PGA370 socket cavity and mounted on the primary side of the systemboard. The capacitors are arranged to minimize the overall inductance between the VCC_{CORE}/VSS power pins, as shown in Figure 30.



In

Figure 30. Capacitor Placement on the Systemboard

5.11.2 VTT Decoupling Design

For Itt = 2.3 A (max.)

• $20\ 0.1\ \mu\text{F}$ capacitors in 0603 packages placed as closed as possible to the processor VTT pins. The capacitors are shown on the exterior of Figure 30.

5.11.3 VREF Decoupling Design

• Four 0.1 μ F capacitors in 0603 package placed near VREF pins (within 500 mils).

5.12 Thermal Considerations

5.12.1 Heatsink Volumetric Keepout Regions

Current heatsink recommendations are only valid for supported Celeron and Pentium III processor frequencies.

intel


Figure 31 shows the system component keepout volume above the socket connector required for the reference design thermal solution for high frequency processors. This keepout envelope provides adequate room for the heatsink, fan and attach hardware under static conditions as well as room for installation of these components on the socket. The heatsink must be compatible with the Integrated Heat Spreader (IHS) used by higher frequency Pentium III processors.

Figure 32 shows component keepouts on the systemboard required to prevent interference with the reference design thermal solution. Note portions of the heatsink and attach hardware hang over the systemboard.

Adhering to these keepout areas will ensure compatibility with Intel boxed processor products and Intel enabled third-party vendor thermal solutions for high frequency processors. While the keepout requirements should provide adequate space for the reference design thermal solution, systems integrators should check with their vendors to ensure their specific thermal solutions fit within their specific system designs. Please ensure that the thermal solutions under analysis comprehend the specific thermal design requirements for higher frequency Pentium III processors.

While thermal solutions for lower frequency processors may not require the full keepout area, larger thermal solutions will be required for higher frequency processors, and failure to adhere to the guidelines will result in mechanical interference.

Figure 31. Heatsink Volumetric Keepout Regions







Figure 32. Systemboard Component Keepout Regions

5.13 Debug Port Changes

Due to the lower voltage technology employed with newer processors, changes are required to support the debug port. Previously, test access port (TAP) signals used 2.5 V logic, as is the case with the Celeron processor in the PPGA package. Pentium III processor (CPUID=068xh), Celeron processor (CPUID=068xh), and future 0.13 micron socket 370 processors utilize 1.5 V logic levels on the TAP. As a result, the type of debug port connector used in universal PGA370 designs is dependent on the processor that is currently in the socket. The 1.5 V connector is a mirror image of the older 2.5 V connector. Either connector will fit into the same printed circuit board layout. Only the pin numbers change (Figure 33). Also required, along with the new connector, is an In-Target Probe* (ITP) that is capable of communicating with the TAP at the appropriate logic levels.

intel

Figure 33. TAP Connector Comparison



Caution: The Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) require an intarget probe (ITP) compatible with 1.5 V signal levels on the TAP. Previous ITPs were designed to work with higher voltages and may damage the processor if connected to any of these specified processors.

See the processor datasheet for more information regarding the debug port.

System Memory Design Guidelines

6


6.1 System Memory Routing Guidelines

Ground plane reference all system memory signals. To provide a good current return path and limit noise on the system memory signals, the signals should be ground referenced from the GMCH to the DIMM connectors and from DIMM connector-to-DIMM connector. If ground referencing is not possible, system memory signals should be, at a minimum, referenced to a single plane. If single plane referencing is not possible, stitching capacitors should be added no more than 200 mils from the signal via field. System memory signals may via to the backside of the PCB under the GMCH without a stitching capacitor as long as the trace on the topside of the PCB is less than 200 mils.

Note: Intel recommends that a parallel plate capacitor between VCC3.3SUS and GND be added to account for the current return path discontinuity (See Section 6.4, "System Memory Decoupling Guidelines" on page 73). Use (1).01uf X7R capacitor per every (5) system memory signals that switch plane references. No more than two vias are allowed on any system memory signal.

If a group of system memory signals must change layers, a via field should be created and a decoupling capacitor should be added at the end of the via field. Do not route signals in the middle of a via field; this causes noise to be generated on the current return path of these signals and can lead to issues on these signals (see Figure 34). The traces shown are on layer 1 only. The figure shows signals that are changing layer and two signals that are not changing layer. Note that the two signals around the via field create a keepout zone where no signals that do not change layer should be routed.

Figure 34. System Memory Routing Guidelines





6.2 System Memory 2-DIMM Design Guidelines

6.2.1 System Memory 2-DIMM Connectivity




Figure 35. System Memory Connectivity (2 DIMM)

intel®

6.2.2 System Memory 2-DIMM Layout Guidelines




Figure 36. System Memory 2-DIMM Routing Topologies

Table 18. System Memory 2-DIMM Solution Space

Signal	Тор	Trac	e (mils)	Trace Lengths (inches)											
					Α		ВС		D		E		I	F	
		Width	Spacing	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
SCS[3:2]#	3	5	10							1	4.5				
SCS[1:0]#	2	5	10					1	4.5						
SMAA [7:4]	4	10	10									0.4	0.5	2	4
SMAB [7:4]#	5	10	10									0.4	0.5	2	4
SCKE[3:2]	3	10	10							3	4				
SCKE[1:0]	2	10	10					3	4						
SMD[63:0]	1	5	10	1.75	4	0.4	0.5								
SDQM [7:0]	1	10	10	1.5	3.5	0.4	0.5								
SCAS#, SRAS#, SWE#	1	5	10	1	4.0	0.4	0.5								
SBS[1:0], SMAA [12:8,3:0]	1	5	10	1	4.0	0.4	0.5								

In addition to meeting the spacing requirements outlined in Table 18, system memory signal trace edges must be at least 30 mils from any other non-system memory signal trace edge.




Figure 37. System Memory Routing Example

NOTE: Routing in this figure is for example purposes only. It does not necessarily represent complete and correct routing for this interface.

intel®

6.3 System Memory 3-DIMM Design Guidelines

6.3.1 System Memory 3-DIMM Connectivity




Figure 38. System Memory Connectivity (3 DIMM)



6.3.2 System Memory 3-DIMM Layout Guidelines




Figure 39. System Memory 3-DIMM Routing Topologies

In addition to meeting the spacing requirements outlined in Table 19, system memory signal trace edges must be at least 30 mils from any other non-system memory signal trace edge.

Table 19. S	System Memory	y 3-DIMM Solution	n Space (Sheet 1 of 2)
-------------	---------------	-------------------	------------------------

0	T	Trace Lengths (inches)																
Signal	Тор	Irac	e (mils)		Irac													
					A B			C D		E		F		G				
		Width	Spacing	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
SCS [5:4]#	4	5	10									1	4.5					
SCS [3:2]#	3	5	10							1	4.5							
SCS [1:0]#	2	5	10					1	4.5									
SMAA [7:4]	6	10	10					2	4							0.4	0.5	
SMAB [7:4]#	7	10	10							2	4					0.4	0.5	
SMAC [7:4}	8	10	10									2	4			0.4	0.5	
SCKE [5:4]	4	10	10									3	4					
SCKE [3:2]	3	10	10							3	4							
SCKE [1:0]	2	10	10					3	4									

intel

Signal	Тор	Trac	e (mils)		Trace Lengths (inches)												
				ļ	4	E	3	(2	[D	E	E	F	-	C	3
		Width	Spacing	Min	Max	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Max	Min	Max
SMD [63:0]	1	5	10	1.7 5	4	0.4	0.5										
SDQ M[7:0]	1	10	10	1.5	3.5	0.4	0.5										
SCA#, SRA#, SWE#	5	5	10			0.4	0.5							1	4		
SBS [1:0], SMAA [12:8, 3:0]	5	5	10			0.4	0.5							1	4		

Table 19. System Memory 3-DIMM Solution Space (Sheet 2 of 2)

6.4 System Memory Decoupling Guidelines

A minimum of eight 0.1 μ F low-ESL ceramic capacitors (e.g., 0603 body type, X7R dielectric) are required and must be as close as possible to the GMCH. They should be placed within at most 70 mils to the edge of the GMCH package edge for VSUS_3.3 decoupling, and they should be evenly distributed around the system memory interface signal field including the side of the GMCH where the system memory interface meets the host interface. There are power and GND balls throughout the system memory ball field of the GMCH that need good local decoupling. Make sure to use at least 14 mil drilled vias and wide traces from the pads of the capacitor to the power or ground plane to create a low inductance path. If possible, multiple vias per capacitor pad are recommended to further reduce inductance. To add the decoupling capacitors within 70 mils of the GMCH and/or close to the vias, the trace spacing may be reduced as the traces go around each capacitor. The narrowing of space between traces should be minimal and for as short a distance as possible (500mils max).

To further de-couple the GMCH and provide a solid current return path for the system memory interface signals it is recommended that a parallel plate capacitor be added under the GMCH. Add a topside or bottom side copper flood under center of the GMCH to create a parallel plate capacitor between VCC3.3 and GND (see Figure 40). The dashed lines indicate power plane splits on layer 2 or layer 3 depending on stack-up. The filled region in the middle of the GMCH indicates a ground plate (on layer 1 if the power plane is on layer 2 or on layer 4 if the power layer 3).

intel®




Figure 40. Intel[®] 815 Chipset Decoupling Example


Yellow lines show layer 2 plane splits. Note that the layer 1 shapes do NOT cross the plane splits. The bottom shape is a VSS fill over VddSDRAM. The left-side shape is a VSS fill over VddAGP. The larger upper-right-side shape is a VSS fill over VddCORE.

Additional decoupling capacitors should be added between the DIMM connectors to provide a current return path for the reference plane discontinuity created by the DIMM connectors themselves. One 0.01 μ F X7R capacitor should be added per every ten SDRAM signals. Capacitors should be placed between the DIMM connectors and evenly spread out across the SDRAM interface.

For debug purposes, four or more 0603 capacitor sites should be placed on the backside of the board, evenly distributed under the Intel 82801E C-ICH platform's system memory interface signal field.







6.5 Compensation

A system memory compensation resistor (SRCOMP) is used by the GMCH to adjust the buffer characteristics to specific board and operating environment characteristics. Refer to the *Intel*[®] 815 *Chipset Family:* 82815 *Graphics and Memory Controller Hub (GMCH) for use with the Universal Socket 370 Datasheet* for details on compensation. Tie the SRCOMP pin of the GMCH to a 40 Ω 1% or 2% pull-up resistor to 3.3 Vsus (3.3V standby) via a 10 mil-wide, 0.5 inch trace (targeted for a nominal impedance of 40 Ω).

intel®

AGP/Display Cache Design Guidelines 7

For the detailed AGP interface functionality (e.g., protocols, rules, signaling mechanisms), refer to the latest *AGP Interface Specification*, *Revision 2.0*, which can be obtained from <u>http://www.agpforum.org</u>. This design guide focuses only on specific Intel 82801E C-ICH platform recommendations.

7.1 AGP Interface

A single AGP connector is supported by the GMCH AGP interface. LOCK# and SERR#/PERR# are not supported. See the display cache discussion for a description of display cache/AGP muxing as well as a description of the Graphics Performance Accelerator (GPA).

The AGP buffers operate in one of two selectable modes, to support the AGP universal connector:

- 3.3 V drive, not 5 V safe. This mode is compliant with the AGP 1.0 66 MHz specification
- 1.5 V drive, not 3.3 V safe. This mode is compliant with the AGP 2.0 specification

The AGP 4X must operate at 1.5 V and only use differential clocking mode. The AGP 2X can operate at 3.3 V or 1.5 V. The AGP interface supports up to 4X AGP signaling, though 4X fast writes are not supported. AGP semantic cycles to DRAM are not snooped on the host bus.

The GMCH supports PIPE# or SBA[7:0] AGP address mechanisms, but not both simultaneously. Either the PIPE# or the SBA[7:0] mechanism must be selected during system initialization. The GMCH contains a 32-deep AGP request queue. High-priority accesses are supported. All AGP semantic accesses hitting the graphics aperture pass through an address translation mechanism with a fully-associative, 20-entry TLB.

Accesses between AGP and the hub interface are limited to hub interface-originated memory writes to AGP. Cacheable accesses from the IOQ queue flow through one path, while aperture accesses follow another path. Cacheable AGP (SBA, PIPE#, and FRAME#) reads to DRAM all snoop the cacheable global write buffer (GWB) for system data coherency. Aperture AGP (SBA, PIPE#) reads to DRAM snoop the aperture queue (GCMCRWQ). Aperture AGP (FRAME#) reads and writes to DRAM proceed through a FIFO and there is no RAW capability, so no snoop is required.

The AGP interface is clocked from the 66 MHz clock (3V66). The AGP-to-host/memory interface is synchronous with a clock ratio of 1:1 (66 MHz: 66 MHz), 2:3 (66 MHz: 100 MHz) and 1:2 (66 MHz: 133 MHz).

7.1.1 Graphics Performance Accelerator (GPA)

The GMCH multiplexes the AGP signal interface with the integrated graphics display cache interface. As a result, for a universal systemboard that supports both integrated graphics and add-in AGP video cards, display cache (for integrated graphics) must be populated on a card in the



universal AGP slot. The card is called a Graphics Performance Accelerator (GPA) card. Intel provides a specification for this card in a separate document (*Graphics Performance Accelerator Specification*).

AGP guidelines are presented in this section for systemboards that support the population of a GPA card in their AGP slot as well as for those that do not, and for AGP "down" implementations in which AGP-compliant devices are implemented directly on systemboards. Where there are distinct guidelines dependent on whether or not a systemboard will support a GPA card, the section detailing standard routing guidelines is divided into subsections, as follows:

- Section 7.3.2.1, "Flexible Systemboard Guidelines" on page 82 is to be complied with if the systemboard supports a GPA card populated in the AGP slot.
- Section 7.3.1.2, "AGP-Only Systemboard Guidelines" on page 82 is to be complied with if the systemboard does **not** support a GPA card populated in the AGP slot.

7.1.2 AGP Universal Retention Mechanism (RM)

Environmental testing and field reports indicate that AGP cards and Graphics Performance Accelerator (GPA) cards may come unseated during system shipping and handling without proper retention. To avoid disengaged AGP cards and GPA modules, Intel recommends that AGP-based platforms use the AGP retention mechanism (RM).

The AGP RM is a mounting bracket that is used to properly locate the card with respect to the chassis and to assist with card retention. The AGP RM is available in two different handle orientations: left-handed (see Figure 42) and right-handed. Most system boards accommodate the left-handed AGP RM. The manufacturing capacity of the left-handed RM currently exceeds the right-handed capacity, and as a result Intel recommends that customers design their systems to insure they can use the left-handed version of the AGP RM. The right-handed AGP RM is identical to the left-handed AGP RM, except for the position of the actuation handle. This handle is located on the same end as the primary design, but extends from the opposite side (mirrored about the center axis running parallel to the length of the part). Figure 43 contains keepout information for the left hand AGP retention mechanism. Use this information to make sure that the systemboard design leaves adequate space to install the retention mechanism.

The AGP interconnect design requires that the AGP card must be retained to the extent that the card not back out more than 0.99 mm (0.039 in) within the AGP connector. To accomplish this it is recommended that new cards implement an additional notch feature in the mechanical keying tab to allow an anchor point on the AGP card for interfacing with an AGP RM. The retention mechanism's round peg engages with the AGP or GPA card's retention tab and prevents the card from disengaging during dynamic loading. The additional notch feature in the mechanical keying tab is required for 1.5 V AGP cards and is recommended for the new 3.3 V AGP cards.





int





Figure 43. AGP Left-Handed Retention Mechanism Keepout Information



Engineering Change Request number 48 (ECR #48) of the AGP specification details the AGP RM, which is recommended for all AGP cards. These are approved changes to the *Accelerated Graphics Port (AGP) Interface Specification*, Revision 2.0. Intel intends to incorporate the AGP RM changes into later revisions of the AGP Interface Specification. In addition, Intel has defined a reference design of a mechanical device to utilize the features defined in ECR #48.



ECR #48 can be viewed off the Intel web site at:

http://developer.intel.com/technology/agp/ecr.htm

More information regarding this component (AGP RM) is available from the following vendors.

Table 20. Retention Mechanism Vendors

Resin Color	Supplier Part Number	Left Handed Orientation (Preferred)	Right Handed Orientation (Alternate)
Black	AMP P/N	136427-1	136427-2
	Foxconn P/N	006-0002-939	006-0001-939
Green	Foxconn P/N	009-0004-008	009-0003-008

7.2 AGP 2.0

Rev. 2.0 of the AGP Interface Specification enhances the functionality of the original *AGP Interface Specification*, Revision 1.0, by allowing 4X data transfers (four data samples per clock) and 1.5 V operation. The 4X operation of the AGP interface provides for 'quad-pumping' of the AGP AD (address/data) and SBA (side-band addressing) buses. That is, data is sampled four times during each 66 MHz AGP clock, which means that each data cycle is ¼ of a 15 ns (66 MHz) clock, or 3.75 ns. Note that 3.75 ns is the data cycle time, not the clock cycle time. During 2X operation, data is sampled twice during a 66 MHz clock cycle, so the data cycle time is 7.5 ns. To allow for such high-speed data transfers, the 2X mode of AGP operation uses source-synchronous data strobing. During 4X operation, the AGP interface uses differential source-synchronous strobing.

With data-cycle times as small as 3.75 ns and setup/hold times of 1 ns, propagation delay mismatch is critical. In addition to reducing propagation delay mismatch, it is important to minimize noise. Noise on the data lines causes the settling time to be long. If the mismatch between a data line and the associated strobe is too great or if there is noise on the interface, incorrect data will be sampled. The low-voltage operation on the AGP (1.5 V) requires even more noise immunity. For example, during 1.5 V operation, V_{ilmax} is 570 mV. Without proper isolation, crosstalk could create signal integrity issues.

7.2.1 AGP Interface Signal Groups

The signals on the AGP interface are broken into three groups: 1X timing domain signals, 2X/4X timing domain signals, and miscellaneous signals. Each group has different routing requirements. In addition, within the 2X/4X timing domain signals, there are three sets of signals. All signals in the 2X/4X timing domain must meet minimum and maximum trace length requirements as well as trace width and spacing requirements. However, trace length matching requirements only must be satisfied within each set of 2X/4X timing domain signals. The signal groups are listed in Table 21.

intel

Table 21. AGP 2.0 Signal Groups

Groups	Signal				
1X Timing Domain	CLK (3.3 V), RBF#, WBF#, ST[2:0], PIPE#, REQ#, GNT#, PAR, FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#				
2X/4X Timing Domain	Set #1: AD[15:0], C/BE[1:0]#, AD_STB0, AD_STB0# ¹ Set #2: AD[31:16], C/BE[3:2]#, AD_STB1, AD_STB1# ¹ Set #3: SBA[7:0], SB_STB, SB_STB# ¹				
Miscellaneous, async.	USB+, USB-, OVRCNT#, PME#, TYPDET#, PERR#, SERR#, INTA#, INTB#				

Note: These signals are used in 4X AGP mode ONLY.

Table 22. AGP 2.0 Data/Strobe Associations

Data	Associated Strobe in 1X	Associated Strobe in 2X	Associated Strobes in 4X
AD[15:0] and C/ BE[1:0]#	Strobes are not used in 1X mode. All data is sampled on rising clock edges.	AD_STB0	AD_STB0, AD_STB0#
AD[31:16] and C/BE[3:2]#	Strobes are not used in 1X mode. All data is sampled on rising clock edges.	AD_STB1	AD_STB1, AD_STB1#
SBA[7:0]	Strobes are not used in 1X mode. All data is sampled on rising clock edges.	SB_STB	SB_STB, SB_STB#

Throughout this section the term *data* refers to AD[31:0], C/BE[3:0]#, and SBA[7:0]. The term *strobe* refers to AD_STB[1:0], AD_STB[1:0]#, SB_STB, and SB_STB#. When the term *data* is used, it refers to one of the three sets of data signals, as listed in Table 21. When the term *strobe* is used, it refers to one of the strobes as it relates to the data in its associated group.

The routing guidelines for each group of signals (1X timing domain signals, 2X/4X timing domain signals, miscellaneous signals) will be addressed separately.

7.3 Standard AGP Routing Guidelines

7.3.1 1X Timing Domain Routing Guidelines

7.3.1.1 Flexible Systemboard Guidelines

- The AGP 1X timing domain signals (Table 21) have a maximum trace length of 4 inches for systemboards that support a Graphics Performance Accelerator (GPA) card. This maximum applies to ALL signals listed as 1X timing domain signals in Table 21.
- AGP 1X signals multiplexed with display cache signals (listed below) should be routed with a 1:3 trace width-to-spacing ratio. All other AGP 1X timing domain signals can be routed with 5 mil minimum trace separation.
- There are no trace length matching requirements for 1X timing domain signals.



• The following are multiplexed AGP1X signals on flexible systemboards:

RBF#	FRAME#
ST[2:0]	IRDY#
PIPE#	TRDY#
REQ#	STOP#
GNT#	DEVSEL#
PAR	

7.3.1.2 AGP-Only Systemboard Guidelines

- AGP 1X timing domain signals (Table 21) have a maximum trace length of 7.5 inches for systemboards that will **not** support a Graphics Performance Accelerator (GPA) card. This maximum applies to ALL signals listed as 1X timing domain signals in Table 21.
- All AGP 1X timing domain signals can be routed with 5 mil minimum trace separation.
- There are no trace length matching requirements for 1X timing domain signals.

7.3.2 2X/4X Timing Domain Routing Guidelines

These trace length guidelines apply to ALL signals listed in Table 21 as 2X/4X timing domain signals. These signals should be routed using 5 mil (60 Ω) traces.

The maximum line length and length mismatch requirements depend on the routing rules used on the systemboard. These routing rules were created to provide design freedom by making trade-offs between signal coupling (trace spacing) and line lengths. The maximum length of the AGP interface defines which set of routing guidelines must be used. Guidelines for short AGP interfaces (e.g., < 6 inches) and long AGP interfaces (e.g., > 6 inches and < 7.25 inches) are documented separately. The maximum length allowed for the AGP interface (on AGP-only systemboards) is 7.25 inches.

7.3.2.1 Flexible Systemboard Guidelines

- For systemboards that support either an AGP card or a GPA card in the AGP slot, the maximum length of AGP 2X/4X timing domain signals is 4 inches.
- 1:3 trace width-to-spacing is required for AGP 2X/4X signal traces.
- AGP 2X/4X signals must be matched with their associated strobe (as outlined in Table 21), within \pm 0.5 inch.

For example, if a set of strobe signals (e.g., AD_STB0 and AD_STB0#) are 3.7 inches long, the data signals associated with those strobe signals (e.g., AD[15:0] and C/BE[2:0]#) can be 3.2 inches to 4 inches long (since there is a 4 inches max. length). Another strobe set (e.g., SB_STB and SB_STB#) could be 3.1 inches long, so that the associated data signals (e.g., SBA[7:0]) can be 2.6 inches to 3.6 inches long.



The strobe signals (AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks on the source-synchronous AGP interface. Therefore, special care must be taken when routing these signals. Since each strobe pair is truly a differential pair, the pair should be routed together (e.g., AD_STB0 and AD_STB0# should be routed next to each other). The two strobes in a strobe pair should be routed using 5 mil traces with at least 15 mils of space (1:3) between them. This pair should be separated from the rest of the AGP signals (and all other signals) by at least 20 mils (1:4). The strobe pair must be length-matched to less than \pm 0.1 inch (i.e., a strobe and its complement must be the same length within 0.1 inch).




Figure 44. AGP 2X/4X Routing Example for Interfaces < 6 inches and GPA/AGP Solutions

7.3.2.2 AGP-Only Systemboard Guidelines

For systemboards that will not support a GPA card populated in the AGP slot, the maximum AGP 2X/4X signal trace length is 7.25 inches. However, there are different guidelines for AGP interfaces shorter than 6 inches (e.g., all AGP 2X/4X signals are shorter than 6 inches) and those longer than 6 inches but shorter than the 7.25 inches maximum.

AGP Interfaces Shorter Than 6 Inches

The following guidelines are for designs that require less than 6 inches between the AGP connector and the GMCH:

- 1:3 trace width-to-spacing is required for AGP 2X/4X timing domain signal traces.
- AGP 2X/4X signals must be matched with their associated strobe (as outlined in Table 21), within \pm 0.5 inch.



For example, if a set of strobe signals (e.g., AD_STB0 and AD_STB0#) are 5.3 inches long, the data signals associated with those strobe signals (e.g., AD[15:0] and C/BE[2:0]#) can be 4.8 inches to 5.8 inches long. Another strobe set (e.g., SB_STB and SB_STB#) could be 4.2 inches long, and the data signals associated with those strobe signals (e.g., SBA[7:0]) could be 3.7 inches to 4.7 inches long.

The strobe signals (AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks on the source-synchronous AGP interface. Therefore, special care must be taken when routing these signals. Because each strobe pair is truly a differential pair, the pair should be routed together (e.g., AD_STB0 and AD_STB0# should be routed next to each other). The two strobes in a strobe pair should be routed on 5 mil traces with at least 15 mils of space (1:3) between them. This pair should be separated from the rest of the AGP signals (and all other signals) by at least 20 mils (1:4). The strobe pair must be length-matched to less than \pm 0.1 inches (i.e., a strobe and its complement must be the same length, within 0.1 inches). Refer to Table 21 for an illustration of these requirements.

AGP Interfaces Longer Than 6 Inches

Since longer lines have more crosstalk, they require wider spacing between traces to reduce the skew. The following guidelines are for designs that require more than 6 inches (but less than the 7.25 inches max.) between the AGP connector and the GMCH:

- 1:4 trace width-to-spacing is required for AGP 2X/4X timing domain signal traces.
- AGP 2X/4X signals must be matched with their associated strobe (as outlined in Table 21), within \pm 0.125 inches.

For example, if a set of strobe signals (e.g., AD_STB0 and AD_STB0#) are 6.5 inches long, the data signals associated with those strobe signals (e.g., AD[15:0] and C/BE[2:0]#) can be 6.475 inches to 6.625 inches long. Another strobe set (e.g., SB_STB and SB_STB#) could be 6.2 inches long, and the data signals associated with those strobe signals (e.g., SBA[7:0]) could be 6.075 inches to 6.325 inches long.

The strobe signals (AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks on the source-synchronous AGP interface. Therefore, special care must be taken when routing these signals. Because each strobe pair is truly a differential pair, the pair should be routed together (e.g., AD_STB0 and AD_STB0# should be routed next to each other). The two strobes in a strobe pair should be routed on 5 mil traces with at least 20 mils of space (1:4) between them. This pair should be separated from the rest of the AGP signals (and all other signals) by at least 20 mils (1:4). The strobe pair must be length-matched to less than ± 0.1 inch (i.e., a strobe and its complement must be the same length, within 0.1 inch).

7.3.3 AGP Routing Guideline Considerations and Summary

This section applies to all AGP signals in any systemboard support configuration (e.g., "flexible" or "AGP only"):

- The 2X/4X timing domain signals can be routed with 5 mil spacing when breaking out of the GMCH. The routing must widen to the documented requirements within 0.3 inches of the GMCH package.
- When matching trace lengths for the AGP 4X interface, all traces should be matched from the ball of the GMCH to the pin on the AGP connector. It is not necessary to compensate for the length of the AGP signals on the GMCH package.



- Reduce line length mismatch to ensure added margin. The trace length mismatch for all signals within a signal group should be as close as possible to zero, to provide timing margin.
- To reduce trace-to-trace coupling (i.e., crosstalk), separate the traces as much as possible.
- All signals in a signal group should be routed on the same layer.
- The trace length and trace spacing requirements **must not** be violated by any signal.

Table 23. AGP 2.0 Routing Summary

Signal	Maximum Length	Trace Spacing (5 Mil Traces)	Length Mismatch	Relative To	Notes
1X Timing Domain	7.5 inches ⁴	5 mils	No requirement	N/A	None
2X/4X Timing Domain Set 1	7.25 inches ⁴	20 mils	±0.125 inch	AD_STB0 and AD_STB0#	AD_STB0 and AD_STB0# must be the same length.
2X/4X Timing Domain Set 2	7.25 inches ⁴	20 mils	±0.125 inch	AD_STB1 and AD_STB1#	AD_STB1 and AD_STB1# must be the same length.
2X/4X Timing Domain Set 3	7.25 inches ⁴	20 mils	±0.125 inch	SB_STB and SB_STB#	SB_STB and SB_STB# must be the same length.
2X/4X Timing Domain Set 1	6 inches ³	15 mils ¹	±0.5 inch	AD_STB0 and AD_STB0#	AD_STB0 and AD_STB0# must be the same length.
2X/4X Timing Domain Set 2	6 inches ³	15 mils ¹	±0.5 inch	AD_STB1 and AD_STB1#	AD_STB1 and AD_STB1# must be the same length.
2X/4X Timing Domain Set 3	6 inches ³	15 mils ¹	±0.5 inch	SB_STB and SB_STB#	SB_STB and SB_STB# must be the same length.

NOTES:

1. Each strobe pair must be separated from other signals by at least 20 mils.

2. These guidelines apply to board stack-ups with 15% impedance tolerance.

3. 4 inches is the maximum length for flexible systemboards.

4. Solution valid for AGP-only systemboards

7.3.4 AGP Clock Routing

The maximum total AGP clock skew, between the GMCH and the graphics component, is 1 ns for all data transfer modes. This 1 ns includes skew and jitter that originates on the systemboard, addin card, and clock synthesizer. Clock skew must be evaluated not only at a single threshold voltage, but also at all points on a clock edge that falls within in the switching range. The 1 ns skew budget is divided such that the systemboard is allotted 0.9 ns of clock skew. (The systemboard designer must determine how the 0.9 ns is allocated between the board and the synthesizer.)

For the Intel 82801E C-ICH platform's AGP clock routing guidelines, refer to Section 12.3, "Clock Routing Guidelines" on page 151.



7.3.5 AGP Signal Noise Decoupling Guidelines

The following routing guidelines are recommended for an optimal system design. The main focus of these guidelines is to minimize signal integrity problems on the AGP interface of the GMCH. The following guidelines are not intended to replace thorough system validation of products based on the Intel 82801E C-ICH platform:

- A minimum of six 0.01 µF capacitors are required and must be as close as possible to the GMCH. These should be placed within 70 mils of the outer row of balls on the GMCH for VDDQ decoupling. The closer the placement, the better.
- The designer should evenly distribute the placement of decoupling capacitors within the AGP interface signal field.
- It is recommended that the designer use a low-ESL ceramic capacitor (e.g., a 0603 body-type X7R dielectric).
- To add the decoupling capacitors within 70 mils of the GMCH and/or close to the vias, the trace spacing may be reduced as the traces go around each capacitor. The narrowing of the space between traces should be minimal and for as short a distance as possible (1 inch max.).
- In addition to the minimum decoupling capacitors, the designer should place bypass capacitors at vias that transition the AGP signal from one reference signal plane to another. In a typical four-layer PCB design, the signals transition from one side of the board to the other. One extra 0.01 μ F capacitor is required per 10 vias. The capacitor should be placed as close as possible to the center of the via field.

The designer should ensure that the AGP connector is well decoupled, as described in the AGP *Design Guide*, Revision 1.0, Section 1.5.3.3.






Figure 45. AGP Decoupling Capacitor Placement Example

NOTE: This figure is for example purposes only. It does not necessarily represent complete and correct routing for this interface.

7.3.6 AGP Routing Ground Reference

It is strongly recommended that, at a minimum, the following critical signals be referenced to ground from the GMCH to an AGP connector (or to an AGP video controller if implemented as a 'down' solution on an AGP-only systemboard), using a minimum number of vias on each net: AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, SB_STB#, G_GTRY#, G_IRDY#, G_GNT#, and ST[2:0].

In addition to the minimum signal set listed previously, it is strongly recommended that half of all AGP signals be referenced to ground, depending on board layout. In an ideal design, the entire AGP interface signal field would be referenced to ground. This recommendation is not specific to any particular PCB stack-up, but should be applied to all designs using the Intel 82801E C-ICH platform.

7.4 AGP Down Routing Guidelines

The routing guidelines in this section are for AGP down implementations with AGP-compliant devices that are implemented directly on the systemboards, eliminating the need for connectors or add-in cards.



7.4.1 1X AGP Down Option Timing Domain Routing Guidelines

Routing guidelines for an AGP device on the systemboard are very similar to those when the device is implemented with an AGP connector.

- AGP 1X timing domain signals (Table 21) have a maximum trace length of 7.5 inches. This maximum applies to ALL signals listed as 1X timing domain signals in Table 24.
- All AGP 1X timing domain signals can be routed with 5 mil minimum trace separation.
- There are no trace length matching requirements for 1X timing domain signals.

7.4.2 2X/4X AGP Down Timing Domain Routing Guidelines

These trace length guidelines apply to ALL signals listed in Table 21 as 2X/4X timing domain signals. These signals should be routed using 5 mil (60 Ω) traces.


- The maximum AGP 2X/4X signal trace length is 6 inches.
- 1:3 trace width-to-spacing is required for AGP 2X/4X timing domain signal traces.
- AGP 2X/4X signals must be matched with their associated strobe (as outlined in Table 21), within ±0.5 inch.

For example, if a set of strobe signals (e.g., AD_STB0 and AD_STB0#) is 5.3 inches long, the data signals associated with those strobe signals (e.g., AD[15:0] and C/BE[2:0]#) could be 4.8 inches to 5.8 inches long. Another strobe set (e.g., SB_STB and SB_STB#) could be 4.2 inches long, and the data signals associated with those strobe signals (e.g., SBA[7:0]) could be 3.7 inches to 4.7 inches long.

The strobe signals (AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, and SB_STB#) act as clocks on the source-synchronous AGP interface. Therefore, special care must be taken when routing these signals. Because each strobe pair is truly a differential pair, the pair should be routed together (e.g., AD_STB0 and AD_STB0# should be routed next to each other). The two strobes in a strobe pair should be routed on 5 mil traces with at least 15 mils of space (1:3) between them. This pair should be separated from the rest of the AGP signals and all other signals by at least 20 mils (1:4). The strobe pair must be length-matched to less than \pm 0.2 inch (i.e., a strobe and its complement must be the same length, within 0.2 inch).







7.4.3 AGP Routing Guideline Considerations and Summary

This section applies to all AGP signals, as follows:

- The 2X/4X timing domain signals can be routed with 5 mil spacing when breaking out of the GMCH. The routing must widen to the documented requirements, within 0.3 inch of the GMCH package.
- When matching the trace length for the AGP 4X interface, all traces should be matched from the ball of the GMCH to the ball on the AGP compliant device.
- It is not necessary to compensate for the lengths of the AGP signals on the GMCH package.
- Reduce line length mismatch to ensure added margin. Trace length mismatch for all signals within a signal group should be as close to zero as possible to provide timing margin.
- To reduce trace-to-trace coupling (crosstalk), separate the traces as much as possible.
- All signals in a signal group should be routed on the same layer.
- The trace length and trace spacing requirements **must not** be violated by any signal.



Signal	Max. Length	Trace Spacing (5 mil Traces)	Length Mismatch	Relative to	Notes
1X Timing Domain	7.5 inches	5 mils	No requirement	N/A	None
2X/4X Timing Domain Set 1	6 inches	15 mils ¹	±0.5 inch	AD_STB0 and AD_STB0#	AD_STB0, AD_STB0# must be the same length
2X/4X Timing Domain Set 2	6 inches	15 mils ¹	±0.5 inch	AD_STB1 and AD_STB1#	AD_STB1, AD_STB1# must be the same length
2X/4X Timing Domain Set 3	6 inches	15 mils ¹	±0.5 inch	SB_STB and SB_STB#	SB_STB, SB_STB# must be the same length

Table 24. AGP 2.0 Down Routing Summary

NOTE:

1. Each strobe pair must be separated from other signals by at least 20 mils.

7.4.4 AGP Clock Routing

The maximum total AGP clock skew, between the GMCH and the graphics component, is 1 ns for all data transfer modes. This 1 ns includes skew and jitter that originates on the systemboard, and clock synthesizer. Clock skew must be evaluated not only at a single threshold voltage, but at all points on the clock edge that fall within the switching range. For AGP clock routing guidelines for the Intel 82801E C-ICH platform, refer to Section 12.3, "Clock Routing Guidelines" on page 151.

7.4.5 AGP Signal Noise Decoupling Guidelines

The following routing guidelines are recommended for the optimal system design. The main focus of these guidelines is to minimize signal integrity problems on the AGP interface of the GMCH. The following guidelines are not intended to replace thorough system validation for products based on the Intel 82801E C-ICH platform.

- A minimum of six 0.01 μ F capacitors are required and must be as close as possible to the GMCH. These should be placed within 70 mils of the outer row of balls on the GMCH for VDDQ decoupling. The closer the placement, the better.
- The designer should evenly distribute placement of decoupling capacitors in the AGP interface signal field.
- It is recommended that the designer use a low-ESL ceramic capacitor, such as with a 0603 body-type X7R dielectric.
- To add the decoupling capacitors within 70 mils of the GMCH and/or close to the vias, the trace spacing may be reduced as the traces go around each capacitor. The narrowing of space between traces should be minimal and for as short a distance as possible (1 inch max.).
- In addition to the minimum decoupling capacitors, the designer should place bypass capacitors at vias that transition the AGP signal from one reference signal plane to another. On a typical four-layer PCB design, the signals transition from one side of the board to the other. One extra 0.01 μ F capacitor is required per ten vias. The capacitor should be placed as close as possible to the center of the via field.



7.4.6 AGP Routing Ground Reference

It is strongly recommended that at least the following critical signals be referenced to ground from the GMCH to an AGP video controller on an AGP-only systemboard using a minimum number of vias on each net: AD_STB0, AD_STB0#, AD_STB1, AD_STB1#, SB_STB, SB_STB#, G_GTRY#, G_IRDY#, G_GNT#, and ST[2:0].

In addition to this minimum signal set, it is strongly recommended that half of all AGP signals be referenced to ground, depending on the board layout. In an ideal design, the complete AGP interface signal field would be referenced to ground. This recommendation is not specific to any particular PCB stack-up, but should be applied to all Intel 82801E C-ICH platform designs.

7.5 AGP 2.0 Power Delivery Guidelines

7.5.1 VDDQ Generation and TYPEDET#

AGP specifies two separate power planes: VCC and VDDQ. VCC is the core power for the graphics controller. This voltage is **always** 3.3 V. VDDQ is the interface voltage. In AGP 1.0 implementations, VDDQ also was 3.3 V. For the designer developing an AGP 1.0 systemboard, there is no distinction between VCC and VDDQ, since both are tied to the 3.3V power plane on the systemboard.

AGP 2.0 requires that these power planes be separate. In conjunction with the 4X data rate, the AGP 2.0 Interface Specification provides for low-voltage (1.5V) operation. The AGP 2.0 specification implements a TYPEDET# (type detect) signal on the AGP connector that determines the operating voltage of the AGP 2.0 interface (VDDQ). The systemboard must provide either 1.5 V or 3.3 V to the add-in card, depending on the state of the TYPEDET# signal (see Table 25). 1.5 V low-voltage operation applies **only** to the AGP interface (VDDQ). VCC is always 3.3 V.

Note: The systemboard provides 3.3 V to the VCC pins of the AGP connector. If the graphics controller needs a lower voltage, then the add-in card must regulate the 3.3VCC voltage to the controller's requirements. The graphics controller may **only** power AGP I/O buffers with the VDDQ power pins.

The TYPEDET# signal indicates whether the AGP 2.0 interface operates at 1.5 V or 3.3 V. If TYPEDET# is floating (i.e., No Connect) on an AGP add-in card, the interface is 3.3 V. If TYPEDET# is shorted to ground, the interface is 1.5 V.

Table 25. TYPDET#/VDDQ Relationship

TYPEDET# (on Add-in Card)	VDDQ (Supplied by MB)
GND	1.5 V
N/C	3.3 V

As a result of this requirement, the systemboard must provide a flexible voltage regulator or key the slot to preclude add-in cards with voltage requirements incompatible with the systemboard. This regulator must supply the appropriate voltage to the VDDQ pins on the AGP connector. For specific design recommendations, refer to the schematics in Appendix A, "Customer Reference Board". VDDQ generation and AGP VREF generation must be considered together. Before developing VDDQ generation circuitry, refer to Section 7.5.1 and the AGP 2.0 Interface Specification.






Figure 47. AGP VDDQ Generation Example Circuit

Figure 47 demonstrates **one** way to design the VDDQ voltage regulator. This regulator is a linear regulator with an external, low-Rds_{on} FET. The source of the FET is connected to 3.3 V. This regulator converts 3.3 V to 1.5 V or passes 3.3V, depending on the state of TYPEDET#. If a linear regulator is used, it must draw power from 3.3 V (not 5 V) to control thermals. (i.e., 5 V regulated down to 1.5 V with a linear regulator will dissipate approximately 7 W at 2 A.) Because it must draw power from 3.3 V and, in some situations, must simply pass that 3.3 V to VDDQ (when a 3.3 V add-in card is placed in the system), the regulator MUST use a low-Rds_{on} FET.

AGP 1.0 ECR #44 modified VDDQ 3.3_{min} to 3.1 V. When an ATX power supply is used, the 3.3 V_{min} is 3.168. Therefore, 68 mV of drop is allowed across the FET at 2 A. This corresponds to an FET with an Rds_{on} of 34 m Ω .

How does the regulator switch? The feedback resistor divider is set to 1.5 V. When a 1.5 V card is placed in the system, the transistor is off and the regulator regulates to 1.5 V. When a 3.3 V card is placed in the system, the transistor is on, and the feedback will be pulled to ground. When this happens, the regulator will drive the gate of the FET to nearly 12 V. This will turn on the FET and pass $3.3V - 2 A * Rds_{on}$ to VDDQ.

7.5.2 VREF Generation for AGP 2.0 (2X and 4X)

VREF generation for AGP 2.0 is different, depending on the AGP card type used. The 3.3 V AGP cards generate VREF locally. That is, they have a resistor divider on the card that divides VDDQ down to VREF (see Figure 48). To account for potential differences between VDDQ and GND at the GMCH and graphics controller, 1.5 V cards use source-generated VREF. That is, the VREF signal is generated at the graphics controller and sent to the GMCH, and another VREF is generated at the GMCH and sent to the graphics controller (see Figure 48).

intel®

Both the graphics controller and the GMCH must generate VREF and distribute it through the connector (1.5 V add-in cards only). The following two pins defined on the AGP 2.0 universal connector allow this VREF passing:


- VREFGC -- VREF from the graphics controller to the chipset
- VREFCG -- VREF from the chipset to the graphics controller

To preserve the common-mode relationship between the VREF and data signals, the routing of the two VREF signals must be matched in length to the strobe lines, within 0.5 inch on the systemboard and within 0.25 inch on the add-in card.

The voltage divider networks consist of AC and DC elements, as shown in Figure 48.

The VREF divider network should be placed as close as practical to the AGP interface, to get the benefit of the common-mode power supply effects. However, the trace spacing around the VREF signals must be a minimum of 25 mils to reduce crosstalk and maintain signal integrity.

During 3.3 V AGP 2.0 operation, VREF must be 0.4 VDDQ. However, during 1.5 V AGP 2.0 operation, VREF must be 0.5 VDDQ. This requires a flexible voltage divider for VREF. Various methods of accomplishing this exist, and one such example is shown in Figure 48.





The flexible VREF divider shown in Figure 48 uses a FET switch to switch between the locally generated VREF (for 3.3 V add-in cards) and the source-generated VREF (for 1.5 V add-in cards).

Use of the source-generated VREF at the receiver is optional and is a product implementation issue beyond the scope of this document.



7.6 Additional AGP Design Guidelines

7.6.1 Compensation

The GMCH AGP interface supports resistive buffer compensation (RCOMP). Tie the GRCOMP pin to a 40 Ω , 2% (or 39 Ω , 1%) pull-down resistor (to ground) through a 10 mil-wide, very short (<0.5 inch) trace.

7.6.2 AGP Pull-ups

AGP control signals require pull-up resistors to VDDQ on the systemboard, to ensure that they contain stable values when no agent is actively driving the bus. The pull-up/pull-down resistor value requirements are Rmin = 4 k Ω and Rmax = 16 k Ω . The recommended AGP pull-up/pull-down resistor value is 8.2 k Ω .

1X Timing Domain Signals Requiring Pull-up Resistors

The following bullets list the 1X timing domain signals that require pull-up resistors.

- FRAME# PERR#
- TRDY# RBF#
- IRDY# PIPE#
- DEVSEL# REQ#
- STOP# WBF#
- SERR# GNT#
- ST[2:0]
- *Note:* It is critical that these signals be pulled up to VDDQ, not 3.3 V.
 - The trace stub to the pull-up resistor on 1X timing domain signals should be kept shorter than 0.5 inch to avoid signal reflections from the stub.
- *Note:* INTA# and INTB# should be pulled to 3.3 V, not VDDQ.

2X/4X Timing Domain Signals Requiring Pull-Up/Pull-Down Resistors

The following bullets list the 2X/4X timing domain signals that require pull-up/pull-down resistors. The strobe signals require pull-up/pull-downs on the systemboard to ensure that they are at a stable level when no agent is driving the bus.

- AD_STB[1:0] -- Pull up to VDDQ
- SB_STB -- Pull up to VDDQ
- AD_STB[1:0]# -- Pull down to ground
- SB_STB# -- Pull down to ground



The trace stub to the pull-up/pull-down resistor on 2X/4X timing domain signals should be kept shorter than 0.1 inch to avoid signal reflections from the stub.

7.6.2.1 AGP Signal Voltage Tolerance List

The following signals on the AGP interface are 3.3 V tolerant during 1.5 V operation:

- PME#
- INTA#
- INTB#
- GPERR#
- GSERR#
- CLK
- RST

The following signals on the AGP interface are 5 V tolerant (see USB specification):

- USB+
- USB-
- OVRCNT#

The following signal is a special AGP signal. It is either grounded or left as a no connect on an AGP card.

- TYPEDET#
- *Note:* All other signals on the AGP interface are in the VDDQ group. They are not 3.3 V tolerant during 1.5 V AGP operation.

7.7 Systemboard / Add-in Card Interoperability

There are three AGP connectors: 3.3 V AGP connector, 1.5 V AGP connector, and Universal AGP connector. To maximize add-in flexibility, it is highly advisable to implement the universal connector in systems based on the Intel 82801E platform. All add-in cards are either 3.3 V or 1.5 V cards. The 4X transfers at 3.3 V are not allowed due to timings.

Table 26. Connector/Add-in Card Interoperability

Card	1.5 V Connector	3.3 V Connector	Universal Connector
1.5 V card	Yes	No	Yes
3.3 V card	No	Yes	Yes

Table 27. Voltage/Data Rate Interoperability

	Voltage	1X	2X	4X
Γ	1.5 V VDDQ	Yes	Yes	Yes
	3.3 V VDDQ	Yes	Yes	No

7.8 AGP / Display Cache Shared Interface

As described earlier, the AGP and display cache interfaces of the Intel 82801E C-ICH platform are multiplexed or shared. In other words, the same component pins (balls) are used for both interfaces, although only one interface can be supported at any given time. As a result, almost all display cache interface signals are mapped onto the new AGP interface. The Intel 82801E platform can be configured in either AGP mode or graphics mode. In the AGP mode, the interface supports a full AGP 4X interface. In the graphics mode, the interface becomes a display cache interface similar to the Intel[®] 810E chipset. Note, however, that in the graphics mode, the display cache is optional. There do not have to be any SDRAM devices connected to the interface. The only dedicated display cache signals are OCLK and RCLK, which need not connect directly to the SDRAM devices. These are not mapped onto existing AGP signals.

7.8.1 GPA Card Considerations

To support the fullest flexibility, the display cache exists on an add-in card (Graphics Performance Accelerator, or GPA) that complies with the AGP connector form factor. If the systemboard designer follows the flexible routing guidelines for the AGP interface detailed in previous sections, the customer can choose to populate the AGP slot in a system based on the Intel 82801E C-ICH with either an AGP graphics card, with a GPA card to enable the highest-possible internal graphics performance, or with nothing to get the lowest-cost internal graphics solution. Some of the GPA/ Intel 82801E C-ICH platform interfacing implications are listed below. For a complete description of the GPA card design, refer to the *Graphics Performance Accelerator Card Specification* available from Intel.

- A strap is required to determine which frequency to select for display cache operation. This is the L_FSEL pin of the GMCH. The GPA card will pull this signal up or down as appropriate to communicate to the Intel 82801E C-ICH platform the appropriate operating frequency. The Intel 82801E C-ICH platform will sample this pin on the deasserting edge of reset.
- Since current SDRAM technology is always 3.3 V rather than the 1.5 V option also supported by AGP, the GPA card should set the TYPEDET# signal correctly to indicate that it requires a 3.3 V power supply. Furthermore, the GPA card should have only the 3.3 V key and not the 1.5V key, thereby preventing it from being inserted into a 1.5 V-only connector.
- The pad buffers on the chip will be the normal AGP buffers and will work for both interfaces.



• In internal graphics mode, the AGPREF signal, which is required for the AGP mode, should remain functional as a reference voltage for sampling 3.3 V LMD inputs. The voltage level on AGPREF should remain exactly the same as in the AGP mode, as opposed to the VCC/2 used for previous products.

7.8.1.1 AGP and GPA Mechanical Considerations

The GPA card will be designed with a notch on the PCB to go around the AGP universal retention mechanism. To guarantee that the GPA card will meet all shock and vibration requirements of the system, the AGP universal retention mechanism will be required on all AGP sockets that are to support a GPA card.


7.8.2 Display Cache Clocking

The display cache is clocked source-synchronously from a clock generated by the GMCH. The display cache clocking scheme uses three clock signals.

- LTCLK clocks the SDRAM devices, is muxed with an AGP signal, and should be routed according to the flexible AGP guidelines.
- LOCLK and LRCLK clock the input buffers of the universal platform. LOCLK is an output of the GMCH and is a buffered copy of LTCLK. LOCLK should be connected to LRCLK at the GMCH, with a length of PCB trace to create the appropriate clock skew relationship between the clock input (LRCLK) and the SDRAM capacitor clock input(s).

The guidelines are illustrated in Figure 49.

Figure 49. Display Cache Input Clocking



The capacitor should be placed as close as possible to the GMCH LRCLK pin. To minimize skew variation, Intel recommends a 1% series termination resistor and a 5% NPO capacitor, to stabilize the value across temperatures. In addition to the 15 Ω , 1% resistor and the 15 pF, 5% NPO capacitor. The following combination also can be used: 10 Ω , 1% and 22 pF, 5% NPO.



7.9 Designs That Do Not Use the AGP Port

Intel 82801E C-ICH platform designs that do not use the AGP port should terminate the AGP pins of the GMCH. Except for the GPAR pin which requires a 100 k Ω pull down resistor to ground, the pull-up or pull-down resistor value should be 8.2 k Ω . Any external graphics implementation not using the AGP port should terminate the GMCH AGP control and strobe signals as recommended in Section 14.3.2.

Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide

intel®

Integrated Graphics Display Output 8

8.1 Analog RGB/CRT

8.1.1 RAMDAC/Display Interface

Figure 51 shows the interface of the RAMDAC analog current outputs with the display. Each DAC output is doubly terminated with a 75 Ω resistance. One 75 Ω resistance is from the DAC output to the board ground and the other termination resistance exists within the display. The equivalent DC resistance at the output of each DAC output is 37.5 Ω . The output current of each DAC flows into this equivalent resistive load to produce a video voltage without the need for external buffering. There is also an LC pi-filter that is used to reduce high-frequency glitches and noise and to reduce EMI. To maximize performance, the filter impedance, cable impedance, and load impedance should be the same. The LC pi-filter consists of two 3.3 pF capacitors and a ferrite bead with a 75 Ω impedance at 100 MHz. The LC pi-filter is designed to filter glitches produced by the RAMDAC while maintaining adequate edge rates to support high-end display resolutions.







Figure 50. Schematic of RAMDAC Video Interface



In addition to the termination resistance and LC pi-filter, there are protection diodes connected to the RAMDAC outputs to help prevent latch-up. The protection diodes must be connected to the same power supply rails as the RAMDAC. An LC filter is recommended for connecting the segmented analog 1.85 V power plane of the RAMDAC to the 1.85 V board power plane. The LC filter should be designed for a cut-off frequency of 100 KHz.

8.1.2 Reference Resistor (Rset) Calculation

The full-swing video output is designed to be 0.7 V, according to the VESA video standard. With an equivalent DC resistance of 37.5 Ω (two 75 Ω resistors in parallel; one 75 Ω termination on the board and one 75 Ω termination within the display), the full-scale output current of a RAMDAC channel is 0.7/37.5 Ω = 18.67 mA. Since the RAMDAC is an 8-bit current-steering DAC, this full-scale current is equivalent 255 I, where I is a unit current. Therefore, the unit current or LSB current of the DAC signals equals 73.2 μ A. The reference circuitry generates a voltage across this R_{set} resistor equal to the bandgap voltage divided by three (i.e., 407.6 mV). The RAMDAC reference current generation circuitry is designed to generate a 32-I reference current using the reference current setting resistor, R_{set}, is calculated from the following equation:

 R_{set} = VREF / 32*I = 0.4076 V / 32 * 73.2 $\mu\mathsf{A}$ = 174 Ω

8.1.3 RAMDAC Board Design Guidelines

Figure 51 shows a general cross section of a typical four-layer board. The recommended RAMDAC routing for a four-layer board is such that the red, green, and blue video outputs are routed on the top (bottom) layer over (under) a solid ground plane to maximize the noise rejection characteristics of the video outputs. It is essential to prevent toggling signals from being routed next to the video output signals to the VGA connector. A 20 mil spacing between any video route and any other route is recommended.




Figure 51. Cross-Sectional View of a Four-Layer Board

Matching of the video routes (i.e., red, green, blue) from the RAMDAC to the VGA connector is also essential. The routing for these signals should be as similar as possible (i.e., same routing layer(s), same number of vias, same routing length, same bends, and jogs).

Figure 52 shows the recommended RAMDAC component placement and routing. The termination resistance can be placed anywhere along the video route from the RAMDAC output to the VGA connector, as long as the trace impedances are designed as indicated in Figure 52. It is advisable to place the pi-filters in close proximity with the VGA connector, to maximize the EMI filtering



effectiveness. The LC filter components for the RAMDAC/PLL power plane, the decoupling capacitors, the latch-up protection diodes, and the reference resistor should be placed in close proximity with the respective pins. Figure 53 shows the recommended reference resistor placement and the ground connections.




Figure 52. Recommended RAMDAC Component Placement and Routing

NOTE: Diodes D₁, D₂ are clamping diodes with low leakage and low capacitive loading. An example is: California Micro Devices PAC DN006 (6 channel ESD protection array).






Figure 53. Recommended RAMDAC Reference Resistor Placement and Connections

8.1.4 RAMDAC Layout Recommendations

- The primary concern with regard to the RGB signal length is that the RGB routes are matched and routed with the correct impedance. The impedance should be 37.5 Ω , single-ended trace to the 75 Ω , termination resistor. Routing from the 75 Ω resistor to the video PI-filter and to the VGA connector should be 75 Ω impedance.
- The trace width for the RGB signal should be selected for a 37.5 Ω impedance (single-ended route) to the 75 Ω termination resistor. The 75 Ω termination resistor should be placed near the VGA connector.
- The spacing for each DAC channel routing (i.e., between red & green, green & blue outputs) should be a minimum of 20 mils.
- The space between the RGB signal route and other routes should be a minimum of 20 mils for each DAC route.
- All RGB signals should be referenced to ground.
- The trace width for the HSYNC and VSYNC signal routes should be selected for an approximately 40 Ω impedance.
- The spacing between the HSYNC /VSYNC signal routes should be at least 10 mils, preferably 20 mils.
- The space between HSYNC/VSYNC signal routes and others routes should be at least 10 mils, preferably 20 mils.
- Route the HSYNC and VSYNC over the ground plane, if possible. The HSYNC and VSYNC signals should not route over or near any clock signals or any other high switching routing.

Integrated Graphics Display Output



8.1.5 HSYNC/VSYNC Output Guidelines

The Hsync and Vsync output of the GMCH may exhibit up to 1.26 V P-P noise when driven high under high traffic system memory conditions. To minimize this, the following is required.

- Add External Buffers to Hsync and Vsync.
 - Examples include: Series 10 Ω resistor with a 74LVC08

8.2 Digital Video Out

The Digital Video Out (DVO) port is a scalable, low-voltage interface that ranges from 1.1 V to 1.8 V. This DVO port interfaces with a discrete TV encoder to enable platform support for TV-Out, with a discrete TMDS transmitter to enable platform support for DVI-compliant digital displays, or with an integrated TV encoder and TMDS transmitter.

The GMCH DVO port controls the video front-end devices via an I^2C interface, by means of the LTVDA and LTVCK pins. I^2C is a two-wire communications bus/protocol. The protocol and bus are used to collect EDID (extended display identification) from a digital display panel and to detect and configure registers in the TV encoder or TMDS transmitter chips.

8.2.1 DVO Interface Routing Guidelines

Route data signals (LTVDATA[11:0]) with a trace width of 5 mils and a trace spacing of 20 mils. These signals can be routed with a trace width of 5 mils and a trace spacing of 15 mils for navigation around components or mounting holes. To break out of the GMCH, the DVO data signals can be routed with a trace width of 5 mils and a trace spacing of 5 mils. The signals should be separated to a trace width of 5 mils and a trace spacing of 20 mils, within 0.3 inch of the GMCH component. The maximum trace length for the DVO data signals is 7 inches. These signals should each be matched within ± 0.1 inch of the LTVCLKOUT[1] and LTVCLKOUT[0] signals.

Route the LTVCLKOUT[1:0] signals 5 mils wide and 20 mils apart. This signal pair should be a minimum of 20 mils from any adjacent signals. The maximum length for LTVCLKOUT[1:0] is 7 inches and the two signals should be the same length.

8.2.2 DVO I²C Interface Considerations

LTVDA and LTVCK should be connected to the TMDS transmitter, TV encoder or integrated TMDS transmitter/TV encoder device, as required by the specifications for those devices. LTVDA and LTVCK also should be connected to the DVI connector as specified by the DVI specification. Pull-up resistors of 4.7 k Ω (or pull-ups with the appropriate value derived from simulation) are required on both LTVDA and LTVCK.

8.2.3 Leaving the DVO Port Unconnected

If the systemboard does not implement any of the possible video devices with the Intel 82801E C-ICH universal platform's DVO port, the following are recommended on the systemboard:

 Pull up LTVDA and LTVCK with 4.7 kΩ resistors at the GMCH. This will prevent the GMCH's DVO controller from confusing noise on these lines with false I²C cycles.



• Route LTVDATA[11:0] and LTVCLKOUT[1:0] out of the BGA to test points for use by automated test equipment (if required). These signals are part of one of the GMCH XOR chains.



Hub Interface


The GMCH ball assignment and C-ICH ball assignment have been optimized to simplify hub interface routing. It is recommended that the hub interface signals be routed directly from the GMCH to the C-ICH on the top signal layer. Refer to Figure 54.

The hub interface is divided into two signal groups: data signals and strobe signals.

- Data signals:
 - HL[10:0]
- Strobe signals:
 - HL_STB
 - HL_STB#
- *Note:* HL_STB/HL_STB# is a differential strobe pair.

No pull-ups or pull-downs are required on the hub interface. HL11 on the C-ICH should be brought out to a test point for NAND Tree testing. Each signal should be routed such that it meets the guidelines documented for its signal group.

Figure 54. Hub Interface Signal Routing Example



9.1 Data Signals

Hub interface data signals should be routed with a trace width of 5 mils and a trace spacing of 20 mils. These signals can be routed with a trace width of 5 mils and a trace spacing of 15 mils for navigation around components or mounting holes. To break out of the GMCH and the C-ICH, the



hub interface data signals can be routed with a trace width of 5 mils and a trace spacing of 5 mils. The signals should be separated to a trace width of 5 mils and a trace spacing of 20 mils, within 0.3 inch of the GMCH/C-ICH components.

The maximum trace length for the hub interface data signals is 8 inches. These signals should each be matched within ± 0.1 inch of the HL_STB and HL_STB# signals.

9.1.1 Strobe Signals

Due to their differential nature, the hub interface strobe signals should be 5 mils wide and routed 20 mils apart. This strobe pair should be a minimum of 20 mils from any adjacent signals. The maximum length for the strobe signals is 8 inches, and the two strobes should be the same length. Additionally, the trace length for each data signal should be matched to the trace length of the strobes, within ± 0.1 inch.

9.1.2 HREF Generation/Distribution

HREF, the hub interface reference voltage, is $0.5 * 1.85 \text{ V} = 0.92 \text{ V} \pm 2\%$. It can be generated using a single HREF divider or locally generated dividers (as shown Figure 55 and Figure 56). The resistors should be equal in value and rated at 1% tolerance, to maintain 2% tolerance on 0.92 V. The values of these resistors must be chosen to ensure that the reference voltage tolerance is maintained over the entire input leakage specification. The recommended range for the resistor value is from a minimum of 100 Ω to a maximum of 1 k Ω (300 Ω shown in example).

The single HREF divider should not be located more than 4 inches away from either GMCH or C-ICH. If the single HREF divider is located more than 4 inches away, then the locally generated hub interface reference dividers should be used instead. When using the locally generated reference dividers, the trace length from the divider circuit to the HREF pin of C-ICH should be no more than 3.5 inches.

The reference voltage generated by a single HREF divider should be bypassed to ground at each component with a 0.01 μ F capacitor located close to the component HREF pin. If the reference voltage is generated locally, the bypass capacitor must be close to the component HREF pin.

9.1.3 Compensation

Independent hub interface compensation resistors are used by the GMCH and C-ICH to adjust buffer characteristics to specific board characteristics. Refer to the *Intel*[®] 815 Chipset Family: 82815 Graphics and Memory Controller Hub (GMCH) for use with the Universal Socket 370 Datasheet and the Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Datasheet for details on compensation. The resistive Compensation (RCOMP) guidelines are as follows:

RCOMP: Tie the HLCOMP pin of each component to a 40 Ω , 1% or 2% pull-up resistor (to 1.8 V) via a 10 mil-wide, 0.5 inch trace (targeted at a nominal trace impedance of 40 Ω). The GMCH and C-ICH each require its own RCOMP resistor.



Figure 55. Single Hub Interface Reference Divider Circuit





Figure 56. Locally Generated Hub Interface Reference Dividers



Communications I/O Controller Hub (C-ICH)

10.1 Decoupling

The C-ICH is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this type of situation, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the amount of decoupling capacitors specified in Table 28 to ensure that the component maintains stable supply voltages. The capacitors should be placed as close as possible to the package, without exceeding 400 mils (200 mils nominal).

Routing space around the C-ICH is tight. A few decoupling caps may be placed more than 300 mils Note: away from the package. System designers should simulate the board to ensure that the correct amount decoupling is implemented. Intel recommends that the designer include pads for extra power plane decoupling capacitors for prototype board designs.

Table 28. Decoupling Capacitor Recommendatio
--

Power Plane/Pins	Decoupling Capacitors	Capacitor Value
3.3 V	7	0.1 μF
Processor interface (1.3 ~ 2.5 V)	1	0.1 μF
1.85 V	3	0.1 μF
5 V reference	2	0.1 μF

1.85 V/3.3 V Power Sequencing 10.2

The C-ICH has a 1.85 V supply and a 3.3 V supply. These are assumed to power up and power down together. The difference between the two supplies must never be greater than 2.0 V. The 1.85 V supply may come up before the 3.3 V supply without violating this rule (though this is generally not practical in a desktop environment, since the 1.85 V supply is typically derived from the 3.3 V supply by means of a linear regulator).


One serious consequence of violation of the 2 V Rule is electrical overstress of oxide layers, resulting in component damage.

The majority of the C-ICH I/O buffers are driven by the 3.3 V supplies, but are controlled by logic that is powered by the 1.85 V supplies. Thus, another consequence of faulty power sequencing arises if the 3.3 V supply comes up first. In this case the I/O buffers will be in an undefined state until the 1.85 V logic is powered up. Some signals that are defined as 'input-only' actually have output buffers that are normally disabled, and the C-ICH may unexpectedly drive these signals if the 3.3 V supply is active while the 1.85 V supply is not.



Figure 57 shows an example power-on sequencing circuit that ensures the 2 V Rule is obeyed. This circuit uses a NPN (Q2) and PNP (Q1) transistor to ensure the 1.85 V supply tracks the 3.3 V supply. The NPN transistor controls the current through PNP from the 3.3 V supply into the 1.85 V power plane by varying the voltage at the base of the PNP transistor. By connecting the emitter of the NPN transistor to the 1.85 V plane, current will not flow from the 3.3 V supply into 1.85 V plane when the 1.85 V plane reaches 1.85 V.





When analyzing systems that may be 'marginally compliant' to the 2V Rule, pay close attention to the behavior of the C-ICH's RSMRST# and PWROK signals, since these signals control internal isolation logic between the various power planes:

- RSMRST# controls isolation between the RTC well and the resume wells.
- · PWROK controls isolation between the Resume wells and main wells

If one of these signals goes high while one of its associated power planes is active and the other is not, a leakage path will exist between the active and inactive power wells. This could result in high, possibly damaging, internal currents.

10.3 Power Sequencing on Wake Events

Note: The C-ICH chipset does not support any power management feature.

For systems providing functionality with future 0.13 micron socket 370 processors, special handling of wake events is required. When a wake event is triggered, the GMCH and the Intel CK-815 must not sample BSEL[1:0] until the signal VTTPWRGD is asserted. This is handled by setting up the following sequence of events:

- 1. Power is not connected to the Intel CK-815-compliant clock driver until schematic signal VTTPWRGD12 is asserted.
- 2. Clocks to the C-ICH stabilize before the power supply asserts PWROK to the C-ICH. There is no guarantee this will occur as the implementation for the previous step relies on the 12 V supply. Thus, it is necessary to gate PWROK to the C-ICH from the power supply while the

Intel CK-815 is given sufficient time for the clocks to become stable. The amount of time required is a minimum 20 ms.

- 3. C-ICH takes the GMCH out of reset.
- 4. GMCH samples BSEL[1:0]. (Intel CK-815 will have sampled BSEL[1:0] much earlier.)

Refer to Section 4.3 for full implementation details.

This chapter provides guidelines for connecting and routing the IDE, USB, IO-APIC, SMBus, PCI, LPC/FWH, and RTC subsystems.

11.1 IDE Interface

This section contains guidelines for connecting and routing the C-ICH IDE interface. The C-ICH has two independent IDE channels. This section provides guidelines for IDE connector cabling and systemboard design, including component and resistor placement and signal termination for both IDE channels. The C-ICH has integrated the series resistors that typically have been required on the IDE data signals (PDD[15:0] and SDD[15:0]) running to the two ATA connectors. Intel does not anticipate requiring additional series termination, but OEMs should verify the systemboard signal integrity via simulation. Additional external 0 Ω resistors can be incorporated into the design to address possible noise issues on the systemboard. The additional resistor layout increases flexibility by providing future stuffing options.

The IDE interface can be routed with 5 mil traces on 7 mil spaces and must be less than 8 inches long (from C-ICH to IDE connector). Additionally, the shortest IDE signal (on a given IDE channel) must be less than 0.5 inch shorter than the longest IDE signal (on that channel).

11.1.1 Cabling

- Length of cable: Each IDE cable must be equal to or less than 18 inches.
- Capacitance: Less than 30 pF
- **Placement:** A maximum of 6 inches between drive connectors on the cable. If a single drive is placed on the cable it should be placed at the end of the cable. If a second drive is placed on the same cable it should be placed on the connector next closest to the end of the cable (6 inches away from the end of the cable).
- **Grounding:** Provide a direct, low-impedance chassis path between the systemboard ground and hard disk drives.
- C-ICH Placement: The C-ICH must be placed at most 8 inches from the ATA connector(s).

11.2 Cable Detection for Ultra ATA/66 and Ultra ATA/100

The C-ICH IDE controller supports PIO, multiword (8237-style) DMA, and Ultra DMA modes 0 through 5. The C-ICH must determine the type of cable present, to configure itself for the fastest possible transfer mode that the hardware can support.

An 80-conductor IDE cable is required for Ultra ATA/66 and Ultra ATA/100. This cable uses the same 40-pin connector as the old 40-pin IDE cable. The wires in the cable alternate: ground, signal, ground, signal' etc. All ground wires are tied together on the cable (and they are tied to the ground



on the systemboard through the ground pins in the 40-pin connector). This cable conforms to the Small Form Factor Specification SFF-8049, which is obtainable from the Small Form Factor Committee.

To determine whether the ATA/66 or ATA/100 mode can be enabled, the C-ICH requires that the system software attempt to determine the type of cable used in the system. If the system software detects an 80-conductor cable, it may use any Ultra DMA mode up to the highest transfer mode supported by both the chipset and the IDE device. If a 40-conductor cable is detected, the system software must not enable modes faster than Ultra DMA Mode 2 (Ultra ATA/33).

Intel recommends that cable detection be performed using a combination host-side/device-side detection mechanism. Note that host-side detection cannot be implemented on an NLX form factor system, since this configuration does not define interconnect pins for the PDIAG#/CBLID# from the riser (containing the ATA connectors) to the systemboard. These systems must rely on the device-side detection mechanism only.

11.2.1 Combination Host-Side/Device-Side Cable Detection

Host-side detection (described in the ATA/ATAPI-4 Standard, Section 5.2.11) requires the use of two GPI pins (one for each IDE channel). The proper way to connect the PDIAG#/CBLID# signal of the IDE connector to the host is shown in Figure 58. All IDE devices have a 10 k Ω pull-up resistor to 5 V on this signal. Not all GPI and GPIO pins on the C-ICH are 5 V tolerant. If non 5 V tolerant inputs are used, a resistor divider is required to prevent 5 V on the C-ICH or FWH pins. The proper value of the divider resistor is 10 k Ω (as shown in Figure 58).




Figure 58. Combination Host-Side / Device-Side IDE Cable Detection

This mechanism allows BIOS, after diagnostics, to sample PDIAG#/CBLID#. If the signal is high, then there is 40-conductor cable in the system and ATA modes 3, 4 and 5 must not be enabled.



If PDIAG#/CBLID# is detected low, then there may be an 80-conductor cable in the system or there may be a 40-conductor cable and a legacy slave device (device 1) that does not release the PDIAG#/CBLID# signal as required by the ATA/ATAPI-4 standard. In this case, BIOS should check the **Identify Device** information in a connected device that supports Ultra DMA modes higher than 2. If ID Word 93, bit 13, is set to 1, then an 80-conductor cable is present. If this bit is set to 0, then a legacy slave (device 1) is preventing proper cable detection, so BIOS should configure the system as though a 40-conductor cable were present and then notify the user of the problem.

11.2.2 Device-Side Cable Detection

For platforms that must implement device-side detection only (e.g., NLX platforms), a 0.047 μ F capacitor is required on the systemboard as shown in Figure 59. This capacitor **should not be populated** when implementing the recommended combination host-side/device-side cable detection mechanism described previously.




Figure 59. Device-Side IDE Cable Detection

This mechanism creates a resistor-capacitor (RC) time constant. The ATA mode 3, 4 or 5 drive will drive PDIAG#/CBLID# Low and then release it (pulled up through a 10 k Ω resistor). The drive will sample the signal after releasing it. In an 80-conductor cable, PDIAG#/CBLID# is not connected through to the host, so the capacitor has no effect. In a 40-conductor cable, the signal is connected to the host, so the signal will rise more slowly as the capacitor charges. The drive can detect the difference in rise times and will report the cable type to the BIOS when it sends the IDENTIFY_DEVICE packet during system boot, as described in the ATA/66 specification.



11.2.3 Primary IDE Connector Requirements




Figure 60. Connection Requirements for Primary IDE Connector

NOTES:

- 1. 22 Ω to 47 Ω series resistors are required on RESET#. The correct value should be determined for each unique systemboard design, based on signal quality.
- 2. An 8.2 k Ω to 10 k Ω pull-up resistor is required on IRQ14 and IRQ15 to VCC3.
- 3. A 4.7 k Ω pull-up resistor to VCC3 is required on PIORDY and SIORDY.
- 4. Series resistors can be placed on the control and data lines to improve signal quality. The resistors are placed as close as possible to the connector. Values are determined for each unique systemboard design.
- The 10 kΩ resistor to ground on the PDIAG#/CBLID# signal is now required on the primary connector. This change is to prevent the GPI pin from floating if a device is not present on the IDE interface.

11.2.4 Secondary IDE Connector Requirements




Figure 61. Connection Requirements for Secondary IDE Connector

NOTES:

- 1. 22 Ω to 47 Ω series resistors are required on RESET#. The correct value should be determined for each unique systemboard design, based on signal quality.
- 2. An 8.2 k Ω to 10 k Ω pull-up resistor is required on IRQ14 and IRQ15 to VCC3.
- 3. A 4.7 k Ω pull-up resistor to VCC3 is required on PIORDY and SIORDY
- 4. Series resistors can be placed on the control and data lines to improve signal quality. The resistors are
- placed as close as possible to the connector. Values are determined for each unique systemboard design. 5. The 10 kΩ resistor to ground on the PDIAG#/CBLID# signal is now required on the Primary Connector. This change is to prevent the GPI pin from floating if a device is not present on the IDE interface.

11.3 USB

11.3.1 Using Native USB Interface

The general guidelines for the USB interface are as follows:

• Unused USB ports should be terminated with 15 k Ω pull-down resistors on both P+/P- data lines.



- 15 Ω series resistors should be placed as close as possible to the C-ICH (<1 inch). These series resistors are required for source termination of the reflected signal.
- An optional 47 pF cap may be placed as close to the USB connector as possible on the USB data lines (P0+/-, P1+/-). This cap can be used for signal quality (rise/fall time) and to help minimize EMI radiation.
- 15 kΩ±5% pull-down resistors should be placed on the USB side of the series resistors on the USB data lines (P0±, P1±), and they are REQUIRED for signal termination by the USB specification. The stub should be as short as possible.
- The trace impedance for the P0±, P1± signals should be 45 Ω (to ground) for each USB signal P+ or P-. When the stack-up recommended in Section 2.1 is used, the USB requires 9-mil traces. The impedance is 90 Ω between the differential signal pairs P+ and P-, to match the 90 Ω USB twisted-pair cable impedance. Note that the twisted-pair's characteristic impedance of 90 Ω is the series impedance of both wires, resulting in an individual wire presenting a 45 Ω impedance. The trace impedance can be controlled by carefully selecting the trace width, trace distance from power or ground planes, and physical proximity of nearby traces.
- USB data lines must be routed as critical signals. The P+/P- signal pair must be routed together, parallel to each other on the same layer, and not parallel with other non-USB signal traces to minimize crosstalk. Doubling the space from the P+/P- signal pair to adjacent signal traces will help to prevent crosstalk. Do not worry about crosstalk between the two P+/P- signal traces. The P+/P- signal traces must also be the same length. This will minimize the effect of common mode current on EMI. The difference in trace length between the P+/P- signals should not be greater than 150 mils. Lastly, do not route over plane splits.
- Maintain a minimum 20 mil spacing between USB signal pair and other traces on the PCB. This helps to prevent crosstalk. If possible, keep clock and PCI traces at least 50 mils from the USB differential pairs.

Figure 62 illustrates the recommended USB schematic.




Figure 62. USB Data Signals

The recommended USB trace characteristics are:

- Impedance 'Z0' = 45.4Ω
- Line Delay = 160.2 ps
- Capacitance = 3.5 pF
- Inductance = 7.3 nH
- Res @ 20° C = 53.9 m Ω

11.3.2 Disabling the Native USB Interface of C-ICH

The C-ICH native USB interface can be disabled. This can be done when an external PCI based USB controller is being implemented in the platform. To disable the native USB Interface, ensure the differential pairs are pulled down through 15 k Ω resistors, ensure the OC[1:0]# signals are deasserted by pulling them up weakly to VCC3, and that both function 2 & 4 are disabled via the D31:F0;FUNC_DIS register. Ensure that the 48 MHz USB clock is connected to the C-ICH and is kept running. This clock must be maintained even though the internal USB functions are disabled.

11.4 IOAPIC Design Recommendation

Systems not using the IOAPIC should comply with the following recommendations:

- On the C-ICH:
 - Tie PICCLK directly to ground.
 - Tie PICD0, PICD1 to ground through a 10 k Ω resistor.
- On the processor:
 - PICCLK requires special implementation for universal systemboard designs. See Section 4.2.9.
 - Tie PICD0 to 2.5 V through 10 $k\Omega$ resistors.
 - Tie PICD1 to 2.5 V through 10 k Ω resistors.

11.4.1 **PIRQ Routing Example**

PCI interrupt request signals E-H are new to the C-ICH. These signals have been added to lower the latency caused by having multiple devices on one Interrupt line. With these new signals, each PCI slot can have an individual PCI interrupt request line (assuming that the system has four PCI slots). Table 29 shows how the C-ICH uses the PCI IRQ when the IOAPIC is active.

Table 29. IOAPIC Interrupt Inputs 16 thru 23 Usage (Sheet 1 of 2)


No	IOAPIC INTIN PIN	Function in C-ICH using the PCI IRQ in IOAPIC
1	IOAPIC INTIN PIN 16 (PIRQA)	
2	IOAPIC INTIN PIN 17 (PIRQB)	Modem and SMBUS
3	IOAPIC INTIN PIN 18 (PIRQC)	
4	IOAPIC INTIN PIN 19 (PIRQD)	USB Controller



No	IOAPIC INTIN PIN	Function in C-ICH using the PCI IRQ in IOAPIC
5	IOAPIC INTIN PIN 20 (PIRQE)	Internal LAN0 Device
6	IOAPIC INTIN PIN 21 (PIRQF)	Internal LAN1 Device
7	IOAPIC INTIN PIN 22 (PIRQG)	
8	IOAPIC INTIN PIN 23 (PIRQH)	

Interrupts B, D, E and F service devices internal to the C-ICH. Interrupts A, C, G, and H are unused and can be used by PCI slots. Figure 63 shows an example of IRQ line routing to the PCI slots.

Figure 63. Example PIRQ Routing



The PCI IRQ Routing shown in Figure 63 allows the C-ICH internal functions to have a dedicated IRQ (assuming add-in cards are single function devices and use INTA). If a P2P bridge card or a multifunction device uses more than one INTn# pin on the C-ICH PCI Bus, the C-ICH internal functions will start sharing IRQs. It is up to the board designer to route these signals in a way that will prove the most efficient for their particular system. A PCI slot can be routed to share interrupts with any of the C-ICH's internal device/functions.

11.5 SMBus/SMLink Interface

The SMBus interface on the C-ICH is the same as that on the ICH. It uses two signals, SMBCLK and SMBDATA, to send and receive data from components residing on the bus. These signals are used exclusively by the SMBus host controller. The SMBus host controller resides inside the C-ICH.


The C-ICH incorporates a new SMLink interface supporting AOL*, AOL2*, and slave functionality. It uses two signals, SMLINK[1:0]. SMLINK[0] corresponds to an SMBus clock signal, and SMLINK[1] corresponds to an SMBus data signal. These signals are part of the SMB slave interface.

int_{el}®

For Alert on LAN (AOL) functionality, the C-ICH transmits heartbeat and event messages over the interface. When the Intel 82562EM LAN connect component is used, the C-ICH's integrated LAN controller claims the SMLink heartbeat and event messages and sends them out over the network. An external, AOL2-enabled LAN controller will connect to the SMLink signals, to receive heartbeat and event messages as well to as access the C-ICH SMBus slave interface. The slave interface function allows an external microcontroller to perform various functions. For example, the slave write interface can reset or wake a system, generate SMI# or interrupts, and send a message. The slave read interface can read the system power state, read the watchdog timer status, and read system status bits.

Both the SMBus host controller and the SMBus slave interface obey the SMBus protocol, so the two interfaces can be externally wire-ORed together to allow an external management ASIC to access targets on the SMBus as well as the C-ICH slave interface. This is performed by connecting SMLink[0] to SMBCLK and SMLink[1] to SMBDATA, as shown in Figure 64. Since the SMBus and SMLINK are pulled up to VCC3_3, system designers must ensure that they implement proper isolation for any devices that may be powered down while VCC3_3 is still active (i.e., thermal sensors).

Figure 64. SMBus/SMLink Interface



Note: Intel does not support external access to the C-ICH's integrated LAN controller via the SMLink interface. Also, Intel does not support access to the C-ICH's SMBus slave interface by the C-ICH's SMBus host controller. Table 30 describes the pull-up requirements for different implementations of the SMBus and SMLink signals.

Table 30. Pull-up Requirements for SMBus and SMLink

SMBus / SMLink Use	Implementation	
Alert-on-LAN* signals	4.7 k Ω pull-up resistors to 3.3 V are required.	
GPIOs	Pull-up resistors to 3.3 V and the signals must be allowed to change states on power-up. (For example, on power-up the C-ICH will drive <i>heartbeat</i> messages until the BIOS programs these signals as GPIOs.) The value of the pull-up resistors depends on the loading on the GPIO signal.	
Not Used	4.7 k Ω pull-up resistors to 3.3 V are required.	



11.5.1 SMBus Architecture & Design Considerations

11.5.1.1 General Design Issues and Notes


Regardless of the architecture used, there are some general considerations.

• The pull-up resistor size for the SMBus data and clock signals is dependent on the number of devices present on the bus. A typical value is 8.2 k Ω . This should prevent the SMBus signals from floating, which could cause leakage in the C-ICH and other devices.

11.5.1.1.1 The Unified VCC_{CORE} Architecture

In this design, all SMBUS devices are powered by the VCC_{CORE} supply.

Figure 65. Unified VCC_{CORE} Architecture




11.5.2 PCI

The C-ICH provides a PCI Bus interface compliant with the *PCI Local Bus Specification*, *Revision 2.2.* The implementation is optimized for high-performance data streaming when the C-ICH is acting as either the target or the initiator on the PCI bus. For more information on the PCI Bus interface, refer to the *PCI Local Bus Specification*, *Revision 2.2.*

The C-ICH supports five PCI Bus masters (excluding the C-ICH), by providing five REQ#/GNT# pairs. In addition, the C-ICH supports two PC/PCI REQ#/GNT# pairs, one of which is multiplexed with a PCI REQ#/GNT# pair.



Figure 66. PCI Bus Layout Example



11.6 RTC

The C-ICH contains a real-time clock (RTC) with 256 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping the date and time and storing system data in its RAM when the system is powered down. This section will present the recommended implementation for the RTC circuit for the C-ICH.

11.6.1 RTC Crystal

The C-ICH RTC module requires an external oscillating source of 32.768 KHz connected on the RTCX1 and RTCX2 pins. Figure 67 shows the external circuitry that comprises the oscillator of the C-ICH RTC.




Figure 67. External Circuitry for the C-ICH RTC

NOTES:

- 1. The exact capacitor value must be based on the crystal maker's recommendation. (The typical values for C2 and C3 are 18 pF with C_{LOAD} = 12.5 pF.)
- 2. VccRTC: Power for RTC well
- 3. RTCX2: Crystal input 2 Connected to the 32.768 KHz crystal.
- 4. RTCX1: Crystal input 1 Connected to the 32.768 KHz crystal.
- 5. VBIAS: RTC BIAS voltage This pin is used to provide a reference voltage. This DC voltage sets a current that is mirrored throughout the oscillator and buffer circuitry.
- 6. VSS: Ground

11.6.2 External Capacitors

To maintain RTC accuracy the external capacitor C1 must be 0.047 μ F. The external capacitor values for C2 and C3 should be chosen to provide the manufacturer-specified load capacitance (Cload) for the crystal, when combined with the parasitic capacitance of the trace, socket (if used), and package. When the external capacitor values are combined with the capacitance of the trace, socket, and package, the closer the capacitor value can be matched to the actual load capacitance of the crystal used, the more accurate the RTC.

The following equation can be used to choose the external capacitance values (C2 and C3):

Cload = (C2 * C3) / (C2 + C3) + Cparasitic

C3 can be chosen such that C3 > C2. Then C2 can be trimmed to obtain 32.768 KHz.

11.6.3 RTC Layout Considerations

- Keep the RTC lead lengths as short as possible. Approximately 0.25 inch is sufficient.
- Minimize the capacitance between Xin and Xout in the routing.



- Put a ground plane under the XTAL components.
- Do not route switching signals under the external components (unless on the other side of the board).
- The oscillator VCC should be clean. Use a filter, such as an RC low-pass or a ferrite inductor.

11.6.4 RTC External Battery Connection

The RTC requires an external battery connection to maintain its functionality and its RAM while the C-ICH is not powered by the system.


Example batteries include the Duracell* 2032, 2025 or 2016 (or equivalent), which give many years of operation. Batteries are rated by storage capacity. The battery life can be calculated by dividing the capacity by the average current required. For example, if the battery storage capacity is 170 mAh (assumed usable) and the average current required is 3 μ A, the battery life will be at least:

 $170,000 \ \mu Ah / 3 \ \mu A = 56,666 \ h = 6.4 \ years$

The voltage of the battery can affect the RTC accuracy. In general, when the battery voltage decays, the RTC accuracy also decreases. High accuracy can be obtained when the RTC voltage is within the range 3.0 V to 3.3 V.

The battery must be connected to the C-ICH via an isolation Schottky diode circuit. The Schottky diode circuit allows the C-ICH RTC well to be powered by the battery when system power is unavailable, but by system power when it is available. So, the diodes are set to be reverse-biased when system power is unavailable. Figure 68 shows an example of the used diode circuitry.

Figure 68. Diode Circuit to Connect RTC External Battery






11.6.5 RTC External RTCRST Circuit

The C-ICH RTC requires some additional external circuitry. The RTCRST# signal is used to reset the RTC well. The external capacitor and the external resistor between RTCRST# and the RTC battery (Vbat) were selected to create an RC time delay, such that RTCRST# will go high some time after the battery voltage is valid. The RC time delay should be within the range of 10–20 ms. When RTCRST# is asserted, bit 2 (RTC_PWR_STS) in the GEN_PMCON_3 (General PM Configuration 3) register is set to 1 and remains set until cleared by software. As a result, when the system boots, the BIOS knows that the RTC battery has been removed.

Figure 69. RTCRST External Circuit for C-ICH RTC



This RTCRST# circuit is combined with the diode circuit (see Figure 69), which allows the RTC well to be powered by the battery when system power is unavailable. Figure 69 shows an example of this circuitry when used in conjunction with the external diode circuit.

11.6.6 RTC Routing Guidelines

- All RTC OSC signals (RTCX1, RTCX2, VBIAS) should all be routed with trace lengths less than 1 inch. The shorter, the better.
- Minimize the capacitance between RTCX1 and RTCX2 in the routing. (Optimally, there would be a ground line between them.)
- Put a ground plane under all external RTC circuitry.
- Do not route any switching signals under the external components (unless on the other side of the ground plane).

11.6.7 VBIAS DC Voltage and Noise Measurements

- All RTC OSC signals (RTCX1, RTCX2, VBIAS) should all be routed with trace lengths less than 1 inch. The shorter, the better.
- Steady-state VBIAS is a DC voltage of about 0.38 V \pm .06 V.
- When the battery is inserted, VBIAS will be 'kicked' to about 0.7–1.0 V, but it will return to its DC value within a few ms.
- Noise on VBIAS must be kept to a minimum (200 mV or less).
- VBIAS is very sensitive and cannot be directly probed, but it can be probed through a.01 μF capacitor.
- Excessive noise on VBIAS can cause the C-ICH internal oscillator to misbehave or even stop completely.
- To minimize VBIAS noise, it is necessary to implement the routing guidelines described previously as well as the required external RTC circuitry, as described in the *Intel*[®] 82801E *Communications I/O Controller Hub* (C-ICH) *Datasheet*.

11.7 LAN Layout Guidelines

The C-ICH provides several options for integrated LAN capability. The platform supports several components, depending on the target market. These guidelines use the Intel 82562ET to refer to both the Intel 82562ET and Intel 82562EM. The Intel 82562EM is specified in those cases where there is a difference.


Table 31. LAN Connect

LAN Connect Component	Connection	Features
Intel 82562EM	Advanced 10/100 Ethernet	AOL* & Ethernet 10/100 connection
Intel 82562ET	10/100 Ethernet	Ethernet 10/100 connection

Design guidelines are provided for each required interface and connection. Refer to Figure 70 for the corresponding section of the design guide.



Figure 70. C-ICH / LAN Connect Section



11.7.1 C-ICH – LAN Interconnect Guidelines

This section contains the guidelines for the design of systemboards and riser cards that comply with LAN connect. It should not be considered a specification, and the system designer must ensure through simulations or other techniques that the system meets the specified timings. Special care must be taken to match the LAN_CLK traces with those of the other signals, as follows. The following guidelines are for the C-ICH-to-LAN component interface. The following signal lines are used on this interface:

- LAN_CLK
- LAN_RSTSYNC
- LAN_RXD[2:0]
- LAN_TXD[2:0]

The AC characteristics for this interface are found in the *Intel*[®] 82801E Communications I/O Controller Hub (C-ICH) Datasheet.

11.7.1.1 Bus Topologies

132

The LAN connect interface can be configured in several topologies:

- Direct point-to-point connection between the C-ICH and the LAN component
- LOM/CNR implementation

11.7.1.2 Point-to-Point Interconnect

The following guidelines are for a single-solution systemboard. Either Intel 82562ET or CNR is installed.



Figure 71. Single-Solution Interconnect




Table 32. Single-Solution Interconnect Length Requirements (See Figure 71)

Configuration	L	Comment
Intel 82562ET	3.5" to 10"	
Intel 82562EM	4.5" to 8.5"	
CNR	3" to 9"	The trace length from the connector to LOM should be 0.5" to 3.0"

11.7.1.3 LOM/CNR Interconnect

The following guidelines allow for an all-inclusive systemboard solution. This layout combines the LOM and CNR solutions. The resistor pack ensures that either a CNR option or a LAN on systemboard option can be implemented at one time, as shown in Figure 72, which shows the recommended trace routing lengths.

Figure 72. LOM/CNR Interconnect




Table 33. LOM/CNR Length Requirements (See Figure 72)

Configuration	Α	В	С	D
Intel 82562ET	0.5" to 7.0"	3.0" to (10.0" – A)		
Intel 82562ET card*	0.5" to 6.5"		2.5" to (9" – A)	0.5" to 3.0"

NOTE: The total trace length should not exceed 13 inches.




Additional guidelines for this configuration are as follows:

- Stubs due to the resistor pack should not be present on the interface.
- The resistor pack value can be 0 Ω or 22 Ω .

11.7.1.4 Signal Routing and Layout

LAN connect signals must be carefully routed on the systemboard to meet the timing and signal quality requirements of this interface specification. General guidelines should be followed. Intel recommends that the board designer simulate the board routing, to verify that the specifications are met for flight times and skews due to trace mismatch and crosstalk. On the systemboard, the length of each data trace is either equal in length to the LAN_CLK trace or up to 0.5 inch shorter than the LAN_CLK trace. (LAN_CLK should always be the longest systemboard trace in each group.) The trace spacing, unless specified otherwise, is 5:10.





11.7.1.5 Crosstalk Consideration

Noise due to crosstalk must be carefully minimized. Crosstalk is the main cause of timing skews and is the largest part of the treater skew parameter.

11.7.1.6 Impedances

Systemboard impedances should be controlled to minimize the impact of any mismatch between the systemboard and the add-in card. An impedance of $60 \ \Omega \pm 15\%$ is strongly recommended. Otherwise, signal integrity requirements may be violated.

11.7.1.7 Line Termination

Line termination mechanisms are not specified for the LAN connect interface. Slew-rate-controlled output buffers achieve acceptable signal integrity by controlling signal reflection, over/undershoot, and ringback. A 33 Ω series resistor can be installed at the driver side of the interface, if the developer has concerns about over/undershoot. Note that the receiver must allow for any drive strength and board impedance characteristic within the specified ranges.

11.7.2 General LAN Routing Guidelines and Considerations

11.7.2.1 General Trace Routing Considerations


Trace routing considerations are important to minimize the effects of crosstalk and propagation delays on sections of the board where high-speed signals exist. Signal traces should be kept as short as possible to decrease interference from other signals, including those propagated through power and ground planes.

Observe the following suggestions to help optimize board performance:

- The maximum mismatch between the clock trace length and the length of any data trace is 0.5 inch.
- Maintain constant symmetry and spacing between the traces within a differential pair.
- Keep the signal trace lengths of a differential pair equal to each other.
- Keep the total length of each differential pair under 4 inches. (Many customer designs with differential traces longer than 5 inches have had one or more of the following issues: IEEE phy conformance failures, excessive EMI, and/or degraded receive BER.)
- Do not route the transmit differential traces closer than 100 mils to the receive differential traces.
- Do not route any other signal traces both parallel to the differential traces, and closer than 100 mils to the differential traces (300 mils recommended).
- Keep to 7 mils the maximum separation between differential pairs.
- For high-speed signals, the number of corners and vias should be kept to a minimum. If a 90° bend is required, it is recommended to use two 45° bends instead. Refer to Figure 74.
- Traces should be routed away from board edges by a distance greater than the trace height above the ground plane. This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.

Do not route traces and vias under crystals or oscillators. This will prevent coupling to or from the clock. And as a general rule, place traces from clocks and drives at a minimum distance from apertures, by a distance exceeding the largest aperture dimension.





11.7.2.1.1 Trace Geometry and Length


The key factors in controlling trace EMI radiation are the trace length and the ratio of trace width to trace height above the ground plane. To minimize trace inductance, high-speed signals and signal layers close to a ground or power plane should be as short and wide as practical. Ideally, this ratio of trace width to height above the ground plane is between 1:1 and 3:1. To maintain trace impedance, the width of the trace should be modified when changing from one board layer to another, if the two layers are not equidistant from the power or ground plane. Differential trace impedances should be controlled to ~100 Ω . It is necessary to compensate for trace-to-trace edge coupling, which can lower the differential impedance by 10 Ω , when the traces within a pair are closer than 0.030 inch (edge to edge).

Traces between decoupling and I/O filter capacitors should be as short and wide as practical. Longand-thin traces are more inductive and would reduce the intended effect of the decoupling capacitors. For similar reasons, traces to I/O signals and signal terminations should be as short as possible. Vias to the decoupling capacitors should have diameters sufficiently large to decrease series inductance. Additionally, the PLC should not be closer than one inch to the connector/ magnetics/edge of the board.

Figure 75. Signal Isolation

Comply with the following rules for signal isolation:

- Separate and group signals by function on separate layers if possible. Maintain a gap of 100 mils between all differential pairs (Ethernet) and other nets, but group associated differential pairs together.
- *Note:* Over the length of the trace run, each differential pair should be at least 0.3 inch away from any parallel signal trace.
 - Physically group together all components associated with one clock trace, to reduce trace length and radiation.
 - Isolate I/O signals from high-speed signals to minimize crosstalk, which can increase EMI emission and susceptibility to EMI from other signals.





• Avoid routing high-speed LAN traces near other high-frequency signals associated with a video controller, cache controller, processor or other similar device.

11.7.2.2 Power and Ground Connections


Comply with the following rules and guidelines for power and ground connections:

- All VCC pins should be connected to the same power supply.
- All VSS pins should be connected to the same ground plane.
- Four to six decoupling capacitors, including two 4.7 µF capacitors are recommended.
- Place decoupling as close as possible to power pins.

11.7.2.2.1 General Power and Ground Plane Considerations

To properly implement the common-mode choke functionality of the magnetics module, the chassis or output ground (secondary side of transformer) should be physically separated from the digital or input ground (primary side) by at least 100 mils.

Figure 76. Ground Plane Separation



Good grounding requires minimizing inductance levels in the interconnections. Keeping ground returns short, signal loop areas small, and power inputs bypassed to signal return significantly reduces EMI radiation.

Comply with the following rules to help reduce circuit inductance in both backplanes and systemboards:

- Route traces over a continuous plane with no interruptions (i.e., do not route over a split plane). If there are vacant areas on a ground or power plane, avoid routing signals over the vacant area. This will increase inductance and EMI radiation levels.
- To reduce coupling, separate noisy digital grounds from analog grounds.
- Noisy digital grounds may affect sensitive DC subsystems.
- All ground vias should be connected to every ground plane, and every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance.
- Physically locate grounds between a signal path and its return. This minimizes the loop area.



- Avoid fast rise/fall times as much as possible. Signals with fast rise and fall times contain many high-frequency harmonics, which can radiate EMI.
- The ground plane beneath the filter/transformer module should be split. The RJ45 connector side of the transformer module should have chassis ground beneath it. Splitting the ground planes beneath the transformer minimizes noise coupling between the primary and secondary sides of the transformer and between adjacent coils in the transformer. There should not be a power plane under the magnetics module.

11.7.2.3 A 4-Layer Board Design

Top-Layer Routing

Sensitive analog signals are routed completely on the top layer without the use of vias. This allows tight control of signal integrity and removes any impedance inconsistencies due to layer changes.

Ground Plane

A layout split (100 mils) of the ground plane under the magnetics module between the primary and secondary side of the module is recommended. It is also recommended to minimize the digital noise injected into the Intel 82562 common ground plane. Suggestions include optimizing decoupling on neighboring noisy digital components, isolating the Intel 82562 digital ground using a ground cutout, etc.

Power Plane

Physically separate digital and analog power planes must be provided to prevent digital switching noise from being coupled into the analog power supply planes VDD_A. Analog power may be a metal fill 'island,' separated from digital power, and better filtered than digital power.

Bottom-Layer Routing

Digital high-speed signals, which include all LAN interconnect interface signals, are routed on the bottom layer.

11.7.2.4 Common Physical Layout Issues

Common physical layer design and layout mistakes in LAN On systemboard designs are as follows:

- 1. Unequal length of the two traces within a differential pair. Inequalities create common-mode noise and distort the transmit or receive waveforms.
- 2. Lack of symmetry between the two traces within a differential pair. (For each component and/ or via that one trace encounters, the other trace must encounter the same component or a via at the same distance from the PLC.) Asymmetry can create common-mode noise, and distort the waveforms.
- 3. Excessive distance between the PLC and the magnetics or between the magnetics and the RJ-45 connector. Beyond a total distance of about 4 inches, it can become extremely difficult to design a spec-compliant LAN product. Long traces on FR4 (fiberglass epoxy substrate) will attenuate the analog signals. Also any impedance mismatch in the traces will be aggravated if they are longer (see #9 below). The magnetics should be as close to the connector as possible (<= 1 inch).

- 4. Routing any other trace parallel to and close to one of the differential traces. Crosstalk on the receive channel will induce degraded long-cable BER. When crosstalk gets onto the transmit channel, it can cause excessive emissions (below the FCC standard) and can cause poor transmit BER on long cables. Other signals should be kept at least 0.3 inch from the differential traces.
- 5. Routing the transmit differential traces next to the receive differential traces. The transmit trace closest to one of the receive traces will put more crosstalk onto the closest receive trace, which can greatly degrade the receiver's BER over long cables. After exiting the PLC, the transmit traces should be kept 0.3 inch or more away from the nearest receive trace. In the vicinities where the traces enter or exit the magnetics, the RJ-45 and the PLC are the only possible exceptions.
- 6. Use of an inferior magnetics module. The magnetics modules used by Intel have been fully tested for IEEE PLC conformance, long-cable BER problems, and emissions and immunity. (Inferior magnetics modules often have less common-mode rejection and/or no auto-transformer in the transmit channel.)
- Another common mistake is using an Intel 82555 or Intel 82558 physical layer schematic in a PLC design. The transmit terminations and decoupling are different, and there also are differences in the receive circuit. Use the appropriate reference schematic or application notes.
- 8. Not using (or incorrectly using) the termination circuits for the unused pins at the RJ-45/11 and for the wire-side center-taps of the magnetics modules. These unused RJ pins and wire-side center-taps must be correctly referenced to chassis ground via the proper value resistor and capacitor or termination plane. If these are not terminated properly, there can be emission (FCC) problems, IEEE conformance issues, and long-cable noise (BER) problems. The application notes contain schematics that illustrate the proper termination for these unused RJ pins and the magnetics center-taps.
- 9. Incorrect differential trace impedances. It is important to have ~100 Ω impedance between the two traces within a differential pair. This becomes even more important as the differential trace impedances between 75 Ω and 85 Ω , even when the designers think they have designed for 100 Ω . (To calculate the differential impedance, many impedance calculators only multiply the single-ended impedance by two. This does not take into account edge-to-edge capacitive coupling between the two traces. When the two traces within a differential pair are kept close (see Note) to each other, the edge coupling can lower the effective differential impedance by 5 Ω to 20 Ω . A 10 Ω to 15 Ω drop in impedance is common.) Short traces will have fewer problems if the differential impedance is a little off.
- 10. Another common problem is to use a too-large capacitor between the transmit traces and/or too much capacitance from the magnetic's transmit center-tap (on the Intel 82562ET side of the magnetics) to ground. Using capacitors with capacitances exceeding a few pF in either of these locations can slow the 100 Mbps rise and fall times so much that they fail the IEEE rise time and fall time specs, which will cause the return loss to fail at higher frequencies and will degrade the transmit BER performance. Caution should be exercised if a cap is put in either of these locations. If a cap is used, it should almost certainly be less than 22 pF. (Reasonably good success has been achieved by using 6 pF to 12 pF values in past designs.) Unless there is some overshoot in the 100 Mbps mode, these caps are not necessary.
- *Note:* It is important to keep the two traces within a differential pair close to each other. Keeping them close helps to make them more immune to crosstalk and other sources of common-mode noise. This also means lower emissions (i.e., FCC compliance) from the transmit traces, and better



receive BER for the receive traces. Close should be considered to be less than 0.030 inch between the two traces within a differential pair. A 0.007 inch trace-to-trace spacing is recommended.

11.7.3 Intel[®] 82562ET / Intel[®] 82562EM Guidelines

For correct LAN performance, designers must follow the general guidelines outlined in Table 11.7.2. Additional guidelines for implementing an Intel 82562ET or Intel 82562EM LAN connect component are provided in the following subsections. For related documents, see *Section 1.2, "Reference Documents" on page 15.*

11.7.3.1 Guidelines for Intel[®] 82562ET / Intel[®] 82562EM Component Placement

Component placement can affect the signal quality, emissions, and temperature of a board design. This section provides guidelines for component placement.

Careful component placement can:

- Decrease potential problems directly related to electromagnetic interference (EMI), which could result in failure to meet FCC and IEEE test specifications.
- Simplify the task of routing traces. To some extent, component orientation will affect the complexity of trace routing. The overall objective is to minimize turns and crossovers between traces.

It is important to minimize the space needed for the Ethernet LAN interface, because all other interfaces will compete for physical space on a systemboard near the connector edge. As with most subsystems, the Ethernet LAN circuits must be as close as possible to the connector. Thus, it is imperative that all designs be optimized to fit in a very small space. In addition, the Intel 82562ET or Intel 82562EM should be placed more than 1.5 inches away from any board edge to minimize the potential for EMI radiation problems.

11.7.3.2 Crystals and Oscillators


To minimize the effects of EMI, clock sources should not be placed near I/O ports or board edges. Radiation from these devices may be coupled onto the I/O ports or out of the system chassis. Crystals should also be kept away from the Ethernet magnetics module to prevent interference with communication. If they exist, the retaining straps of the crystal should be grounded to prevent possible radiation from the crystal case. Also, the crystal should lie flat against the PC board to provide better coupling of the electromagnetic fields to the board.

For noise-free and stable operation, place the crystal and associated discrete components as close as possible to the Intel 82562ET or Intel 82562EM. Keep the trace length as short as possible and do not route any noisy signals in this area.

11.7.3.3 Intel[®] 82562ET/Intel[®] 82562EM Termination Resistors

The 100 Ω 1% resistor used to terminate the differential transmit pairs (TDP/TDN) and the 120 Ω 1% receive differential pairs (RDP/RDN) should be placed as close as possible to the LAN connect component (Intel 82562ET or Intel 82562EM). This is because these resistors terminate the entire impedance seen at the termination source (i.e., Intel 82562ET), including the wire impedance reflected through the transformer.

Figure 77. Intel[®] 82562ET/Intel[®] 82562EM Termination



11.7.3.4 Critical Dimensions

There are two dimensions to consider during layout. Distance 'B' from the line RJ45 connector to the magnetics module and distance 'A' from the Intel 82562ET or Intel 82562EM to the magnetics module. The combined total distances A and B must not exceed 4 inches (preferably, less than 2 inches) (see Figure 78).

Figure 78. Critical Dimensions for Component Placement






Table 34. Critical Dimensions for Component Placement (see Figure 78)

Distance	Priority	Guideline
А	1	< 1 inch
В	2	< 1 inch

11.7.3.4.1 Distance from Magnetics Module to RJ45

The distance A in Figure 78 should be given the highest priority in board layout. The separation between the magnetics module and the RJ45 connector should be kept less than 1 inch. The following trace characteristics are important and should be observed:

- Differential impedance: The differential impedance should be 100 Ω . The single-ended trace impedance will be approximately 50 Ω . However, the differential impedance can also be affected by the spacing between the traces.
- Trace Symmetry: Differential pairs (e.g., TDP and TDN) should be routed with consistent separation and with exactly the same lengths and physical dimensions (e.g., width).
- *Caution:* Asymmetric and unequal length traces in the differential pairs contribute to common-mode noise. This can degrade the receive circuit's performance and contribute to emissions radiated from the transmit circuit. If the Intel 82562ET must be placed farther than a couple of inches from the RJ45 connector, distance B can be sacrificed. It should be a priority to keep the total distance between the Intel 82562ET and RJ-45 as short as possible.
 - *Note:* The measured trace impedance for layout designs targeting 100 Ω often result in lower actual impedance. OEMs should verify actual trace impedance and adjust their layouts accordingly. If the actual impedance is consistently low, a target of 105–110 Ω should compensate for second-order effects.

11.7.3.4.2 Distance from Intel[®] 82562ET to Magnetics Module

Distance B should also be designed to be less than 1 inch between devices. The high-speed nature of the signals propagating through these traces requires that the distance between these components be closely observed. In general, any section of traces intended for use with high-speed signals should be subject to proper termination practices. Proper termination of signals can reduce reflections caused by impedance mismatches between device and traces. The reflections of a signal may have a high-frequency component that contributes more EMI than the original signal itself. For this reason, these traces should be designed to a 100 Ω differential value. These traces should also be symmetric and of equal length within each differential pair.

11.7.3.5 Reducing Circuit Inductance

The following guidelines show how to reduce circuit inductance in both backplanes and systemboards. Traces should be routed over a continuous ground plane with no interruptions. If there are vacant areas on a ground or power plane, the signal conductors should not cross the vacant area. This increases inductance and associated radiated noise levels. Noisy logic grounds should be separated from analog signal grounds to reduce coupling. Noisy logic grounds can sometimes affect sensitive DC subsystems, such as analog-to-digital conversion, operational amplifiers, etc. All ground vias should be connected to every ground plane. Similarly, every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance. Another recommendation is to physically locate grounds so as to minimize the loop area between a signal path and its return path. Rise and fall times should be as slow as possible. Because signals

with fast rise and fall times contain many high-frequency harmonics, that can radiate significantly. The most sensitive signal returns closest to the chassis ground should be connected together. This results in a smaller loop area and reduces the likelihood of crosstalk. The effect of different configurations on the amount of crosstalk can be studied using electronics modeling software.


Terminating Unused Connections

In Ethernet designs, it is common practice to terminate to ground both unused connections on the RJ-45 connector and the magnetics module. Depending on the overall shielding and grounding design, this may be done to the chassis ground, signal ground or a termination plane. Care must be taken when using various grounding methods to ensure that emission requirements are met. The method most often implemented is called the 'Bob Smith' termination. In this method, a floating termination plane is cut out of a power plane layer. This floating plane acts as a plate of a capacitor with an adjacent ground plane. The signals can be routed through 75 Ω resistors to the plane. Stray energy on unused pins is then carried to the plane.

Termination Plane Capacitance

The recommended minimum termination plane capacitance is 1500 pF. This helps reduce the amount of crosstalk on the differential pairs (TDP/TDN and RDP/RDN) from the unused pairs of the RJ45. Pads may be placed for an additional capacitance to chassis ground, which may be required if the termplane capacitance is not large enough to pass EFT (electrical fast transient) testing. If a discrete capacitor is used, it should be rated for at least 1000 Vac, to satisfy the EFT requirements.

Figure 79. Termination Plane



11.7.4 Intel[®] 82562ET/82562EM Disable Guidelines

To disable the Intel 82562ET/ 82562EM, the device must be isolated (disabled) prior to reset (RSM_PWROK) being asserted. Using a GPIO, such as GPO28 to be LAN_Enable (enabled high), LAN will default to enabled on initial power-up and after an AC power loss. The circuit shown in Figure 80 allows this behavior. BIOS can disable the LAN microcontroller by controlling the GPIO.

int_{el}®




Figure 80. Intel[®] 82562ET/82562EM Disable Circuit

There are four pins that are used to put the Intel 82562ET controller in different operating states: Test_En, Isol_Tck, Isol_Ti, and Isol_Tex. Table 35 describes the operational/disable features for this design.

The four control signals shown in Table 35 should be configured as follows: Test_En should be pulled-down thru a 100 Ω resistor. The remaining three control signals should each be connected thru 100 Ω series resistors to the common node '82562ET_Disable' of the disable circuit.

Table 35. Intel[®] 82562ET Operating States

Test_En	lsol_Tck	lsol_Ti	Isol_Tex	State
0	0	0	0	Enabled
0	1	1	1	Disabled with Clock (low power)
1	1	1	1	Disabled without Clock (lowest power)

11.7.5 In-Circuit FWH Programming


All cycles destined for the FWH will appear on the PCI. The C-ICH hub interface-to-PCI Bridge puts all processor boot cycles out on the PCI (before sending them out on the FWH interface). If the C-ICH is set for subtractive decode, these boot cycles can be accepted by a positive decode agent on PCI. This enables booting from a PCI card that positively decodes these memory cycles. To boot from a PCI card, it is necessary to keep the C-ICH in the subtractive decode mode. If a PCI boot card is inserted and the C-ICH is programmed for positive decode, two devices will positively decode the same cycle. In systems with the Intel[®] 82380AB (ISA bridge), it is also necessary to keep the NOGO signal asserted when booting from a PCI ROM. Note that it is not possible to boot from a ROM behind the Intel 82380AB. Once you have booted from the PCI card, you potentially could program the FWH in circuit and program the C-ICH CMOS.

11.7.6 FWH V_{PP} Design Guidelines

The V_{PP} pin on the FWH is used for programming the flash cells. The FWH supports a V_{PP} of 3.3 V or 12 V. If V_{PP} is 12 V, the flash cells will program about 50% faster than at 3.3 V. However, the FWH only supports 12 V V_{PP} for 80 hours. The 12 V V_{PP} would be useful in a programmer environment that is typically an event that occurs very infrequently (much less than 80 hours). The V_{PP} pin **must** be tied to 3.3 V on the systemboard.

In some instances, it is desirable to program the FWH during assembly with the device soldered down on the board. To decrease programming time it becomes necessary to apply 12 V to the V_{PP} pin. The following circuit will allow testers to put 12 V on the V_{PP} pin while keeping this voltage separated from the 3.3 V plane to which the rest of the power pins are connected. This circuit also allows the board to operate with 3.3 V on this pin during normal operation.

Figure 81. FWH VPP Isolation Circuitry



11.7.7 FWH Decoupling

A 0.1 μ F capacitor should be placed between the VCC supply pins and the VSS ground pins to decouple high frequency noise, which may affect the programmability of the device. Additionally, a 4.7 μ F capacitor should be placed between the VCC supply pins and the VSS ground pin to decouple low frequency noise. The capacitors should be placed no further than 390 mils from the VCC supply pins.

int_{el}。 Clocking

For an Intel 82801E C-ICH platform, there are two clock specifications. One is for a 2-DIMM solution, and the other is for a 3-DIMM solution. In both specifications only single-ended clocking is supported. Intel 82801E Universal Socket 370 platforms using a future 0.13 micron socket 370 processor cannot implement differential clocking.

12.1 2-DIMM Clocking

Table 36 shows the characteristics of the clock generator for a 2-DIMM solution.

Table 36. Intel[®] CK-815 (2-DIMM) Clocks

Number	Clock	Frequency
3	processor clocks	66/100/133 MHz
9	SDRAM clocks	100 MHz
7	PCI clocks	33 MHz
2	APIC clocks	16.67/33 MHz
2	48 MHz clocks	48 MHz
3	3V, 66 MHz clocks	66 MHz
1	REF clock	14.31818 MHz


The following bullets list the features of the Intel CK-815 clock generator in a 2-DIMM solution:

- Nine copies of 100/133 MHz SDRAM clocks (3.3 V) [SDRAM0...7, DClk]
- Seven copies of PCI clock (33 MHz) (3.3 V)
- Two copies of APIC clock at 33 MHz, synchronous to processor clock (2.5 V)
- One copy of 48 MHz USB clock (3.3 V) (non-SSC) (type 3 buffer)
- One copy of 48 MHz DOT clock (3.3 V) (non-SSC) (see DOT details)
- Three copies of 3 V, 66 MHz clock (3.3 V)
- One copy of REF clock at 14.31818 MHz (3.3 V)
- Ref. 14.31818 MHz xtal oscillator input
- Power-down pin
- Spread-spectrum support
- I²C support for turning off unused clocks

Figure 82 shows the Intel 82801E C-ICH platform clock architecture for a 2-DIMM solution.

Clocking







intel

12.2 3-DIMM Clocking

Table 37 shows the characteristics of the clock generator for a 3-DIMM solution.

Table 37. Intel[®] CK-815 (3-DIMM) Clocks

Number	Clock	Frequency
2	processor clocks	66/100/133 MHz
13	SDRAM clocks	100/133 MHz
2	PCI clocks	33 MHz
1	APIC clocks	33 MHz
2	48 MHz clocks	48 MHz
3	3V, 66 MHz clocks	66 MHz
1	REF clock	14.31818 MHz

The following bullets list the features of the Intel CK-815 clock generator in a 3-DIMM solution:

- 13 copies of SDRAM clocks
- Two copies of PCI clock
- One copy of APIC clock
- One copy of 48 MHz USB clock (3.3 V) (non-SSC) (type 3 buffer)
- One copy of 48 MHz DOT clock (3.3 V) (non-SSC) (see DOT details)
- Three copies of 3V, 66 MHz clock (3.3 V)
- One copy of ref. clock at 14.31818 MHz (3.3 V)
- Ref. 14.31818 MHz xtal oscillator input
- Spread-spectrum support
- I²C support for turning off unused clocks

Figure 83 shows the Intel 82801E C-ICH platform clock architecture for a 3-DIMM solution.

Clocking







Figure 83. Platform Clock Architecture for a 3-DIMM Solution

intel®

12.3 Clock Routing Guidelines

This section presents the generic clock routing guidelines for both 2-DIMM and 3-DIMM boards. For 3-DIMM boards, additional analysis must be performed by the systemboard designer to ensure that the clocks generated by the external PCI clock buffer meet the PCI specifications for clock skew at the receiver, when compared with the PCI clock at the C-ICH.





intel

Destination	Topology from Previous Figure	Section 0 Length	Section 1 Length	Section 2 Length	Section 3 Length
SDRAM MCLK	Layout 5	N/A	< 0.5"	A ¹	N/A
GMCH SCLK ³	Layout 2	N/A	< 0.5"=L1	A + 3.5" – L1	0.5"
Processor BCLK	Layout 3	< 0.1"	< 0.5"	A + 5.2"	A + 8"
GMCH HCLK			<0.5"		
GMCH HUBCLK	Layout 4	N/A	<0.5"	A + 8"	N/A
C-ICH HUBCLK	Layout 4	N/A	<0.5"	A + 8"	N/A
C-ICH PCICLK	Layout 4	N/A	<0.5"	A + 8"	N/A
AGP CLK	Layout 4	N/A	<0.5"	A + 3" to A + 4"	N/A
PCI down ²	Layout 4	N/A	<0.5"	A + 8.5" to A + 14"	N/A
PCI slot ²	Layout 1	N/A	<0.5"	A + 5" to A + 11"	

Table 38. Simulated Clock Routing Solution Space

NOTES:

- 1. Length 'A' has been simulated up to 6 inches. The length must be matched between SDRAM MCLK lines by ±100 mils.
- 2. All PCI clocks must be within 6 inches of the C-ICH PCICLK route length. Routing on PCI add-in cards must be included in this length. In the presented solution space, C-ICH PCICLK was considered to be the shortest in the 6 inches trace routing range, and other clocks were adjusted from there. The system designer may choose to alter the relationship of PCI device and slot clocks, as long as all PCI clock lengths are within 6 inches. Note that the C-ICH PCICLK length is fixed to meet the skew requirements of C-ICH PCICLK to C-ICH HUBCLK.
- 3. 22 pF Load cap should be placed 0.5 inch from GMCH Pin.

General Clock Layout Guidelines

- All clocks should be routed 5 mils wide with 15 mil spacing to any other signals.
- It is recommended to place capacitor sites within 0.5 inch of the receiver of all clocks. They are useful in system debug and AC tuning.
- Series resistor for clock guidelines: 22 Ω for GMCH SCLK and SDRAM clocks. All other clocks use 33 Ω
- Each DIMM clock should be matched within ± 10 mils.

Clock Decoupling

Several general layout guidelines should be followed when laying out the power planes for the CK815 clock generator, as follows:

- Isolate power planes to the each of the clock groups.
- Place local decoupling as close as possible to power pins, and connect with short, wide traces and copper.
- Connect pins to appropriate power plane with power vias (larger than signal vias).



- Bulk decoupling should be connected to a plane with two or more power vias.
- Minimize clock signal routing over plane splits.
- Do not route any signals underneath the clock generator on the component side of the board.
- An example signal via is a 14 mil finished hole with a 24 mil to 26 mil path. An example power via is an 18 mil finished hole with a 33 mil to 38 mil path. For large decoupling or power planes with large current transients, a larger power via is recommended.

12.4 Clock Driver Frequency Strapping

An Intel CK-815-compliant clock driver device uses two of its pins to determine whether processor clock outputs should run at 133 MHz, 100 MHz or 66 MHz. The pin names are SEL0 and REF0. In addition, a third strapping pin is defined (SEL1), which must be pulled high for normal clock driver operation.

SEL0 and REF0 are driven by either the processor, which depends on the processor populated in the 370-pin socket, or pull-up resistors on the systemboard. While SEL0 is a pure input to an Intel CK-815-compliant clock driver, REF0 is also the 14 MHz output that drives the C-ICH and other devices on the platform. In addition to sampling BSEL[1:0] at reset, Intel CK-815-compliant clock drivers are configured by the BIOS via a two-wire interface to drive SDRAM clock outputs at either 100 MHz (default) or 133 MHz (if all system requirements are met).

12.5 Clock Skew Assumptions

The clock skew assumptions in are used in the system clock simulations.

Skew Relationships	Target	Tolerance (±)	Notes
HCLK @ GMCH to HCLK @ processor	0 ns	150 ps	Assumes ganged clock outputs will allow max of 50 ps skew
HCLK @ GMCH to SCLK @ GMCH	0 ns	600 ps	500 ps pin-to-pin skew 100 ps board/package skew
SCLK @ GMCH to SCLK @ SDRAM	0 ns	630 ps	250 ps pin-to-pin skew 380 ps board + DIMM variation
HLCLK @ GMCH to SCLK @ GMCH	0 ns	900 ps	500 ps pin-to-pin skew 400 ps board/package skew
HLCLK @ GMCH to HCLK @ GMCH	0 ns	700 ps	500 ps pin-to-pin skew 200 ps board/package skew
HLCLK @ GMCH to HLCLK @ ICH	0 ns	375 ps	175 ps pin-to-pin skew 200 ps board/package skew

Table 39. Simulated Clock Skew Assumptions

Clocking



Skew Relationships	Target	Tolerance (±)	Notes
HLCLK @ C-ICH to PCICLK @ ICH	0 ns	900 ps	500ps pin-to-pin skew 400 ps board/package skew
PCICLK @ C-ICH to PCICLK @ other PCI devices	0 ns	2.0-ns window	500 ps pin-to-pin skew 1.5 ns board/add-in skew
HLCLK @ GMCH to AGPCLK @ connector			Total electrical length of AGP connector + add-in card is 750 ps (according to AGP2.0 spec and AGP design guide 1.0). Systemboard clock routing must account for this additional electrical length. Therefore, AGPCLK routed to the connector must be shorter than HLCLK to the GMCH, to account for this additional 750

Table 39. Simulated Clock Skew Assumptions

12.6 Intel[®] CK-815 Power Gating On Wake Events

Note: The C-ICH chipset does not support any power management feature.

For systems providing functionality with the future 0.13 micron socket 370 processors, special handling of wake events is required. When a wake event is triggered, the GMCH and the Intel CK-815 must not sample BSEL[1:0] until the signal VTTPWRGD is asserted. This is handled by setting up the following sequence of events:

- 1. Power is not connected to the Intel CK-815-compliant clock driver until schematic signal VTTPWRGD12 is asserted.
- 2. Clocks to the C-ICH stabilize before the power supply asserts PWROK to the C-ICH. There is no guarantee this will occur as the implementation for the previous step relies on the 12V supply. Thus it is necessary to gate PWROK to the C-ICH from the power supply while the Intel CK-815 is given sufficient time for the clocks to become stable. The amount of time required is a minimum 20 ms.
- 3. C-ICH takes the GMCH out of reset.
- 4. GMCH samples BSEL[1:0]. Intel CK-815 will have sampled BSEL[1:0] much earlier.

Refer to Section 4.3 for full implementation details.



Power Delivery

This chapter contains power delivery guidelines. Table 40 provides definitions for power delivery terms used in this chapter.

Table 40. Power Delivery Definitions


Term	Description
Full-power operation:	During full-power operation, all components on the systemboard remain powered. Note that full-power operation includes both the full-on operating state and the S1 (processor stop-grant state) state.
Power rails:	An ATX power supply has 6 power rails: $+5$ V, -5 V, $+12$ V, -12 V, $+3.3$ V, 5VSB. In addition to these power rails, several other power rails are created with voltage regulators on the CRB.
Core power rail:	A power rail that is only on during full-power operation. These power rails are on when the PSON signal is asserted to the ATX power supply. The core power rails that are distributed directly from the ATX power supply are: ± 5 V, ± 12 V and ± 3.3 V.
Derived power rail:	A <i>derived</i> power rail is any power rail that is generated from another power rail. For example, 3.3VSB is usually derived (on the systemboard) from 5VSB using a voltage regulator (on the CRB, 3.3VSB is derived from 5V_DUAL).
Dual power rail:	A dual power rail is derived from different rails at different times (depending on the power state of the system). Usually, a dual power rail is derived from a standby supply during suspend operation and derived from a core supply during full-power operation. Note that the voltage on a dual power rail may be misleading.

Figure 85 shows the power delivery architecture for an example system based on the Intel 82801E C-ICH platform. The power requirements should include each device's power requirements. The power requirements should be compared with the power budget supplied by the power supply. Due to the requirements of main memory and the PCI 3.3 Vaux (and possibly other devices in the system), it is necessary to create a dual power rail.

The solutions in this design guide are only examples. Many power distribution methods achieve the similar results. When deviating from these examples, it is critical to consider the effect of a change.







In addition to the power planes provided by the ATX power supply, an instantly available Intel 815/ C-ICH universal platform requires four power planes to be generated on the board. The requirements for each power plane are documented in this section.

VTT

This power plane is used to power the AGTL/AGTL+ termination resistors. Refer to the latest revisions of:

- intel®
- Pentium III processor (CPUID=068xh) and Celeron processor (CPUID=068xh) datasheets

Note: This regulator is required in ALL designs.

1.85 V

The 1.85 V plane powers the GMCH core and the C-ICH hub interface I/O buffers. This power plane has a total power requirement of approximately 1.7A. The 1.85 V plane should be decoupled with a 0.1 μ F and a 0.01 μ F chip capacitor at **each** corner of the GMCH, and with a single 1 μ F and 0.1 μ F capacitor at the C-ICH.

Note: This regulator is required in ALL designs.

VDDQ

The VDDQ plane is used to power the GMCH AGP interface and the graphics component AGP interface. Refer to the AGP Interface Specification Revision 2.0 (<u>http://www.agpforum.org</u>) and ECR#43 and ECR#44 for specific VDDQ delivery requirements.

For the consideration of component long-term reliability, the following power sequence is strongly recommended while the AGP interface of GMCH is running at 3.3 V. If the AGP interface is running at 1.5 V, the following power sequence recommendation is no longer applicable. The power sequence recommendations are:

- During the power-up sequence, the 1.85 V must ramp up to 1.0V BEFORE 3.3 V ramps up to 2.2 V
- During the power-down sequence, the 1.8 5V CAN NOT ramp below 1.0V BEFORE 3.3 V ramps below 2.2 V
- The same power sequence recommendation also applies to the entrance and exit of S3 state, since MCH power is compete off during the S3 state.

Refer to Section 13.3.1 for more information on the power ramp sequence requirement between 3.3 V and 1.85 V. System designers need to be aware of this requirement while designing the voltage regulators and selecting the power supply. For further details on the voltage sequencing requirements, refer to the *Intel*[®] 815 Chipset Family: 82815 Graphics and Memory Controller Hub (GMCH) for use with the Universal Socket 370 Datasheet.

Note: This regulator is required in **all** designs (unless the design does not support 1.5 V AGP, and therefore does not support 4X AGP).

VCMOS

The VCMOS plane is used to power the processor CMOS signals. In non-universal socket 370 platforms, the 1.5 V plane used by VTT also provided VCMOS. Given that VTT can be either 1.25 V or 1.5 V in a universal socket 370 platform, it is necessary to provide VCMOS as its own separate plane.



13.1 Thermal Design Power

The Thermal Design power (TDP) is defined as the estimated maximum possible expected power generated in a component by a realistic application. It is based on extrapolations in both hardware and software technology over the life of the product. It does not represent the expected power generated by a power virus.

The TDP of the GMCH component is 5.1W.

The TDP of the C-ICH is 2 W $\pm 15\%$.

13.1.1 Pull-Up and Pull-Down Resistor Values

The pull-up and pull-down values are system dependent. The appropriate value for a system can be determined from an AC/DC analysis of the pull-up voltage used, the current drive capability of the output driver, the input leakage currents of all devices on the signal net, the pull-up voltage tolerance, the pull-up/pull-down resistor tolerance, the input high-voltage/low-voltage specifications, the input timing specifications (RC rise time), etc. Analysis should be performed to determine the minimum/maximum values usable on an individual signal. Engineering judgment should be used to determine the optimal value. This determination can include cost concerns, commonality considerations, manufacturing issues, specifications, and other considerations.



A simplistic DC calculation for a pull-up value is:


 $\mathsf{R}_{\mathsf{MAX}} = (\mathsf{VCC}_{\mathsf{PU}} \; \mathsf{MIN} - \mathsf{V}_{\mathsf{IH}} \; \mathsf{MIN}) \; / \; \mathsf{I}_{\mathsf{LEAKAGE}} \; \mathsf{MAX}$

 $R_{MIN} = (VCC_{PU} MAX - V_{IL} MAX) / I_{OL} MAX$

Since $I_{LEAKAGE}$ MAX is normally very small, R_{MAX} may not be meaningful. R_{MAX} also is determined by the maximum allowable rise time. The following calculation allows for t, the maximum allowable rise time, and C, the total load capacitance in the circuit, including the input capacitance of the devices to be driven, the output capacitance of the driver, and the line capacitance. This calculation yields the largest pull-up resistor allowable to meet the rise time t.

 $R_{MAX} = -t / (C * In(1-(V_{IH} MIN / VCC_{PU} MIN)))$

Figure 86. Pull-Up Resistor Example



13.2 ATX Power Supply PWRGOOD Requirements

The PWROK signal must be glitch free for proper power management operation. The C-ICH sets the PWROK_FLR bit (C-ICH GEN_PMCON_2, General PM Configuration 2 Register, PM-dev31: function 0, bit 0, at offset A2h). If this bit is set upon resume from S3 power-down, the system will reboot and control of the system will not be given to the program running when entering the S3 state. System designers should insure that PWROK signal designs are glitch free.

13.3 Power Management Signals

- AC power loss circuitry has been integrated into the C-ICH to detect power failure.
- It is recommended that the ATXPWROK signal from the power supply connector be routed through a Schmitt trigger to square-off and maintain its signal integrity. It should not be connected directly to logic on the board.
- PWROK logic from the power supply connector can be powered from the core voltage supply.
- It is recommended that 3.3 V logic be used to drive RSMRST# to alleviate rise time problems when using a resistor divider from VCC5.
- The PWROK signal to the chipset is a 3 V signal.



- The core well power valid to PWROK asserted at the chipset is a minimum of 1 ms.
- PWROK to the chipset must be deasserted after RSMRST#.
- PWRGOOD signal to processor is driven with an open-collector buffer pulled up to 2.5 V, using a 330 Ω resistor. It also has a 1.8 K Ω pull-down to ground.

13.3.1 1.85 V/3.3 V Power Sequencing

The C-ICH has a 1.85 V supply and a 3.3 V supply.

These pairs are assumed to power up and power down together. The difference between the two supplies must never be greater than 2.0 V. The


1.85 V supply may come up before the 3.3 V supply without violating this rule (though this is generally not practical in a desktop environment, since the 1.85 V supply is typically derived from the 3.3 V supply by means of a linear regulator).

One serious consequence of violation of the 2 V Rule is electrical overstress of oxide layers, resulting in component damage.

The majority of the C-ICH I/O buffers are driven by the 3.3 V supplies, but are controlled by logic that is powered by the 1.85 V supplies. Thus, another consequence of faulty power sequencing arises if the 3.3 V supply comes up first. In this case the I/O buffers will be in an undefined state until the 1.85 V logic is powered up. Some signals that are defined as 'input-only' actually have output buffers that are normally disabled, and the C-ICH may unexpectedly drive these signals if the 3.3 V supply is active while the 1.85 V supply is not.

Figure 87 shows an example power-on sequencing circuit that ensures the 2 V rule is obeyed. This circuit uses a NPN (Q2) and PNP (Q1) transistor to ensure the 1.85 V supply tracks the 3.3 V supply. The NPN transistor controls the current through PNP from the 3.3 V supply into the 1.85 V power plane by varying the voltage at the base of the PNP transistor. By connecting the emitter of the NPN transistor to the 1.85 V plane, current will not flow from the 3.3 V supply into 1.85 V plane when the 1.85 V plane reaches 1.85 V.

Figure 87. Example 1.85 V/3.3 V Power Sequencing Circuit





When analyzing systems that may be 'marginally compliant' to the 2 V Rule, pay close attention to the behavior of the C-ICH's RSMRST# and PWROK signals, since these signals control internal isolation logic between the various power planes:


- RSMRST# controls isolation between the RTC well and the Resume wells.
- PWROK controls isolation between the Resume wells and Main wells

If one of these signals goes high while one of its associated power planes is active and the other is not, a leakage path will exist between the active and inactive power wells. This could result in high, possibly damaging, internal currents.

13.3.2 3.3 V/V5REF Sequencing

V5REF is the reference voltage for 5 V tolerance on inputs to the C-ICH. V5REF must be powered up before or simultaneously to VCC3_3. It must also power down after or simultaneous to VCC3_3. The rule must be followed to ensure the safety of the C-ICH. If the rule is violated, internal diodes will attempt to draw power sufficient to damage the diodes from the VCC3_3 rail. Figure 88 shows a sample implementation of how to satisfy the V5REF/3.3 V sequencing rule.

Figure 88. 3.3 V/V5REF Sequencing Circuitry



13.4 Glue Chip 3 (C-ICH Glue Chip)

To reduce the component count and BOM cost of the C-ICH platform, Intel has developed an ASIC component that integrates miscellaneous platform logic into a single chip. The Glue Chip 3 is designed to integrate some or all of the following functions into a single device. By integrating much of the required glue logic into a single device, overall board cost can be reduced.

Features

- PWROK signal generation
- Power Supply power up circuitry
- RSMRST# generation
- Backfeed cutoff circuit for suspend to RAM
- 5 V reference generation



- Flash FLUSH# / INIT# circuit
- HD single color LED driver
- IDE reset signal generation/PCIRST# buffers
- Voltage translation for audio MIDI signal
- Audio-disable circuit
- Voltage translation for DDC to monitor
- Tri-state buffers for test

More information regarding this component is available from the following vendors.

Vendor	Contact	Contact Information
Fujitsu Microelectronics	Customer Response Center	3545 North 1st Street, M/S 104 San Jose, CA 95134-1804 <i>phone:</i> 1-800-866-8600 <i>fax:</i> 1-408-922-9179 <i>email:</i> fmicrc@fmi.fujitsu.com
Mitel Semiconductor	Greg Kizik Regional Business Manager	1735 Technology Drive Suite 240 San Jose, CA 95110 <i>phone</i> : 408-451-4723 <i>fax</i> : 408-451-4710 <i>e-mail</i> : <u>greg_kizik@mitel.com</u> http://www.mitelsemi.com

14.1 Design Review Checklist

This checklist highlights design considerations that should be reviewed prior to manufacturing a systemboard that implements an Intel 82801E C-ICH platform for use with the universal socket 370 platform. This is not a complete list and does not guarantee that a design will function properly.

The following set of tables provides design considerations for the various portions of a design. Each table describes one of those portions and is titled accordingly. Contact your Intel Field Representative in the event of questions or issues regarding the interpretation of the information in these tables.

Future designs require pull-ups and oull-downs on any unused input and I/O pins. Any new 815E chipset platform design should ensure no input or I/O pin is left floating. For example, the TVCLKIN/INT# pin on many current 815E designs is left floating. This pin should be pulled up to 1.8 V by a weak pull-up resistor (8.2 K Ω to 10 K Ω resistor) on any future 815E design.

14.2 Processor Checklist

14.2.1 GTL Checklist

Table 41.	GTL	Checklist
-----------	-----	-----------

Checklist Items	Recommendations
A[35:3]# ¹	Connect A[31:3]# to GMCH. Leave A[35:32]# as No Connect (not supported by chipset).
BNR#, BPRI#, DBSY#, DEFER#, DRDY#, D[63:0]#, HIT#, HITM#, LOCK#, REQ[4:0]#, RS[2:0]#, TRDY#	Connect to GMCH.
ADS#	Resistor site for 56 Ω pull-up to VTT placed within 150 mils of GMCH for debug purpose. Connect to GMCH.
BREQ[0]# (BR0#)	33 Ω pull-down resistor to ground
RESET# (AH4)	Terminate to VTT through 86 Ω resistor, decoupled through 22 Ω resistor in series with 10 pF capacitor to ground. Connect to GMCH. For ITP, also connect to ITP pin 2 (RESET#) with 240 Ω series resistor.
RESET2# (X4)	1 k Ω series resistor to RESET#.



14.2.2 CMOS Checklist

Table 42. CMOS Checklist

Checklist Items	Recommendations	
IERR#	150 Ω pull-up resistor to VCC_{CMOS} if tied to custom logic, or leave as No Connect (not used by chipset)	
PREQ#	200–300 Ω pull-up resistor to VCC $_{CMOS}$ / Connect to ITP or else leave as No Connect.	
THERMTRIP#	See Section 5.3.1.	
A20M#, IGNNE#, INIT#, INTR, NMI, SLP#, SMI#, STPCLK#	Connect to C-ICH. External pull-ups are not needed.	
FERR#	Requires 150 Ω pull-up to VCC _{CMOS} /Connect to C-ICH.	
FLUSH#	Requires 150 Ω pull-up to VCC _{CMOS.} (Not used by chipset.)	
PWRGOOD	$330~\Omega$ pull-up to VCC2_5 /1.8 k Ω pull-down resistor to ground /Connect to POWERGOOD logic.	

14.2.3 TAP Checklist for 370-Pin Socket Processors

Table 43. TAP Checklist for 370-Pin Socket Processors

Checklist Items	Recommendations	
ТСК	39 Ω pull-down resistor to ground / Connect to ITP.	
TMS	39 Ω pull-up resistor to VCMOS / Connect to ITP	
TDI	200–330 Ω pull-up resistor to VCMOS / Connect to ITP.	
TDO	150 Ω pull-up resistor to VCMOS / Connect to ITP.	
TRST#	500-680 Ω pull-down resistor to ground / Connect to ITP.	
PRDY#	Pull-up resistor that matches GTL characteristic impedance to VTT / 240 Ω series resistor to ITP.	



Note: Resistors need to be placed within 1 inch of the TAP connector.

14.2.4 Miscellaneous Checklist for 370-Pin Socket Processors

Table 44. Miscellaneous Checklist for 370-Pin Socket Processors (Sheet 1 of 2)

Checklist Items	Recommendations
BCLK	Connect to clock generator. / 22–33 Ω series resistor (though OEM needs to simulate based on driver characteristics). To reduce pin-to-pin skew, tie host clock outputs together at the clock driver then route to the GMCH and processor.
BSEL0	Case 1 (66/100/133 MHz support): 1 k Ω pull-up resistor to 3.3 V. Connect to CK815 SEL0 input. Connect to GMCH LMD29 pin via 10 k Ω series resistor.
DOLLO	Case 2 (100/133 MHz support): 1 k Ω pull-up resistor to 3.3 V. Connect to PWRGOOD logic such that a logic Low on BSEL0 negates PWRGOOD.
BSEL1	1 k Ω pull-up resistor to 3.3 V. Connect to CK815 REF pin via 10 k Ω series resistor. Connect to GMCH LMD13 pin via 10 k Ω series resistor.
CLKREF	Connect to divider on VCC2.5 or VCC3.3 to create 1.25 V reference with a 4.7 μ F decoupling capacitor. Resistor divider must be created from 1% tolerance resistors. Do not use VTT as source voltage for this reference!
CPUPRES#	Tie to ground. Leave as No Connect or connect to PWRGOOD logic to gate system from powering on if no processor is present. If used, 1 k Ω to 10 k Ω pull-up resistor to VCC _{CMOS} .
DYN_OE	1 k Ω pull-up resistor to VTT.
PICCLK	See Section 11.4 for processor and C-ICH requirements.
PICD[1:0]	150 Ω pull-up resistor to VCC _{CMOS} /Connect to C-ICH. See Section 11.4 for processor and C-ICH requirements.
PLL1, PLL2	Low-pass filter on VCC _{CORE} provided on systemboard. Typically a 4.7 μ H inductor in series with VCC _{CORE} is connected to PLL1, and then through a series 33 μ F capacitor to PLL2.
RTTCTRL (S35)	56 $\Omega \pm$ 1% pull-down resistor to ground.
SLEWCTRL (E27)	110 $\Omega \pm$ 1% pull-down resistor to ground.
STPCLK# (AG35)	Connect to C-ICH.
THERMDN, THERMDP	No Connect if not used. Otherwise, connect to thermal sensor using vendor guidelines.
VCC2.5	No connect for Intel [®] Pentium [®] III processors
GTL_REF/ CMOSREF (AK22)	Connect to a 1.0 V voltage divider derived from VCC _{CMOS} . See Section 4.2.7.
VCC	16 ea. (min.) 4.7 μ F in 1206 package all placed within the PGA370 socket cavity.
VCC _{CORE}	8 ea. (min.) 1 μF in 0612 package placed in the PGA370 socket cavity.
VID[25mV, 3:0]	Connect to on-board VR or VRM. 25mV should connect to VID25mV. For on-board VR, 10 k Ω pull-up resistor to power solution-compatible voltage is required (usually pulled up to input voltage of the VR). Some of these solutions have internal pull-ups. Optional override (jumpers, ASIC, etc.) could be used. May also connect to system monitoring device.
VTTPWRGD	Pull up to VTT through 1 k Ω resistor and connect to VTTPWRGD circuitry.



Table 44. Miscellaneous Checklist for 370-Pin Socket Processors (Sheet 2 of 2)

Checklist Items	Recommendations
VREF[6:0]	Connect to VREF voltage divider made up of 75 Ω and 150 Ω 1% resistors connected to VTT. Processor VREF must be able to be separate from chipset VREF.
	Decoupling Guidelines:
	4 ea. (min.) 0.1 μF in 0603 package placed within 500 mils of VREF pins
	Connect AH20, AK16, AL13, AL21, AN11, AN15, G35, G37, AD36, AB36, X34, AA33, AA35, AN21, E23, S33, S37, U35, and U37 to VRM regulators compliant with Intel [®] VRM guidelines for future 0.13 micron processors. Provide high- and low-frequency decoupling.
VTT	Decoupling Guidelines:
	20 ea (min.) 0.1 μF in 0603 package placed as near the VTT processor pins as possible.
	4 ea (min.) 0.47 μF in 0612 package
NO CONNECTS	The following pins must be left as no-connects: A29, A31, A33, AC37, AK24, AK30, AL1, AL11, AM2, AN13, AN23, B36, C29, C31, C33, C35, E21, E29, E31, E35, E37, F10, G33, L33, N33, N35, Q33, Q35, Q37, R2, V4, W35, X2, Y1, Z36.
AJ3	See Chapter 4.
EDGCTRL (AG1)	See Section 4.2.4.
DETECT (AF36)	See Section 4.2.4.
NCHCTRL (N37)	14 Ω pull-up resistor to VTT.

14.2.5 GMCH Checklist

14.2.6 AGP Interface 1X Mode Checklist

Table 45. AGP Interface 1X Mode Checklist

Checklist Items	Recommendations
RBF#, WBF#, PIPE#, GREQ#, GGNT#, GPAR, GFRAME#, GIRDY#, GTRDY#, GSTOP#, GDEVSEL#, GPERR#, GSERR#, ADSTB0, ADSTB1, SBSTB	Pull up to VDDQ through 8.2 k Ω
ADSTB0#, ADSTB1#, SBSTB#	Pull down to ground through 8.2 k Ω
PME#	Connect to PCI connector 0 device Ah. / Connect to PCI connector 1 device Bh. / Connect to Intel 82559 LAN (if implemented).
TYPEDET#	Connect to AGP voltage regulator circuitry / AGP reference circuitry.
PIRQ#A, PIRQ#B	Pull up to 5 V through 2.7 k Ω . / Follow ref. schematics (other device connections).



14.2.7 Designs That Do Not Use the AGP Port

Any external graphics implementation not using the AGP port should terminate the GMCH AGP control and strobe signals in the following way:

Signal	Pull up / Pull Down
FRAME#	Pull-up to +VDDQ
TRDY#	Pull-up to +VDDQ
IRDY#	Pull-up to +VDDQ
DEVSEL#	Pull-up to +VDDQ
STOP#	Pull-up to +VDDQ
SERR#	Pull-up to +VDDQ
PERR#	Pull-up to +VDDQ
RBF#	Pull-up to +VDDQ
WBF#	Pull-up to +VDDQ
INTA#	Pull-up to +VDDQ
INTB#	Pull-up to +VDDQ
PIPE#	Pull-up to +VDDQ
REQ#	Pull-up to +VDDQ
GNT#	Pull-up to +VDDQ
GPAR	Pull-down to Ground using a 100 k Ω resistor
AD_STB[1:0]	Pull-up to +VDDQ
SB_STB	Pull-up to +VDDQ
AD_STB[1:0]#	Pull-down to Ground
SB_STB#	Pull-down to Ground
ST[2:0]	Pull-up to +VDDQ

Table 46. Recommendations for Unused AGP Port

14.2.8 System Memory Interface Checklist

Table 47.	System	Memory	Interface	Checklist
	Oystem	mennory	menuoc	Oncomist

Checklist Items	Recommendations
SMAA12	Connect GMCH through 10 K Ω resistor to transistor junction as per <i>Chapter 4</i> for systems supporting the <i>universal PGA370</i> design.
SMAA9	Internal 50 K Ω pull-up, no external pull-up required.

In

14.2.9 Hub Interface Checklist

Table 48. Hub Interface Checklist

Checklist Items	Recommendations
HUBREF	Connect to HUBREF generation circuitry.
HL_COMP	Pull up to VCC 1.85 through 40 Ω (both GMCH and C-ICH side).

14.2.10 Digital Video Output Port Checklist

Table 49. Digital Video Output Port Checklist

Checklist Items	Recommendations
DVI Input Reference Circuit	• See reference schematics in the documentation of the third party vendor of the device of choice in your design. The Third-Party Vendor information is a part of this design guide and its associated design guide updates.

14.3 C-ICH Checklist

14.3.1 PCI Interface

Table 50. PCI Interface

Checklist Items	Recommendations
All	All inputs to the C-ICH must not be left floating. Many GPIO signals are fixed inputs that must be pulled up to different sources.
PERR#, SERR# PLOCK#, STOP# DEVSEL#, TRDY# IRDY#, FRAME# REQ[3:0] # REQ[A]#/ GPIO[0] REQ[B]#/ REQ[5]#/GPIO[1], THRM#	These signals require a pull-up resistor. Recommend an 8.2 k Ω pull-up resistor to VCC3.3 or a 2.7 k Ω ohm pull-up resistor to VCC5. See the PCI 2.2 Component Specification for pull-up recommendations for VCC3.3 and VCC5.
PCIRST#	The PCIRST# signal should be buffered to form the IDERST# signal. 33 Ω series resistor to IDE connectors.
SERIRQ	External weak (8.2 k Ω) pull-up resistor to VCC3.3 is recommended.
GNT[A]#/GPIO[16], GNT[B]/GNT[5]#/ GPIO[17]	No extra pull-up needed. These signals have integrated pull-ups of 24 k Ω . GNT[A] has an added strap function of 'top block swap.' The signal is sampled on the rising edge of PWROK. Default value is high or disabled due to pull-up. A jumper to a pull-down resistor can be added to manually enable the function.



Hub Interface 14.3.2

Table 51. Hub Interface

Checklist Items	Recommendations
HL11	No pull-up resistor required. Use a no-stuff or a test point to put the C-ICH into NAND chain mode testing
HL_COMP	Tie the COMP pin to a 40Ω 1% or 2% (or 39 Ω 1%) pull-up resistor (to VCC1.85) via a 10 mil wide, very short (~0.5 inch) trace. ZCOMP No longer supported.

LAN Interface 14.3.3

Table 52. LAN Interface

Checklist Items	Recommendations
LAN0_CLK LAN1_CLK	Connect to LAN_CLK on Platform LAN Connect Device.
LAN0_RXD[2:0] LAN1_RXD[2:0]	Connect to LAN_RXD on Platform LAN Connect Device. C-ICH contains integrated 9 $k\Omega$ pull-up resistors on interface.
LAN0_TXD[2:0] LAN1_TXD[2:0]	Connect to LAN_TXD on Platform LAN Connect Device.

NOTES:

1. LAN connect interface can be left NC if not used. Input buffers internally terminated.

- In the event of EMI problems during emissions testing (FCC Classifications) you may need to place a decoupling cap (~470 pF) on each of the 4 LED pins. Reduces emissions attributed to LAN subsystem.

EEPROM Interface 14.3.4

Table 53. EEPROM Interface

Checklist Items	Recommendations
EE0_DOUT EE1_DOUT	Prototype boards should include a placeholder for a pull-down resistor on this signal line, but do not populate the resistor. Connect to EE_DIN of EEPROM or CNR Connector.
	Connected to EEPROM data input signal (input from EEPROM perspective and output from C-ICH perspective).
EE0_DIN	No extra circuitry required. Connect to EE_DOUT of EEPROM or CNR Connector. C-ICH contains an integrated pull-up resistor for this signal.
EE1_DIN	Connected to EEPROM data output signal (output from EEPROM perspective and input from C-ICH perspective).



14.3.5 FWH/LPC Interface

Table 54. FWH/LPC Interface

Checklist Items	Recommendations
FWH[3:0]/ LAD[3:0] LDRQ[1:0]#	No extra pull-ups required. C-ICH Integrates 24 $k\Omega$ ohm pull-up resistors on these signal lines.

14.3.6 SIU Interface

Checklist Items	Recommendations	
SIU_RESET#	Should be connected to PCI Reset.	
SIU_LAD[3:0]	Should be connected to LAD[3:0] of the LPC interface on Havasupai C-ICH.	
SIU_LFRAME#	Should be connected to LFRAME# of the LPC interface on Havasupai C-ICH	
SIU_LDRQ#	Should be connected to LDRQ[1]# or LDRQ[0]# on Havasupai C-ICH if DMA transfers are implemented.	
SIU_SERIRQ	Should be connected to SERIRQ on Havasupai C-ICH.	

14.3.7 Interrupt Interface

Checklist Items	Recommendations	
	These signals require a pull-up resistor. The recommendation is a 2.7 k Ω pull-up resistor to VCC5 or 8.2 k Ω to VCC3.3.	
PIRQ[D:A]#	In Non-APIC Mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in the C-ICH datasheet. Each PIRQx# line has a separate Route Control Register.	
	In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQ[A]# is connected to IRQ16, PIRQ[B]# to IRQ17, PIRQ[C]# to IRQ18, and PIRQ[D]# to IRQ19.	

intel®

Table 55. Interrupt Interface

	These signals require a pull-up resistor. Recommend a 2.7 k Ω pull-up resistor to VCC5 or 8.2 k Ω to VCC3.3.
PIRQ[F]# PIRQ[G]#/GPIO[4]	In Non-APIC Mode the PIRQx# signals can be routed to interrupts 3, 4, 5, 6, 7, 9, 10, 11, 12, 14 or 15 as described in the C-ICH datasheet. Each PIRQx# line has a separate Route Control Register.
	In APIC mode, these signals are connected to the internal I/O APIC in the following fashion: PIRQ[E]# is connected to IRQ20, PIRQ[F]# to IRQ21, PIRQ[G]# to IRQ22, and PIRQ[H]# to IRQ23.
PIRQ[H]#	These signals require a pull-up resistor. Recommend a 2.7 k Ω pull-up resistor to VCC5 or 8.2 k Ω to VCC3.3.
PIRQ[E]#	Since PIRQ[H]# and PIRQ[E]# are used internally for LAN and USB controllers, they cannot be used as GPIO(s) pin.
	If the APIC is used:
	 150 Ω pull-up resistors on APICD[0:1]
	• Connect APICCLK to CK133 with a 20–33 Ω series termination resistor.
APICD[1:0]	If the APIC is not used on UP systems:
APICCLK	 The APICCLK can either be tied to GND or connected to CK133, but not left floating.
	 Pull APICD[0:1] to GND through 10 KΩ pull-down resistors.
	Use pull-downs for each APIC signal. Do not share resistor to pull signals up.
	See Section 11.4 for processor and C-ICH requirements.

14.3.8 SIU Interface

Checklist Items	Recommendations
SIU_LCLK	Connect through 33Ω resistor to clock source
SIU_RESET	Connect through 33Ω resistor to PCI reset
SIU_LAD[3:0]	Connect to LPC LAD[3:0]
SIU_LFRAME#	Connect to LPC LFRAME#
SIU_LDRQ#	A weak internal pull-up resistor is provided on this signal
SIU_SERRIRQ	Connect to SERIRQ

14.3.9 GPIO Checklist

Table 56.	GPIO	Checklist	(Sheet 1	of 2)
-----------	------	-----------	----------	-------

Checklist Items	Recommendations	
All	Ensure ALL unconnected signals are OUTPUTS ONLY!	
GPIO[7:0]	These pins are in the Main Power Well. Pull-ups must use the VCC3.3 plane. Unused core well inputs must either be pulled up to VCC3.3 or be pulled down. Inputs must not be allowed to float. These signals are 5 V tolerant. GPIO[1:0] can be used as REQ[A:B]#. GPIO[1] can also be used as PCI REQ[5]#.	



Table 56. GPIO Checklist (Sheet 2 of 2)


GPIO[8], GPIO[13:11]-	These pins are in the Resume Power Well. Pull-ups must use the VCCSUS3.3 plane. These are the only GPI signals in the resume well with associated status bits in the GPE1_STS register. Unused resume well inputs must be pulled up to VCCSUS3.3. These signals are not 5 V tolerant. These are the only GPIs that can be used as ACPI compliant wake events.	
GPIO[23:16]	Fixed as output only. Can be left NC. In Main Power Well. GPIO22 is open drain	
GPIO[24,25,27,28]	These I/O pins can be NC. These pins are in the resume power well.	

14.3.10 USB

Table 57. USB

Checklist Items	Recommendations	
USBP[1:0]P USBP[1:0]N	See Figure 89 for circuitry needed on each differential pair.	
VCC USB (Cable power)	It should be powered from the 5 V core instead of the 5 V standby, unless adequate standby power is available.	
Voltage drop considerations	The resistive component of the fuses, ferrite beads and traces must be considered when choosing components, and power and GND trace widths. Minimize the resistance between the VCC5 power supply and the USB ports to prevent voltage drop.	
	Sufficient bypass capacitance should be located near the USB receptacles to minimize the voltage drop that occurs during the hot plugging a new device. For more information, see the USB specification.	
Fuse	A fuse larger than 1A can be chosen to minimize the voltage drop.	

Figure 89. USB Data Line Schematic



intel®

14.3.11 Power Management

Table 58. Power Management

Checklist Items	Recommendations	
THRM#	Connect to temperature Sensor. Pull-up if not used.	
PWROK	This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VCC3_3 and VCC1_8 have reached their nominal voltages. For systems implementing the universal PGA370 design, this signal must be connected to the gating circuit found in <i>Section 4</i> .	
RI#	RI# does not have an internal pull-up. Recommend an 8.2 $k\Omega$ pull-up resistor to Resume well	
	If this signal is enabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI_STS bit will be set and the system will interpret that as a wake event.	

14.3.12 Processor Signals

Table 59. Processor Signals

Checklist Items	Recommendations	
A20M#, CPUSLP#, IGNNE#, INIT#, INTR, NMI, SMI#, STPCLK#	Internal circuitry has been added to the C-ICH, external pull-up resistors are not needed.	
FERR#	Requires weak external pull-up resistor to VCC _{CMOS} .	
RCIN# A20GATE	Pull-up signals to VCC3.3 through a 10 k Ω resistor.	
CPUPWRGD	Connect to the processor's CPUPWRGD input. Requires weak external pull-up resistor.	



14.3.13 System Management


Table 60. System Management

Checklist Items	Recommendations	
SMBDATA SMBCLK	Requires external pull-up resistors. See SMBus Architecture and Design Consideration section to determine the appropriate power well to use to tie the pull- up resistors. (Core well, suspend well, or a combination.)	
	Value of pull-up resistors determined by line load. Typical value used is 8.2 k $\!\Omega$	
SMBALERT#/ GPIO[11]	See GPIO section if SMBALERT# not implemented	
SMLINK[1:0]	Requires external pull-up resistors. See SMBus Architecture and Design Consideration section to determine the appropriate power well to use to tie the pull- up resistors. (Core well, suspend well, or a combination.)	
	Value of pull-up resistors determined by line load. Typical value used is 8.2 k Ω .	
INTRUDER#	Pull signal to VCCRTC (VBAT), if not needed.	


14.3.14 RTC

Table 61. RTC

Checklist Items	Recommendations
VBIAS	The VBIAS pin of the C-ICH is connected to a .047 μF capacitor. See Figure 90.
RTCX1 RTCX2	Connect a 32.768 kHz crystal oscillator across these pins with a 10 M Ω resistor and use 18 pF decoupling capacitors (assuming crystal with C _{LOAD} = 12.5 pF) at each signal.
	The C-ICH implements a new internal oscillator circuit as compared with the PIIX4 to reduce power consumption. The external circuitry shown in Figure 90 will be required to maintain the accuracy of the RTC.
	The circuitry is required since the new RTC oscillator is sensitive to step voltage changes in VCCRTC and VBIAS. A negative step on power supply of more than 100 mV will temporarily shut off the oscillator for hundreds of milliseconds.
	RTCX1 may optionally be driven by an external oscillator instead of a crystal. These signals are 1.85 V only, and must not be driven by a 3.3 V source.
RTCTST#	Ensure 10–20 ms RC delay (8.2 $k\Omega$ and 2.2 $\mu F).$ See Figure 69.
SUSCLK	To assist in RTC circuit debug, route SUSCLK to a test point if it is unused.



intel®



Note: Capacitors C2 and C3 are crystal dependent


14.3.15 Miscellaneous Signals

Table 62.	Miscellaneous	Signals
-----------	---------------	---------

Checklist Items	Recommendations
	No extra pull-up resistors. Has integrated pull-up of between 18 K Ω and 42 K Ω . The integrated pull-up is only enabled at boot/reset for strapping functions; at all other times, the pull-up is disabled.
SPKR	A low effective impedance may cause the TCO Timer Reboot function to be erroneously disabled.
	Effective Impedance due Speaker and Codec circuitry must be greater than 50 k Ω or a means to isolate the resistive load from the signal while PWROK is low be found. See Figure 91.
TP[0]	External pull-up to VccSUS3_3
TP[1]	Route to a test point with option to jumper to VccSUS1_8. Used for NAND tree testing. Otherwise, jumper to VccSUS1_8.
TP[3:2]	Route to a test point with option to jumper to Vss. Used for NAND tree testing. Otherwise, jumper to Vss.



Figure 91. SPKR Circuitry




14.3.16 Power

Table 63. Power

Checklist Items	Recommendations
V_CPU_IO[1:0]	The power pins should be connected to the proper power plane for the processor's CMOS Compatibility Signals. Use one 0.1 μF decoupling capacitor.
VCCRTC	No clear CMOS jumper on VCCRTC. Use a jumper on RTCRST# or a GPI, or use a safemode strapping for Clear CMOS
VCC3.3	Requires seven 0.1 µF decoupling capacitor
VCC1.85	Requires three 0.1 μ F decoupling capacitor s.
5V_REF	5VREF is the reference voltage for 5V tolerant inputs in the C-ICH. Tie to pins VREF[2:1]. 5VREF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3. Refer to Figure 92 for an example circuit schematic that may be used to ensure the proper 5VREF sequencing. Requires two 0.1 μ F decoupling capacitors.
VCMOS	VCMOS power source must supply 1.5 V and be generated by circuitry on the systemboard. Do not connect to VTT. See Appendix A, "Customer Reference Board".



Figure 92. V5REF Circuitry



14.3.17 IDE Checklist

Table 64. IDE Checklist

Checklist Items	Recommendations
PDD[15:0], SDD[15:0]	No extra series termination resistors or other pull-ups/pull-downs are required. These signals have integrated series resistors. Note that simulation data indicates that the integrated series termination resistors can range from 31 Ω to 43 Ω . PDD7/SDD7 does not require a 10 k Ω pull-down resistor. Refer to ATA ATAPI-4 specification.
PDIOW#, PDIOR#, PDDACK#, PDA[2:0], PDCS1#, PDCS3#, SDIOW#, SDIOR#, SDDACK#, SDA[2:0], SDCS1#, SDCS3#	No extra series termination resistors. Pads for series resistors can be implemented should the system designer have signal integrity concerns. These signals have integrated series resistors. Note that simulation data indicates that the integrated series termination resistors can range from 31 Ω to 43 Ω .
PDREQ	No extra series termination resistors. No pull-down resistors needed.
SDREQ	These signals have integrated series resistors in the C-ICH. These signals have integrated pull-down resistors in the C-ICH.
PIORDY SIORDY	No extra series termination resistors. These signals have integrated series resistors in the C-ICH. Pull-up to VCC3.3 via a 4.7 k Ω resistor.
IRQ14, IRQ15	Recommend 8.2 k Ω ∇ 10 k Ω pull-up resistors to VCC3.3.
IKQ14, IKQ15	No extra series termination resistors.
IDERST#	The PCIRST# signal should be buffered to form the IDERST# signal. A 33 Ω series termination resistor is recommended on this signal.
	Host Side/Device Side Detection:
Cable Detect:	Connect IDE pin PDIAG/CBLID to an C-ICH GPIO pin. Connect a 10 k Ω resistor to GND on the signal line. The 10 k Ω resistor to GND prevents GPI from floating if no devices are present on either IDE interface. Allows use of 3.3 V and 5 V tolerant GPIOs.
	Device Side Detection:
	Connect a 0.047 μF capacitor from IDE pin PDIAG/CBLID to GND. No C-ICH connection. Note that all ATA66/ATA100 drives will have the capability to detect cables



Note: The maximum trace length from the C-ICH to the ATA connector is 8 inches.







Figure 94. Device Side Only Cable Detection



intel®

14.4 LPC Checklist

Table 65. LPC Checklist

Checklist Items	Recommendations
RCIN#/KBRST#	Pull up through 8.2 kÙ resistor to VCC3_3.
LPC_PME#	Pull up through 8.2 k Ω resistor to VCC3_3. Do not connect LPC PME# to PCI PME#. If the design requires the Super I/O to support wake from any suspend state, connect Super I/O LPC_PME# to a resume well GPI on the C-ICH.
J1BUTTON1, J2BUTTON2, J2BUTTON1, J2BUTTON2	Connect through 1 kÙ series resistor / decouple through 1000 pF capacitor to GND, followed by 4.7 kÙ pull-up to VCC5 / decouple through 470 pF capacitor to GND.
JOY1X, JOY2X, JOY1Y, JOY2Y	Connect through 1 k Ω series resistor / decouple through 22 pF capacitor to GND, followed by 4.7 k Ω pull-up to VCC5 / decouple through 470 pF capacitor to GND.
A20GATE	Pull up through 8.2 kÙ resistor to VCC3_3.
CASEOPEN#	Pull up through 10 MÙ resistor to VCCRTC / connect to switch to GND.
KEYLOCK#	Pull up through 10 kÙ resistor to VCC5.
MCLK, MDAT, KCLK, KDAT	Pull up through 4.7 k Ω resistor to VCC5_Dual.
MIDI_IN, MIDI_OUT	Pull up through 4.7 kÙ resistor to VCC5, followed by 47 Ù series resistor / decouple through a 470 pF capacitor to GND.
RI#1, CTS#0, RXD1, RXD0, RI#0, DCD#1, DSR#1, DSR#0, DTR#1, DTR#0, DCD#0, RTS#1, RTS#0, CTS#1, TXD1, TXD0	Decoupled using 100 pF capacitor to GND.
SERIRQ	Pull up through 8.2 kÙ resistor to VCC3_3.
LFRAME#	No required pull-up resistor
LDRQ#0	No required pull-up resistor

14.5 System Checklist

Table 66.	System	Checklist	(Sheet 1 of 2)
-----------	--------	-----------	----------------

Checklist Items	Recommendations
KEYLOCK#	Pull up through 10 k Ω resistor to VCC3_3.
PBTN_IN	Connects to PBSwitch and PBin.
PWRLED	Pull up through a 220 Ω resistor to VCC5.
R_IRTX	Signal IRTX after it is pulled down through 4.7 $k\Omega$ resistor to GND and passes through 82 Ω resistor.
IRRX	Pull up to 100 k Ω resistor to VCC3_3. When signal is input for SI/O decouple through 470 pF capacitor to GND

IRTX	Pull down through 4.7 k Ω to GND. Signal passes through 82 Ω resistor. When signal is input to SI/O decouple through 470 pF capacitor to GND
FP_PD	Decouple through a 470 pF capacitor To GND. Pull up 470 Ω to VCC5.
PWM1, PWM2	Pull up through a 4.7 k Ω resistor to VCC3_3.

Table 66. System Checklist (Sheet 2 of 2)

14.6 FWH Checklist

Table 67. FWH Checklist

Checklist Items	Recommendations
No floating inputs	Unused FGPI pins must be tied to a valid logic level.
WP#, TBL#	Connect to C-ICH.
VPP	Pulled up to VCC3_3 and decoupled with a 0.1 μF capacitor to GND.
FGPI0, FGPI1, FGPI2, FPGI3, FPGI4, IC	Pull down through a 8.2 k Ω resistor to GND.
INIT#	FWH INIT# must be connected to processor INIT#.
RST#	FWH RST# must be connected to PCIRST#.
ID[3:0]	For a system with only one FWH device, tie ID[3:0] to ground.

NOTE: These recommendations are only valid for the Intel[®] Firmware Hub.

14.7 Clock Synthesizer Checklist

Checklist Items	Recommendations
REFCLK	Connects to R-RefCLK, USB_CLK, SIO_CLK14, and ICHCLK14.
	Passes through 33 Ω resistor.
ICH_3V66/3V66_0, DOTCLK	When signal is input for ICH, it is pulled down through a 18 pF capacitor to GND.
	Passes through 33 Ω resistor.
DCLK/DCLK_WR	When signal is input for GMCH, it is pulled down through a 22 $\rm pF$ capacitor to GND.
	Passes through 33 Ω resistor.
CPUHCLK/CPU_0_1	When signal is input for 370PGA, decouple through a 18 pF capacitor to GND.
	REFCLK passed through 10 k Ω resistor.
R_REFCLK	When signal is input for 370PGA, pull up through 1 k Ω resistor to VCC3_3 and pass through 10 k Ω resistor.
USB_CLK, ICH_CLK14	REFCLK passed through 10 Ω resistor.

-		
XTAL_IN, XTAL_OUT	Passes through 14.318 MHz oscillator. Pulled down through 18 pF capacitor to GND.	
SEL1_PU	Pulled up via MEMV3 circuitry through 8.2 kÙ resistor.	
FREQSEL	Connected to clock frequency selection circuitry through 10 $k\Omega$ resistor. (See CRB schematic, page 4.)	
L_VCC2_5	Connects to VDD2_5[01] through ferrite bead to VCC2_5.	
GMCHHCLK/CPU_1, ITPCLK/CPU_2, PCI_0/ PCLK_OICH, PCI_1/PCLK_1, PCI_2/PCLK_2, PCI_3/ PCLK_3, PCI_4/PCLK_4, PCI_5/PCLK_5, PCI_6/ PCLK_6, APICCLK_CPU/ APIC_0, APICCLK)ICH/ APIC_1, USBCLK/USB_0, GMCH_3V66/3V66_1, AGPCLK_CONN	Passes through 33 Ω resistor.	
MEMCLK0/DRAM_0, MEMCLK1/DRAM_1, MEMCLK2/DRAM_2, MEMCLK3/DRAM_3, MEMCLK4/DRAM_4, MEMCLK5/DRAM_5, MEMCLK6/DRAM_6, MEMCLK7/DRAM_7	Pass through 10 Ω resistor.	
SCLK	Pass through 22 Ω resistor.	
VCC3.3	Connected to VTTPWRGD gating circuit according to information in <i>Section 4.3.1</i> for systems supporting the universal PGA370 design.	

Table 68. Clock Synthesizer Checklist (Sheet 2 of 2)

14.8 System Memory Checklist

Table 69.	System	Memory	Checklist	(Sheet 1	of 2)
-----------	--------	--------	-----------	----------	-------

Checklist Items	Recommendations	
SM_CSA#[0:3], SM_CSB#[3:0], SMAA[11:8,3:0], SM_MD[0:63], SM_CKE[0:3], S_DQM[0:7]	Connect from GMCH to DIMM0, DIMM1.	
SM_MAA[7:4], SM_MAB[7:4]#	Connect from GMCH to DIMM0, DIMM1 through 10 Ω resistors.	
SM_CAS#	Connected to R_REFCLK through 10 k Ω resistor.	
SM_RAS#	Jumpered to GND through 10 k Ω resistor.	
SM_WE#	Connected to R_BSEL0# through 10 k Ω resistor.	
CKE[50] (For 3-DIMM implementation)	When implementing a 3-DIMM configuration, all six CKE signals on the GMCH are used. (0,1 for DIMM0; 2, 3 for DIMM1; 4,5 for DIMM2)	

REGE	Connect to GND (since this Intel [®] 82801E C-ICH platform does not support registered DIMMs).
WP (Pin 81 on the DIMMS)	Add a 4.7 $k\Omega$ pull-up resistor to 3.3 V. This recommendation write-protects the DIMMs EEPROM.
SRCOMP	Needs a 40 Ω resistor pulled up to 3.3 V standby.

Table 69. System Memory Checklist (Sheet 2 of 2)

14.9 Power Delivery Checklist

Table 70.	Power	Delivery	Checklist
-----------	-------	----------	-----------

Checklist Items	Recommendations
All voltage regulator components meet maximum current requirements.	Consider all loads on a regulator, including other regulators.
All regulator components meet thermal requirements.	Ensure the voltage regulator components and dissipate the required amount of heat.
VCC1_8 pins	These power pins must be supplied by a 1.85 V source and be between (1.795 V to 1.905 V).
If devices are powered directly from a dual rail (i.e., not behind a power regulator), then the RDSon of the FETs used to create the dual rail must be analyzed to ensure there is not too much voltage drop across the FET.	Dual voltage rails may not be at the expected voltage.
Dropout voltage	The minimum dropout for all voltage regulators must be considered. Take into account that the voltage on a dual rail may not be the expected voltage.
Voltage tolerance requirements are met.	See the individual component specifications for each voltage tolerance.

This design guide has been compiled to give an overview of important design considerations while providing sources for additional information. This chapter includes information regarding various third-party vendors who provide products to support the Intel 82801E C-ICH platform. The list of vendors can be used as a starting point for the designer. Intel does not endorse any one vendor, nor guarantee the availability or functionality of outside components. Contact the manufacturer for specific information regarding performance, availability, pricing and compatibility.

TMDS Transmitters

Vendor	Component	Contact	Phone
Silicon Images	SII164	John Nelson	(408) 873-3111
Texas Instruments	TFP420	Gret Davis gdavis@ti.com	(214) 480-3662
Chrontel	CH7301	Chi Tai Hong cthong@chrontel.com	(408) 544-2150

TV Encoders

Vendor	Component	Contact	Phone
Chrontel	CH7007/ CH7008	Chi Tai Hong cthong@chrontel.com	(408) 544-2150
Chrontel	TFP420	Chi Tai Hong cthong@chrontel.com	(408) 544-2150
Conexant	CN870/ CN871	Eileen Carlson eileen.carlson@conexant.com	(978) 661-0146
Focus	FS450/ FS451	Bill Schillhammer billhammer@focusinfo.com	(978) 661-0146
Phillips	SAA7102A	Marcos Rosin marcus.rosin@phillips.com	None
Texas Instruments	TFP6022/ TFP6024	Greg Davis gdavis@ti.com	(214) 480-3662

Combo TMDS Transmitters/TV Encoders

Vendor	Component	Contact	Phone
Chrontel	CH7009/ CH7010	Chi Tai Hong cthong@chrontel.com	(408) 544-2150
Texas Instruments	TFP6422/ TFP6424	Gret Davis gdavis@ti.com	(214) 480-3662



LVDS Transmitter

Vendor	Component	Contact	Phone
National Semiconductor	387R	Jason Lu jason.lu@nsc.com	(408) 721-7540

Super I/O

Vendor	Contact	Phone
SMSC	Dave Jenoff	(909) 244-4937
National Semiconductor	Robert Reneau	(408) 721-2981
ITE	Don Gardenhire	(512)388-7880
Winbond	James Chen	(02) 27190505 Taipei office

Clock Generation

Vendor	Contact	Phone
Cypress Semiconductor	John Wunner	(206) 821-9202 x325
ICS	Raju Shah	(408)925-9493
IMI	Elie Ayache	(408) 263-6300, x235
PERICOM	Ken Buntaran	(408) 435-1000

Memory Vendors

http://developer.intel.com/design/motherbd/se/se_mem.htm

Voltage Regulator Vendors

Vendor	Contact	Phone
Analog Devices	Richard Carlson	(408) 382-3258
On Semiconductor	Tod Shift	(503) 203-7920
Semtech	Jason Bowles	(408) 566-8729
Interisel	Gary Wiggins	(360) 921-4421
Fairchild Semiconductor	Ron Lenk	(408) 822-2546

Firmware Hub Vendors

Vendor	Contact
Silicon Storage Technology	TBD
STMicroelectronics	TBD


GPA (a.k.a. AIMM) Card

Vendor	Contact
Kingston	JK_TSAI@kingston.com Richard_Kanadjian@kingston.com
Smart Modular	James.Lee@smartm.com Arthur.SAINIO@smartm.com
Micron Semiconductor	TBD




This appendix provides a set of preliminary Customer Reference Board (CRB) schematics for the Intel 82801E C-ICH platform for use with universal socket 370.


Note: These are preliminary schematics and have not been validated. They should be used as a guideline only.

















Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide



































Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide












203
































































































Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide











Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide

intel

















Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide




233
























Intel[®] 82801E Communications I/O Controller Hub (C-ICH) Platform Design Guide

239