



Intel[®] 865G/865GV/865PE/865P Chipset Customer Reference Board Schematics

*For use with the Intel[®] 865G/865GV/865PE/865P Chipset Platform
Design Guide*

September 2003



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel® 865G/865GV/865PE/865P chipset may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2003, Intel Corporation



Revision History

| Rev. No. | Description | Rev. Date |
|----------|-------------------------------|----------------|
| -001 | Initial Release. | May 2003 |
| -002 | Added 865GV to document title | September 2003 |

Document Contents

This document contains a set of Customer Board Reference (CRB) schematics for the 865G, 865GV, 865PE, and 865P chipsets. Note that the schematic diagrams for the AGP interface are only for the 865G, 865PE, and 865P chipsets.

INTEL (R) 865G/865PE/865P CUSTOMER REFERENCE BOARD SCHEMATICS

| PAGE # | COMPONENT/FUNCTION | PAGE # | COMPONENT/FUNCTION |
|--------|---|--------|---|
| 1 | INDEX PAGE | 52 | AUDIO: FRONT PANEL HEADER AND MIC-IN |
| 2 | TABLES: BLOCK DIAGRAM | 53 | AUDIO: AUDIO OUTPUTS, SURROUND SOUND OUTPUTS |
| 3 | TABLES: RESET MAP | 54 | AUDIO: AUDIO JACK SENSING |
| 4 | TABLES: CLOCK DISTRIBUTION | 55 | AUDIO: AUDIO VREG |
| 5 | CORE: CPU CONNECTOR | 56 | TPM |
| 6 | CORE: CPU TERMINATION & MISC P/U, P/D | 57 | SATA: SATA HEADERS |
| 7 | CORE: CPU ANALOG PLL FILTER | 58 | FWH: MFG MODE AND RECOVERY JUMPERS |
| 8-14 | CORE: SPRINGDALE-MCH, MCH TERMINATION/STRAPPING | 59-60 | SIO: B2B01EB/82B01ER |
| 15 | CORE: CK_409 (MAIN CLOCK GENERATOR) | 61 | SIO: FLOPPY |
| 16 | CORE: AGP CONN & AGP DECOUPLING & TERM | 62 | SIO: KEYBOARD & MOUSE PORTS (PS/2) |
| 17 | CORE: UGA CONNECTOR | 63 | SIO: PARALLEL PORT |
| 18 | CORE: AGP SWING/UREF | 64 | SIO: COM1 |
| 19 | CORE: DDR CHANNEL A DIMM CONNECTORS | 65 | HECETA4 & HECETA5 |
| 20-21 | CORE: DDR CHANNEL A SERIES TERMINATION | 66 | PC SPEAKER |
| 22 | CORE: DDR CHANNEL A UTERM DECOUPLING | 67 | 2X8 FRONT PANEL HEADER |
| 23 | CORE: DDR CHANNEL B DIMM CONNECTORS | 68 | FAN: FAN HEADERS (3) |
| 24-25 | CORE: DDR CHANNEL B SERIES TERMINATION | 69 | VREG: POWER CONNECTOR; 2X10 AND 2X2 |
| 26 | CORE: DDR CHANNEL B UTERM DECOUPLING | 70 | VREG: 2.5V MEMORY, STANDBY-MEMORY |
| 27-30 | ICHS: B2B01EB/B2B01ER I/O CONTROLLER HUB | 71 | VREG: 1.25V MEMORY UTT |
| 31 | ICHS: ICHS PULL-UP/PULL-DOWNS & DECOUPLING | 72 | VREG: BATTERY, PCI V AUX, TURN-ON SEQUENCER |
| 32 | ICHS: LCI TO B2547EI/B2562EZ(EX)(ET)(EM) /CNR ROUTING OPTIONS | 73 | VREG: WAKE ON PS2 AND USB |
| 33 | ICHS: IDE PRIMARY & SECONDARY | 74 | VREG: WAKE ON USB, MAGJACK CONN |
| 34 | ICHS: USB DOUBLE STACK; BACK PANEL LEFT | 75 | VREG: 3.3V/1.5V STBY, 1.7V DAC |
| 35 | ICHS: USB ROUTING OPTION | 76 | VREG: BULK DECOUPLING |
| 36 | ICHS: USB FRONT PANEL/CNR VREG & OC# | 77 | VREG: PROCESSOR SELECT/ LAN VREG |
| 37 | ICHS: USB FNT PANEL & BACK PANEL RIGHT CONN | 78 | VREG: CORE 1.5V |
| 38-40 | ICHS: PCI SLOTS 1 - 3 | 79 | CORE: CPU MAIN REGULATOR (UCCP); CONTROLLER |
| 41 | ICHS: PCI SLOT DECOUPLING & TERMINATION | 80 | CORE: CPU MAIN REGULATOR (UCCP); 1 & 2 PHASES |
| 42 | CNR: CNR CONNECTOR | 81 | CORE: CPU MAIN REGULATOR (UCCP); 3RD PHASE |
| 43-46 | LAN: B2547EI/B2562EZ(EX)(ET)(EM) | 82 | CORE: CPU DECOUPLING, 12V FILTER INDUCTOR |
| 47 | CSA INTERFACE REFERENCE | 83 | CORE: VID SELECT/PASSIVE BLEED/FRONT PANEL |
| 48 | AUDIO: CODEC (ADI1885, ADI1886 OR CS4201) | 84 | CORE: BACKSIDE & CUB DECOUPLING |
| 49 | AUDIO: CODEC FILTERING CAPS | 85 | CORE: VREG THERMAL CIRCUITRY |
| 50 | AUDIO: CD-IN: ATAPI HEADERS, LINE IN | 86 | CORE: ITP (SMT) |
| 51 | AUDIO: TRUE LINE-OUT | | |

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.

INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE.

DESIGNERS MUST NOT RELY ON THE ABSENCE OR CHARACTERISTICS OF ANY FEATURES OR INSTRUCTIONS MARKED "RESERVED" OR "UNDEFINED". INTEL RESERVES THESE FOR FUTURE DEFINITION AND SHALL HAVE NO RESPONSIBILITY WHATSOEVER FOR CONFLICTS OR INCOMPATIBILITIES ARISING FROM FUTURE CHANGES TO THEM.

THE INTEL(R) PENTIUM 4 PROCESSOR AND THE INTEL(R) 865G/865PE/865P CHIPSET PLATFORM MAY CONTAIN DESIGN DEFECTS OR ERRORS KNOWN AS ERRATA WHICH MAY CAUSE THE PRODUCT TO DEVIATE FROM PUBLISHED SPECIFICATIONS. CURRENT CHARACTERIZED ERRATA ARE AVAILABLE ON REQUEST.

CONTACT YOUR LOCAL INTEL SALES OFFICE OR YOUR DISTRIBUTOR TO OBTAIN THE LATEST SPECIFICATIONS AND BEFORE PLACING YOUR PRODUCT ORDER.

COPIES OF DOCUMENTS WHICH HAVE AN ORDERING NUMBER AND ARE REFERENCED IN THIS DOCUMENT, OR OTHER INTEL LITERATURE, MAY BE OBTAINED FROM:

INTEL CORPORATION

WWW.INTEL.COM


OR CALL 1-800-548-4725

INTEL AND PENTIUM 4 ARE TRADEMARKS OR REGISTERED TRADEMARKS OF INTEL CORPORATION OR ITS SUBSIDIARIES IN THE UNITED STATES AND OTHER COUNTRIES.

*OTHER NAMES AND BRANDS MAY BE CLAIMED AS THE PROPERTY OF OTHERS.


| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: TITLE PAGE | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:49 2003 |
| | SHEET: 1 |

DRAWING




| | |
|--|-------------|
| SCHEMATIC TITLE: | |
| INTEL (R) 865G/865PE/865SP CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| BLOCK DIAGRAM | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 2 |
| LAST REVISED: Tue May 06 11:24:51 2003 | |

DRAWING




| | |
|--|-------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| RESET MAP | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 3 |
| LAST REVISED: Tue May 06 11:24:51 2003 | |

DRAWING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CLOCK DISTRIBUTION | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:52 2003 |
| SHEET: | 4 |






DRAWING



CAD NOTE:
 H_D AND H_A (AND ASSOCIATED SIGNALS) MUST BE LENGTH MATCHED TO THE STROBE (STB OR STBP/STBN) SIGNAL(S) WITHIN THE SAME GROUP TO +/-25 MILS, AND STBP/STBN PAIRS MUST BE MATCHED TO +/-10 MILS OF EACH OTHER.


| | | |
|--|--|---|
| SCHEMATIC TITLE: INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | | REV: |
| PAGE TITLE: INTEL(R) PENTIUM 4 PROCESSOR/PRESCOTT | | SHEET: 5 |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | LAST REVISED: Tue May 06 11:24:53 2003 |

DRAWING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CPU PULLUPS/PULLDNS/TERMINATION | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:54 2003 |
| | SHEET: 6 |

PLL SUPPLY FILTER



CAD NOTE:
 PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
 TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MIL

DRAWING

| | | |
|--|---|-------------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: PLL SUPPLY FILTER | REV: | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:55 2003 | SHEET: 7 |

D

C

B


A

D

C

B


A




DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: INTEL(R) 865G/865PE/865P CHIPSET(G)MCH PART 1 OF 5 | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:55 2003 |
| SHEET: 8 | |

USE 1
82B65
REV=1.0
3 OF 5



DDR A



SCHEMATIC TITLE:
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD

PAGE TITLE:
INTEL(R) 865G/865PE/865P CHIPSET (G)MCH
PART 2 OF 5

INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630

LAST REVISED:
Tue May 06 11:24:56 2003


REV:
9

SHEET:
9

DRAWING

USE1
82865

REV=1.0
4 OF 5



DDR B

| | | | |
|------------------|--|---|--------------|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET (G)MCH PART 3 OF 5 | REV: |
| INTEL | PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:24:58 2003 | SHEET: 10 |

DRAWING

D

C

B


A

D

C


B

A



ANALOG RGB/CRT GUIDELINES FOR 865P/PE

| SIGNAL | GUIDELINE |
|------------|---------------------|
| R, G, B | TIE DIRECTLY TO GND |
| R#, G#, B# | TIE DIRECTLY TO GND |
| UCCA_DAC | TIE DIRECTLY TO GND |
| USSA_DAC | TIE DIRECTLY TO GND |
| UCCA_DPLL | TIE DIRECTLY TO GND |
| REFSET | TIE DIRECTLY TO GND |
| DREFCLK | TIE DIRECTLY TO GND |
| HSYNC | NO CONNECT |
| USYNC | NO CONNECT |
| DDCA_DATA | TIE DIRECTLY TO GND |
| DDCA_CLK | TIE DIRECTLY TO GND |




SCHEMATIC TITLE:
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD

PAGE TITLE:
INTEL(R) 865G/865PE/865P CHIPSET (G)MCH
PART 4 OF 5

REV:
LAST REVISED:
Tue May 06 11:24:59 2003

SHEET:
11


INTEL PLATFORM APPS ENG.
1900 PRAIRIE CITY ROAD
FOLSOM, CALIFORNIA 95630



NC: 1, 2, 3, 4, 5, 6, 7, 8 ON PACK TYPE BGA90 AND BGA45 NC: 1, 2, 3, 4 ON PACK TYPE 4HSP
 GND: A11, A13, A16, A20, A23, A25, A27, A29, A32, A7, A9, AA1, AA32, AA4, AB10, AB26, AB27, AB28, AB3, AB30, AB33, AB6, AB8, AB9, AC1, AC32, AC35, AC4, AD10, AD28, AD3, AD30, AD33, AD6, AD8, AD9, AE1, AE10, AE11, AE12, AE13, AE25, AE26, AE32, AE35, AE4, AF11, AF14, AF16, AF18, AF20, AF22, AF24, AF25, AF3, AF30, AF33, AF6, AF9, AG14, AG16, AG18, AG20, AG22, AG24, AG26, AG28, AG32, AG35, AG4, AG8, AH10, AH12, AH14, AH16, AH18, AH20, AH22, AH24, AH3, AH30, AH33, AH6, AJ1, AJ32, AJ35, AJ4, AJ9, AK10, AK12, AK14, AK16, AK18, AK20, AK22, AK24, AK26, AK28, AK3, AK8, AL1, AL32, AM11, AM13, AM15, AM17, AM19, AM21, AM23, AM25, AM27, AM29, AM35, AM9, AN10, AN12, AN14, AN16, AN18, AN20, AN22, AN24, AN26, AN28, AN30, AN32, AR11, AR13, AR16, AR20, AR23, AR25, AR32, AR9, C10, C12, C14, C16, C18, C20, C22, C24, C26, C28, C4, C8, D1, D11, D13, D15, D17, D19, D21, D23, D25, D27, D29, D31, D33, D35, D9, E1, E3, F1, F10, F12, F14, F16, F18, F20, F22, F24, F26, F3, F5, F8, G28, G31, G35, H12, H14, H16, H18, H2, H20, H22, N4, P26, P27, P28, P3, P30, P33, P6, PB, P9, R1, R32, R4, T1, T10, T26, T27, T28, T3, T30, T33, T35, T6, T8, T9, U18, U19, U32, U4, V10, V17, V19, V26, V27, V28, V3, V30, V33, V6, V8, V9, W17, W18, W32, W4, Y10, H24, H26, H30, H33, H5, H8, H9, J10, J12, J14, J16, J18, J20, J22, J28, J32, J35, K11, K12, K14, K16, K18, K20, K22, K25, K27, K29, K33, L24, L25, L26, L31, L35, M26, M27, M28, M3, M30, M33, M6, N1, N32, N35, Y26, Y27, Y28, Y3, Y30, Y33, Y35, Y6, Y8, Y9











| | | |
|--|--------------------------|--------|
| SCHEMATIC TITLE: | | |
| INTEL(R) B65G/B65PE/B65P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | REV: | |
| INTEL(R) B65G/B65PE/B65P CHIPSET (G)MCH | | |
| PART 5 OF 5 | | |
| INTEL PLATFORM APPS ENG. | LAST REVISED: | SHEET: |
| 1900 PRAIRIE CITY ROAD | Tue May 06 11:25:00 2003 | 12 |
| FOLSOM, CALIFORNIA 95630 | | |

DRAWING




ANALOG FILTERS


| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CHIPSET FILTERS | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:01 2003 |
| DRAWING | SHEET: 13 |



| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: CHIPSET DECOUPLING | REV: 1.0 |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:02 2003 |
| SHEET: 14_A | |




| | | |
|---|--|--|
| SCHEMATIC TITLE: | | INTEL(R) B85G/865PE/865P CHIPSET REFERENCE BOARD |
| PAGE TITLE: | | CLOCK |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630 | | REV: 15 |
| DRAWING | | SHEET: 15 |
| LAST REVISION: | | Tue May 06 11:25:03 2003 |



AGP 4X / 8X ONLY

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL (R) B55G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| AGP CONNECTOR | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:05 2003 |
| SHEET: 16 | |

—DRAWING—



CAD NOTE:
 * PLACE PI FILTERS CLOSE TO UGA CONNECTOR
 ** PLACE RESISTORS CLOSE TO GMCH

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | UGA CONNECTOR |
| REV: | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:06 2003 |
| SHEET: | 17 |

DRAWING

CR-18 B 7 6 5 4 3 2 1

D

D

C


C

B

B

A


A



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| AGP SWING/VREF | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:07 2003 |
| SHEET: | 18 |

DRAWING

B 7 6 5 4 3 2 1



SCHEMATIC TITLE:
 INTEL(R) B85G/865PE/865P CHIPSET REFERENCE BOARD
 PAGE TITLE:
 MEMORY CHANNEL A
 REV:
 INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630
 LAST REVISED:
 Tue May 05 11:25:08 2003
 SHEET:
 19

DRAWING

DDR CHANNEL A

70 IN V_1P25_MEMUIT

D

D

C

C

B

B



A

A

SPARE SECTIONS

70 IN V_1P25_MEMUIT

SPARE RPACKS




199 BI M_MAB_A<5..1>

199 BI M_DQM_A<7..0>

199 BI M_DATA_A<63..0>


199 BI M_MAA_A<12..0>



SCHEMATIC TITLE:
 INTEL (R) 865G/865PE/865P CHIPSET REFERENCE BOARD
 PAGE TITLE:
 DDR RESISTOR TERMINATION
 INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630
 LAST REVISED:
 Tue May 06 11:25:09 2003
 REV:
 SHEET:
 20

DRAWING


DDR CHANNEL A





DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| DDR RESISTOR TERMINATION | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:11 2003 |
| SHEET: | 21 |

DDR CHANNEL A




PLACED AT LEFT AND RIGHT ENDS OF VTT ISLAND



DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS

| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: DECOUPLING CAPACITORS | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:12 2003 |
| | SHEET: 22 |

DRAWING



DDR CHANNEL B DIMM 1

DDR CHANNEL B DIMM 0

DRAWING

SCHEMATIC TITLE:
INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD



PAGE TITLE:
MEMORY CHANNEL B

INTEL PLATFORM APPS ENG,
1900 PRAIRIE CITY ROAD
FOLSOM, CALIFORNIA 95630

REV:
REV: 23




LAST REVISED:
Tue May 06 11:25:13 2003

SHEET:
23



DDR CHANNEL B

SPARE SECTIONS



SCHEMATIC TITLE:
INTEL (R) 865G/865PE/865P CHIPSET REFERENCE BOARD

PAGE TITLE:
DDR RESISTOR TERMINATION

INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630


LAST REVISED:
Tue May 06 11:25:14 2003

REV:
REV:

SHEET:
24

DRAWING


DDR CHANNEL B





DRAWING

| | | |
|---|---|--------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | REV: |
| PAGE TITLE: DDR RESISTOR TERMINATION | | SHEET: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:16 2003 | 25 |

DDR CHANNEL B





PLACED AT LEFT AND RIGHT ENDS OF VTT ISLAND



DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| DECOUPLING CAPACITORS | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:17 2003 |
| SHEET: 26 | |



SCHEMATIC TITLE:
INTEL (R) 865G/B65PE/B65P CHIPSET REFERENCE BOARD

PAGE TITLE:
INTEL (R) ICH5 1 OF 4

REV:

INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630

LAST REVISED:
Tue May 06 11:25:18 2003

SHEET:
27

DRAWING

D

C

B


A

D

C

B

A



| | | | |
|------------------|--|--|---|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | INTEL(R) ICH5 2 OF 4 | REV: |
| DRAWING | | INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:19 2003 |
| | | | SHEET: 28 |

D

C

B


A

D

C

B

A



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | INTEL(R) ICH5 3 OF 4 |
| REV: | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:20 2003 |
| SHEET: | 29 |

DRAWING

D

C

B


A

D

C

B







A




GND: A10, A21, A23, AA11, AA13, AA21, AA24, AA5, AA7, AA9, AB11, AB15, AB18, AB5, AB7, AB9, AC10, AC13, AC2, AC3, AC4, AC5, AC6, AC8, AD12, B13, B17, B19, B21
 B23, C16, C18, C20, C22, C3, C8, D11, D16, D18, D20, D22, D6, E17, E19, E20, E21, E23, F3, F9, G20, G6, H19, H22, J21, J23, J6, K11, K14, K20, K22, K3, L10, L11, L12, L13, L14, L15, L21
 L23, M1, M11, M12, M13, M14, M22, M5, N11, N12, N13, N14, N20, P10, P11, P12, P13, P14, P15, P21, R11, R14, T23, T3, T6, U19, V1, V21, W16, W18, Y10, Y3, Y6, Y7, Y8

DRAWING





| | | |
|--|--|---|
| SCHEMATIC TITLE: | | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | INTEL(R) ICH5 4 OF 4 | REV: |
| INTEL | PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:20 2003 |
| | | SHEET: 30 |



*NOTE: PLACE ALL WITHIN 40 MILS OF ICH5.



CAD NOTE: PLACE CLOSE TO ICH




BOM NOTE:
 MODFILE ON A
 107930-002 XTAL
 (32.768KHZ)
 WITH THE SAME
 REF DES (YBH1)

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| INTEL(R) ICH5 PULLUPS & DECOUPLING | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:21 2003 |
| SHEET: | 31 |


DRAWING

PROPERTIES FOR STUFFING OPTIONS: BOM= CNR_LINK_LAN
CNR STUFFING OPTION FOR LAN-UP SOLUTION

TO CNR



TO CNR




0-OHMS ARE PROVIDED TO MINIMIZE STUBS ON LAN INTERFACE

PROPERTIES FOR STUFFING OPTIONS: BOM= LAN_LINK_CNR


FROM ICH5

TO LAN (KINNERETH-R)



FROM ICH5


TO LAN EEPROMS




| | |
|--|-----------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| LAN STUFFING OPTION | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 32 |
| LAST REVISED: Tue May 06 11:25:22 2003 | |

DRAWING


DESIGN NOTE:
 SERIES RESISTORS INTEGRATED INTO ICH:
 VALUES VARY BETWEEN 18.7 OHMS - 30.2 OHMS





- 60 IN IDE_RST*
- 27 OUT ICH_IDE_PDDREQ
- 27 IN ICH_IDE_PDIOW*
- 27 IN ICH_IDE_PDIOR*
- 27 OUT ICH_IDE_PIORDY
- 27 IN ICH_IDE_PDDACK*
- 27 OUT ICH_IDE_IRQ14
- 27 IN ICH_IDE_PDA<1>
- 27 IN ICH_IDE_PDA<0>
- 27 IN ICH_IDE_PDCS1*
- 27 IN ICH_IDE_PDCS3*
- 27 IN ICH_IDE_PDA<2>




- 27 OUT ICH_IDE_SDDREQ
- 27 IN ICH_IDE_SDIOW*
- 27 IN ICH_IDE_SDIOR*
- 27 OUT ICH_IDE_SIORDY
- 27 IN ICH_IDE_SDDACK*
- 27 OUT ICH_IDE_IRQ15
- 27 IN ICH_IDE_SDA<1>
- 27 IN ICH_IDE_SDA<0>
- 27 IN ICH_IDE_SDCS1*
- 27 IN ICH_IDE_SDCS3*
- 27 IN ICH_IDE_SDA<2>




PRIMARY IDE CONNECTOR



- 27 IN ICH_IDE_SDDREQ
- 27 IN ICH_IDE_SDIOW*
- 27 IN ICH_IDE_SDIOR*
- 27 OUT ICH_IDE_SIORDY
- 27 IN ICH_IDE_SDDACK*
- 27 OUT ICH_IDE_IRQ15
- 27 IN ICH_IDE_SDA<1>
- 27 IN ICH_IDE_SDA<0>
- 27 IN ICH_IDE_SDCS1*
- 27 IN ICH_IDE_SDCS3*
- 27 IN ICH_IDE_SDA<2>




SECONDARY IDE CONNECTOR




| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: IDE CONNECTOR | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:23 2003 |
| DRAWING | SHEET: 33 |


D




C




B



A



QUAD STACK USB




DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| BACKPANEL_USB_RIGHT AND MID | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:24 2003 |
| SHEET: | 34 |

USB SWITCH

USB OPTION FOR FRONT PANEL OR CNR




DRAWING

| | | |
|--|---|--------------|
| SCHEMATIC TITLE: | | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | USB ROUTING OPTION | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:25 2003 | SHEET: 35 |

D

D




C

C

B

B






A

A

| | | | |
|--------------------------|--------------------|--|--------|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | USB FNT PANEL POWER | REV: |
| INTEL | PLATFORM APPS ENG. | LAST REVISED: | SHEET: |
| 1900 PRAIRIE CITY ROAD | | Tue May 06 11:25:25 2003 | 36 |
| FOLSOM, CALIFORNIA 95630 | | | |


DRAWING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| USB FNT PANEL HEADER & BACK PANEL RIGHT CONN | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:26 2003 |
| SHEET: | 37 |

DRAWING

PCI SLOT 3




DESIGN NOTE:

PCI SLOT3 = PCI DEVICE FUNCTION 10H
 = PCI DEVICE NUMBER 2H
 = IDSEL VALUE AD18

DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| PCI SLOT 3 | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:27 2003 |
| SHEET: | 38 |

PCI SLOT 2




DESIGN NOTE:
 PCI SLOT2 = PCI DEVICE FUNCTION 08H
 = PCI DEVICE NUMBER 1H
 = IDSEL VALUE AD17

DRAWING

| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| PCI SLOT 2 | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 39 |
| LAST REVISED: Tue May 05 11:25:28 2003 | |

PCI SLOT 1
CLOSEST PCI SLOT TO CPU

J7B1
PCI CONN2_2 CONN



CAD NOTE:
MAKE PLACEMENT THE SAME AS ON THE EVAL BOARD
FOR TEST-POINTED, EMPTY RESISTOR SITES


DESIGN NOTE:
PCI SLOT1 = PCI DEVICE FUNCTION 00H
= PCI DEVICE NUMBER 0H
= IDSEL VALUE AD16

DRAWING


PCI SLOT 1

| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: PCI SLOT 1 | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:28 2003 |
| SHEET: 40 | |

SPARE SECTIONS







PCI PULL-UPS




DRAWING

| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| PCI TERMINATION | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 41 |
| LAST REVISED: Tue May 06 11:25:29 2003 | |

SMB ADDRESS: 110
 WRITE AC
 READ AD



| | | | |
|--|--|--|--------------|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | CNR | |
| DRAWING | | LAST REVISED: | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | Tue May 05 11:25:30 2003 | SHEET: 42 |



| | | |
|------------------------|--------------------------|--|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD |
| PAGE TITLE: | | 82547E1/82562EZ(EX)(ET)(EM) |
| INTEL | PLATFORM APPS ENG. | LAST REVISED: |
| 1900 PRAIRIE CITY ROAD | FOLSOM, CALIFORNIA 95630 | Tue May 05 11:25:30 2003 |
| REV: | SHEET: | 43 |

DRAWING

D

C

B


A

D

C

B

A




| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) B85G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| B2547EI/82562EZ<EX><ET> POWER CONNECTIONS | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:31 2003 |
| | SHEET: 44 |

DRAWING


LAN CRYSTAL

CAD NOTE:
MINIMIZE XTAL TRACES
DO NOT PLACE OR ROUTE NEAR PLANE SPLIT




LAN DECOUPLING

DESIGN NOTE:
DECOUPLING CAPS SHARE BETWEEN
82562EZ & 82547EI
VOLTAGE NETS




DESIGN NOTE:

DEPENDING ON POWER DELIVERY
IN LAYOUT, CAPS MAY BE ADDED
TO BALANCE OUT HIGH FREQUENCY
RESPONSE




DESIGN NOTE:
UNSTUFF FOR 82562EZ



82562EZ EEPROM


STUFF THIS EEPROM ONLY WITH 82562EZ.
SKUS. PLACE NEAR ICH

DESIGN NOTE:
IN ABSENCE OF CNR, THIS RESISTOR MAY BE REMOVED




82547EI EEPROM

CAD NOTE:
PLACE EEPROM NEAR LAN CONTROLLER.




STUFFING OPTIONS FOR LED ENABLING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| LAN EEPROMS/DECOUPLING/LED | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:32 2003 |
| SHEET: | 45 |


DRAWING

LAN CONNECTOR




STUFF A74307-001 FOR 82547E1
STUFF A74314-002 FOR 82562EZ

LED DECOUPLING




DIFFERENTIAL PAIR TERMINATIONS




| | |
|--|--------------------------|
| SCHEMATIC TITLE: | |
| INTEL(R) B65G/B65PE/B65P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| LAN CONNECTOR/DECOUPLING | |
| INTEL PLATFORM APPS ENG. | LAST REVISED: |
| 1900 PRAIRIE CITY ROAD | |
| FOLSOM, CALIFORNIA 95630 | Tue May 05 11:25:32 2003 |
| | SHEET: 46 |

DRAWING

LAN CSA INTERFACE REFERENCE




GMCH CSA INTERFACE REFERENCE




| | |
|---|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: CSA INTERFACE REFERENCE | REV: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:33 2003 |
| SHEET: 47 | |

DRAWING



INTEL (R) 865G/865PE/865P CHIPSET REFERENCE BOARD
 PAGE TITLE: **AUDIO CODEC** REV:
 INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD, FOLSOM, CALIFORNIA 95630
 LAST REVISED: Tue May 06 11:25:33 2003 SHEET: 48

DRAWING




KEEP CAPS AS CLOSE AS POSSIBLE TO AC97 CODEC

CODEC FILTER CAPS: 9752, 9758, 1980, 1981A, 1981B, ALC650, ALC202, ALC250


| | | |
|---|---|--------------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: CODEC FILTERING CAPS | | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:34 2003 | SHEET: 49 |

DRAWING




| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| LINE IN & ATAPI HEADER | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:35 2003 |
| SHEET: 50 | |

DRAWING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| TRUE LINE OUT | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:35 2003 |
| | SHEET: 51 |



DRAWING




CAD NOTE:
VOID GRND PLANE
CONNECT THICK TRACE
TO GROUND ON AUDIO_NET

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| FP AUDIO HEADER AND MIC IN | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:36 2003 |
| SHEET: | 52 |

DRAWING




6 CHANNEL
AUDIO HEADER




| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: AUDIO OUTPUTS/6 CHANNEL HEADER | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:37 2003 |
| | SHEET: 53 |

DRAWING

LINE OUT JACK SENSING



HEADPHONE JACK SENSING





DRAWING


| | | |
|---|---|--------------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: AUDIO JACK SENSING | | REV: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:37 2003 | SHEET: 54 |

PLACE IN TOP LEFT CORNER OF BOARD

REGULATOR THERMAL TAB SHOULD BE SOLDERED TO A COPPER PAD THAT IS LARGE ENOUGH TO ALLOW 5 TO 10 GROUND VIAS AROUND THE COMPONENT FOR COOLING




NOTE: LAYOUT SHOULD GO FROM PIN 2 TO CAPS AND THEN THROUGH SEVERAL VIAS TO U_SP0_AUD_ANALOG




| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| AUDIO VREG | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 55 |
| LAST REVISED: Tue May 06 11:25:38 2003 | |

DRAWING

SECURITY: TPM (TRUSTED PLATFORM MODULE)





CAD NOTE:
 CK_P_33M_TPM SHOULD
 HAVE 20MIL SPACING
 P_PCI_RST* SHOULD
 HAVE 20 MIL SPACING
 LAD(3..0) HAS 5 MIL
 SPACING BETWEEN OTHER LAD
 SIGNALS, BUT 10 MILS TO ALL
 OTHER SIGNALS.



CAD NOTE:
 PLACE ONE PER POWER
 PIN NEXT TO PIN.

| | | | |
|--|--|--|--------------|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | TPM (TRUSTED PLATFORM MODULE) | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | LAST REVISED: Tue May 06 11:25:36 2003 | |
| DRAWING | | REV: | SHEET: 56 |






| | | |
|--|---|--------------|
| SCHEMATIC TITLE: | | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | SATA CONNECTORS | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:39 2003 | SHEET: 57 |

DRAWING



| RECOVER/CONFIGURE HEADER | MODE |
|--------------------------|-----------|
| JUMPER ON 1-2 * | NORMAL |
| JUMPER ON 2-3 | CONFIGURE |
| JUMPER REMOVED | RECOVERY |
| * DEFAULT JUMPER SETTING | |

CONFIGURE = SAFE MODE



| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| FIRMWARE HUB | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 58 |
| LAST REVISED: Tue May 06 11:25:39 2003 | |

DRAWING





| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| SIO (1 OF 2) | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:40 2003 |
| DRAWING | SHEET: 59 |

D

C

B

A




| | | | |
|--|--|---|--------|
| SCHEMATIC TITLE: | | INTEL (R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | SIO (2 OF 2) | |
| DRAWING | | LAST REVISED: | SHEET: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | Tue May 06 11:25:40 2003 | 60 |

D

C

B

A



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| FLOPPY CONNECTOR | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:41 2003 |
| DRAWING | SHEET: 61 |

D

C

B


A

D

C


B

A



| | | | |
|--|--|--|--------------|
| SCHEMATIC TITLE: | | INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | ATX DOUBLE-STACKED | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | LAST REVISED: Tue May 06 11:25:42 2003 | SHEET: 62 |



DRAWING



SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD
 PAGE TITLE: PARALLEL PORT
 REV: SHEET: 63
 INTEL PLATFORM APPS ENG. LAST REVISED: Tue May 06 11:25:42 2003
 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630

DRAWING


DO NOT USE NATIONAL OR GOLDSTAR PARTS OF THIS BASE P/N





| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| SERIAL PORT | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:43 2003 |
| DRAWING | SHEET: 64 |

CAD NOTE:
SOUTHEAST THERMAL ZONE SENSOR
PLACE BELOW DIMMS


CAD NOTE:
10MIL TRACE ON SE_ZONE_TDN AND _TDP



ALL STUFFED IF HECETA6
ALL EMPTY IF HECETA4




ALL STUFFED IF HECETA4
ALL EMPTY IF HECETA6



| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: HECETA | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:44 2003 |
| SHEET: 65 | |

DRAWING



| | |
|--|--------------------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| SPEAKER | |
| INTEL PLATFORM APPS ENG. | LAST REVISED: |
| 1900 PRAIRIE CITY ROAD | Tue May 06 11:25:44 2003 |
| FOLSOM, CALIFORNIA 95630 | SHEET: |
| | 66 |

DRAWING

D

C

B


A

D



C

B


A




BOM=CORE_STDFNTPNL_E




| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| FRONT PANEL HDR | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:45 2003 |
| DRAWING | SHEET: 67 |



REAR CHASSIS FAN (PLACE ABOVE/RIGHT CPU SOCKET)




FRONT CHASSIS FAN (PLACE LOWER LEFT CORNER OF PLATFORM)





| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| FAN CONTROL | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:45 2003 |
| SHEET: | 68 |

DRAWING




STITCHING CAPS



DESIGN NOTE:
TO PROTECT CLK LINE
SWITCHING PLANES

POWER CONNECTOR DECOUPLING




| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| STANDARD POWER CONNECTOR | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 69 |
| LAST REVISED: Tue May 06 11:25:46 2003 | |

DRAWING

CAD NOTE:
 MAKE TRACE WIDTH 12 MILS
 ON SC2614_2
 CONNECTED DOWNSTREAM OF UTT BULK
 CAD NOTE:
 MAKE TRACE WIDTH A 50 MIL SHAPE
 ON SC2614_5 & SC2614_6
 CAD NOTE:
 MAKE TRACE WIDTH 12 MILS ON
 SC2614_1
 CAD NOTE:
 MAKE TRACE WIDTH 18 MILS ON
 SC2614_7

BOM NOTE:
 MODIFIED TO C20095-001



4_DIMM3_IN_1
 2P5_VREG
 (W/STBY)
 1P25V_VREG









| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: 2P5_VREG AND 1P25V_VREG | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:47 2003 |
| | SHEET: 70 |

DRAWING

D

D

PB MOUNTING HOLES



C

C

B

B

A


A

DRAWING

| | | |
|---|---|--------------|
| SCHEMATIC TITLE: | | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | PB MOUNTING HOLES | REV: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:47 2003 | SHEET: 71 |



BATTERY

BOM=VREG
ROOM = VREG UNLESS SPECIFIED




NOTES:

| | | |
|-------------|-------|-------|
| USB/PS2WAKE | A & B | C & D |
| S3 ONLY | STUFF | EMPTY |
| S3, S4, S5 | EMPTY | STUFF |



PCI VAUX

| | |
|---|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: WAKE ON PS2 & USB (BACK PANEL RIGHT) | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | REV: LAST REVISED: Tue May 06 11:25:48 2003 |
| DRAWING | SHEET: 72 |



NOTE: .1 INCH COPPER ON DRAIN AND SOURCE

VREG_USB MUST BE SPLIT AMONGST ALL USB CHANNELS. DO NOT DAISY CHAIN
 PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR

PLACE AS CLOSE AS POSSIBLE TO USB CONNECTOR
 <BACK PANEL MID>

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| WAKE ON PS2 AND USB | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:48 2003 |
| DRAWING | SHEET: 73 |

D

D

C


C

B

B

A

A



NOTE: .1 INCH COPPER ON DRAIN AND SOURCE

CAD NOTE:
PLACE THERMISTOR
NEAR MAGJACK CONN



VREG_USB MUST BE SPLIT
AMONGST ALL USB CHANNELS.
DO NOT DAISY CHAIN

PLACE AS CLOSE AS POSSIBLE
TO USB CONNECTOR
VREG_USB_BP_LEFT

MAGJACK CONN.
(BACK PANEL LEFT)

| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| WAKE ON USB AND MAGNETICS JACK | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:49 2003 |
| SHEET: 74 | |

DRAWING



| | | |
|---|---|--------------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: 3.3V STANDBY & 1.7V DAC | | REV: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:50 2003 | SHEET: 75 |

DRAWING

D

C

B


A

D

C

B

A



CAD NOTE:
ONE FOR EACH PCI SLOT

CAD NOTE:
ONE FOR EACH PCI SLOT
ONE FOR AGP CONN

CAD NOTE:
PLACE @
AGP CONN


CAD NOTE:
ONE FOR EACH PCI SLOT
ONE FOR AGP CONN

CAD NOTE:
ONE FOR EACH PCI SLOT



DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: UREG BULK DECOUPLING | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:50 2003 |
| SHEET: 76 | |

1.2V LAN REGULATION



1.8V LAN REGULATION



| | |
|---|---|
| SCHEMATIC TITLE: INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: LAN VREG/PROCESSOR SELECT | REV: |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:51 2003 |
| DRAWING | SHEET: 77 |

D

C

B




A

D

C


B

A



FROM PAGE 15

| | | | |
|--|--|--|--|
| SCHEMATIC TITLE: | | INTEL(R) B65G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | | 1.5V CORE | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | | LAST REVISED: Tue May 06 11:25:52 2003 | |
| DRAWING | | SHEET: 78 | |





DESIGN NOTE: EMPTY SITE (PADS OVERLAP)
 R4P1
 00HM
 SM EMPTY
 CAD NOTE: SINGLE POINT CONNECTION BETWEEN GND AND A_GND CLOSE TO CONTROLLER

DESIGN NOTE: EMPTY SITE (PADS OVERLAP)
 R3R1
 00HM
 SM EMPTY
 CAD NOTE: SINGLE POINT CONNECTION BETWEEN UCCP AND UCCP_SENSE CLOSE TO CONTROLLER

DESIGN NOTE: EMPTY SITE (PADS OVERLAP)
 R3R2
 00HM
 SM EMPTY
 CAD NOTE: SINGLE POINT CONNECTION BETWEEN GND AND GND_SENSE CLOSE TO SOCKET NW CORNER


| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CPU VREG | |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:53 2003 |
| SHEET: | 79 |

DRAWING



| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CPU VREG | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:53 2003 |
| | SHEET: 80 |

DRAWING




DRAWING

| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| CPU VREG | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: B1 |
| LAST REVISED: Tue May 06 11:25:54 2003 | |


CAD NOTE: PLACE AS MANY 1206 CAPACITORS AS POSSIBLE WITHIN CPU CAVITY

PLACEMENT NOTE FOR 1206:
 PLACE 11 NORTH OF SOCKET (STUFF 6)
 PLACE 12 INSIDE CPU SOCKET (STUFF ALL)
 PLACE 9 SOUTH OF SOCKET (UNSTUFF ALL)


81 IN UCCP




NORTHERN DECOUPLING



SOCKET DECOUPLING




SOUTHERN DECOUPLING



628955-024
 PLACE NORTH OF SOCKET
 MODIFIED TO -027 UNTIL SPEC AND MODEL AVAILABLE

69 IN VREG_12V_POWER

L4B1
 1UH
 IND
 A83634-001




VREG_12V_FILTERED 80 81

A46887-012


DRAWING

| | |
|--|---|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: CPU DECOUPLING | REV: |
| INTEL PLATFORM APPS ENG. 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:54 2003 |
| SHEET: 82 | |


VID JUMPER RESISTORS



PASSIVE BLEED CIRCUIT



POWER RAIL STATUS LED'S




| | |
|--|---|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| PASSIVE BLEED CRKT/STATUS LEDS/FRNT PANEL SWITCHES/VID JMPRS | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:55 2003 |
| | SHEET: 83 |

DRAWING

D


D

402




<G>MCH CUB DECOUPLING

<G>MCH BACK DECOUPLING




402

<G>MCH CUB DECOUPLING




402

<G>MCH CUB DECOUPLING




402

<G>MCH CUB DECOUPLING




402

<G>MCH DECOUPLING



402

SM DECOUPLING




| | | |
|--|--|---|
| SCHEMATIC TITLE: | | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: | BACKSIDE CAPS | REV: |
| INTEL | PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 05 11:25:56 2003 |
| DRAWING | | SHEET: 84 |

B

B

A


A



| | | |
|--|---|--------------|
| SCHEMATIC TITLE: INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | | |
| PAGE TITLE: VR THERMAL CIRCUITRY | REV: | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | LAST REVISED: Tue May 06 11:25:56 2003 | SHEET: 85 |

DRAWING

ITP/DPFLEX CONNECTOR



DESIGN NOTE:
INCLUDES STUFFING OPTIONS FOR 75MHZ ITP.

CAD NOTE:
ROUTE H_TCK FROM THE TCK PIN OF THE CONNECTOR TO THE PROCESSOR PIN.
FBO TAPS INTO THE H_TCK SIGNAL (CLOSE TO THE TCK PIN OF THE CONNECTOR).
SEE ROUTING GUIDELINES FOR LENGTH MATCHING REQUIREMENTS.

DRAWING

| | |
|--|--------------|
| SCHEMATIC TITLE: | |
| INTEL(R) 865G/865PE/865P CHIPSET REFERENCE BOARD | |
| PAGE TITLE: | REV: |
| ITP | |
| INTEL PLATFORM APPS ENG, 1900 PRAIRIE CITY ROAD FOLSOM, CALIFORNIA 95630 | SHEET: 86 |
| LAST REVISED: Tue May 06 11:25:57 2003 | |