



Intel[®] 80960 QUICK*val*

Quick Reference Card

January 2001



Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel® products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel® products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 80960 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, 2001

*Other names and brands may be claimed as the property of others.

Contents

1.0	Where Do I Start?	5
1.1	For Intel® i960® Rx Processor Developers: Which Strategy Should You Use? ...	6
1.2	Writing Assembly with the 80960Rx Strategy	7
1.3	Writing Assembly without the 80960Rx Strategy	7
2.0	QUICKreference Contact Guide	8
2.1	Important Phone Numbers	8
2.2	Important E-Mail Addresses	8
2.3	Important Internet Sites	8
3.0	QUICKval Example Programs	9
4.0	Intel® i960® Cx/Jx/Hx Processor Features Summary	13

Figures


1	If You Have an Intel® i960® Rx Processor QUICKval Kit.....	5
2	If You Have an Intel® i960® Hx/Jx/Cx/Sx Processor QUICKval Kit.....	6

Tables

3-1	Programs/Source Files Needed	9
3-2	Processor/Compile Line	12
4-3	Feature/Devices	13
4-4	Intel® i960® Processor Features Summary.....	14

1.0 Where Do I Start?


Figure 1. If You Have an Intel® i960® Rx Processor QUICKval Kit



NOTES:

1. All chapter references refer to "Getting Started with the 80960 QUICKval Kit".
2. See Section 1.1, "For Intel® i960® Rx Processor Developers: Which Strategy Should You Use?" on page 6 for more information.

Figure 2. If You Have an Intel® i960® Hx/Jx/Cx/Sx Processor QUICKval/Kit



NOTE:

1. All chapter references refer to "Getting Started with the 80960 QUICKval Kit".

1.1 For Intel® i960® Rx Processor Developers: Which Strategy Should You Use?

When writing software for the 80960RP/RD processors, you have two choices for the architecture setting that you use when generating code. You can specify the 80960Rx architecture ("80960Rx Strategy"), or you can specify the 80960JF architecture ("80960Jx Strategy"). Use these questions to help you decide which of the two development paths you should follow:

1. How important is forward-compatibility with future 80960 processors? Use the 80960Rx Strategy if you wish to minimize the effort involved in moving to future 80960Rx processors.
2. Will you be writing your code from scratch? When writing new applications, follow the 80960Rx Strategy when possible. Tests have shown that there is seldom a significant performance or code size penalty.
3. How important is backward-compatibility with other 80960 core processors (e.g., 80960Kx/Cx/Jx)? If you have legacy code that you wish to use with the 80960Rx processors, you may wish to use the 80960Jx Strategy. This gives the most flexibility in terms of available instructions and addressing modes.
4. How much low-level processor access do you need? If you need access to low-level processor resources beyond that provided in the updated assembler pseudo-instructions, you must use the 80960Jx Strategy.

1.2 Writing Assembly with the 80960Rx Strategy

- Use -ARx (e.g., -ARP) switch to get CTOOLS 80960Rx Strategy enhancements.
- If migrating code written for other 80960 core processors, use the xlate960 utility as a starting point.

xlate960: generates 80960Rx Strategy compatible code to replace instructions and addressing modes that appear in the 80960JF processor only.

- If you need to use some 80960JF processor specific features not supported in the 80960Rx Strategy, use the new assembler pseudo-instructions whenever possible. The assembler pseudo-instructions provide an architecture-independent method of performing some of the more common low-level processing operations.

Benefit: The pseudo-instructions should not require modification when the source code is re-assembled for future 80960Rx processors.

1.3 Writing Assembly without the 80960Rx Strategy

- Use -AJF switch to write code that is designed for the 80960JF-based Rx (e.g., 80960RP/RD) processors only. You can still simplify future migration efforts by staying within the boundaries of the 80960Rx Strategy whenever possible.
- For low-level processor functionality, you may wish to use the new assembler pseudo-instructions. This eases future migration without excluding use of 80960Jx-Specific constructs.

Please refer to the *i960® Processor Assembler User's Guide* for more information.

2.0 QUICKreference Contact Guide

2.1 Important Phone Numbers

- Technical Support Group
1-800-628-8686
- Intel Literature Center
1-800-548-4725

2.2 Important E-Mail Addresses

- 80960 Technical Support Group
- 960tools@intel.com

2.3 Important Internet Sites

- Embedded Design Products
<http://developer.intel.com/design/product.htm>
- Technical Support Page
<http://developer.intel.com/design/i960/index.htm>
- i960® Processor Software Tools Patches Page
<http://developer.intel.com/design/i960/patches/>

3.0 QUICKval Example Programs

Table 3-1. Programs/Source Files Needed (Sheet 1 of 3)

Description	Source Files Needed
<p>Hello World: Uses simple printf statement to verify system integrity.</p>	<p><i>hello.c</i>: source <i>filesystem.c</i>: system file</p>
<p>Memory Test: Used for system verification of external memory. The programs perform byte, short, or word writes to external memory, and then they check the addresses written for correctness.</p>	<p><i>memtst8.c</i>: 8-bit memory test <i>memtst16.c</i>: 16-bit memory test <i>memtst32.c</i>: 32-bit memory test <i>system.c</i>: system file</p>
<p>Data Cache: Uses the Minimum Edit Distance Algorithm to demonstrate the effectiveness of the on-chip data cache. This example also shows how to enable and disable the data cache; furthermore, it demonstrates how to configure an area of memory for caching.</p>	<p><i>dcache.c</i>: source file <i>system.c</i>: system file</p>
<p>Instruction Cache: Uses simple loop to demonstrate how to enable and disable the instruction cache. It also highlights the performance advantage obtained when using the on-chip instruction cache.</p>	<p><i>loop.c</i>: source file <i>system.c</i>: system file</p>
<p>External Interrupts: Shows how to configure the Cyclone board timers to trigger hardware interrupts. This is also an example of using interrupt handlers and placing the handlers in the interrupt table.</p>	<p><i>cyint.c</i>: source file <i>asm_fns.s</i>: interrupt handler-SX <i>int_proc.s</i>: interrupt handler-allprocessors but SX <i>t85c36.c</i>: eval board timer file <i>system.c</i>: system file</p>
<p>Internal Interrupts: Simple timer example that is used to show how to overlay the memory mapped registers with a structure to program the on-chip timers. It also includes routines to instruct you on how to set up interrupt routines using the timers.</p>	<p><i>timrcntr.c</i>: source file <i>timers.c</i>: on-chip timer file <i>system.c</i>: system file</p>
<p>Halt Mode: This program shows how to make the processor enter halt mode, a power saving state that reduces energy consumption and heat dissipation as it waits to continue code execution. The example uses the on-chip timers to trigger interrupts and "wake" the processor.</p>	<p><i>halt.c</i>: source file <i>inremen.s</i>: interrupt handler <i>system.c</i>: system file</p>
<p>Fault Handling: Shows the steps taken in setting up the fault handling procedures in the fault and system procedure tables. The faults shown are : arithmetic, constraint, operation, protection, parallel, & type.</p>	<p><i>fault.c</i>: source file <i>flt_proc.c</i>: fault procedures <i>asm_flt.s</i>: assembly functions to help generate fault <i>ssystem.c</i>: system file</p>
<p>Register Cache: Demonstrates the use of the on-chip register cache in reducing the interrupt latency for high priority interrupts.</p>	<p><i>reg_int.c</i>: source file <i>low_int.s</i>: interrupt handler for low priority <i>high_int.s</i>: interrupt handler for high priority <i>system.c</i>: system file</p>
<p>CheckSum: Uses typical checksum routine to show how to add benchmarking routines into source code. It is then used to show you the performance advantage of optimizing compilers and two-pass compilations.</p>	<p><i>chksum.c</i>: source file <i>system.c</i>: system file</p>

Table 3-1. Programs/Source Files Needed (Sheet 2 of 3)

<p>DMA (80960Cx):</p> <p>Provides an example of programming the DMA controller of the 80960CX microprocessor. This example is setup for block mode chaining transfer.</p>	<p><i>dma.c</i>: source file</p> <p><i>int_rout.c</i>: DMA interrupt handling routines</p> <p><i>dma.s</i>: will configure DMA channel 0 and provide chainedlinked buffers</p> <p><i>system.c</i>: system file</p>
<p>DMA (80960Rx) Tutorial:</p> <p>Demonstrates how to set-up the DMA controller, the Primary Address Translation Unit (ATU), the Secondary ATU, and the PCI-To-PCI Bridge Unit.</p>	<p><i>rpdma.c</i>: source file</p>
<p>Messaging Unit Tutorial:</p> <p>Demonstrates the messaging unit of the 80960Rx processor</p>	<p><i>hostcode.c</i>: source file</p> <p><i>rp_code.c</i>: source file</p>
<p>Cave Tutorial:</p> <p>Uses a tic tac toe game to show how to reduce target memory requirements. The text sections of compressed and uncompressed tic tac toe executables are compared. Additionally, this example demonstrates how to specify functions for compression.</p>	<p><i>ttt.c</i>: source file</p>
<p>Profiling Lab:</p> <p>Teaches you how to use some of CTOOLS advanced profiling features.</p>	<p><i>chksum.c</i>: Source file</p>
<p>Self-Contained Profile Tutorial:</p> <p>Teaches you how to create a self-contained profile that captures the program structure and associates it with the program counters from a raw profile. When the source program changes, the global decision making step interpolates or stretches the counters in the self-contained profile to fit the changed program.</p>	<p><i>quick.c</i>: Source file</p>
<p>Incremental Profiling Tutorial:</p> <p>Teaches you how to profile a program in pieces and then re-combine them later, a useful methodology when the target execution environment is memory limited</p>	<p><i>fault.c</i> <i>flt_proc.c</i></p> <p><i>asm_flt.s</i> <i>system.c</i>: Source files</p>
<p>Local Optimizations:</p> <p>Shows how to use the C compiler with high levels of static optimization for improved runtime performance.</p>	<p><i>chksum.c</i> <i>system.c</i>: Source files</p>
<p>Global Optimizations:</p> <p>Shows how to use program-wide optimizations of the C compiler for increased performance.</p>	<p><i>chksum.c</i> <i>system.c</i>: Source files</p>
<p>C++ Local Optimizations:</p> <p>Shows how to use the C++ compiler with high levels of static optimization for improved runtime performance.</p>	<p><i>optimize.cpp</i>: Source file</p>
<p>C++ Global Optimizations:</p> <p>Shows how to use program-wide optimizations of the C++ compiler for increased performance.</p>	<p><i>optimize.cpp</i>: Source file</p>
<p>C++ Virtual Function Optimizations:</p> <p>In many situations, a call to a virtual function can be replaced by a direct call to a member function, and, if possible, it may be inlined at the call site. This improves the runtime performance of the code.</p>	<p><i>optimize.cpp</i>: Source file</p>
<p>C++ Cave Tutorial:</p> <p>Uses a C++ program to show how to reduce target memory requirements. The text sections of compressed and uncompressed C++ executables are compared. Additionally, this example demonstrates how to specify functions for compression.</p>	<p><i>cavecpp.cpp</i>: Source file</p>

Table 3-1. Programs/Source Files Needed (Sheet 3 of 3)

<p>xlate960 Assembly Language Converter Tutorial: Shows you how you can use xlate960 to convert assembly language code written for one 80960 processor family member to that of another.</p>	<p><i>xlt.s</i>: Source file</p>
<p>80960 Processor Assembler Pseudo-Instruction Support Tutorial: A tutorial that shows you how to use the new pseudo-ops that have been added to the assembler.</p>	<p><i>pseudop.c</i>: Source file</p>
<p>Linker Directive Language: A hyperlinked manual that describes the linker command options.</p>	
<p>Linker Consumption Tutorial: Shows the ability of the linker, gld960, to consume b.out-format, COFF, or ELF object files and libraries in any combination.</p>	<p><i>cyint.c int_proc.s</i> <i>t85c36.c system.c</i>: Source files</p>
<p>Debugging with gdb960 Tutorial: Uses the Go Fish card game to teach a few useful debugger commands.</p>	<p><i>fish.c</i>: source file <i>system.c</i>: system file</p>
<p>ELF/DWARF Debugging Format Tutorial: Demonstrates that at the highest level of module-local optimization, it is possible to set a breakpoint on an in-line function.</p>	<p><i>swap.c</i>: Source file</p>
<p>C++ DWARF-2 Debugging Format Tutorial: Demonstrates that at the highest level of module-local optimization, it is possible to debug aC++ application.</p>	<p><i>cppdwarf.cpp</i>: Source file</p>
<p>Retargeting MON960: The Retargeting MON960 chapter is hyperlinked for your convenience.</p>	
<p>Writing Flash Tutorial: Demonstrates how to update the version of MON960 on your evaluation board.</p>	
<p>80960Rx Processor Initialization Code: Shows the Memory Controller, System Init, and Hardware Init Code.</p>	
<p>80960 Family Benchmark: Used to compare your processor's performance with other i960 family members.</p>	<p><i>chksum.c system.c</i>: Source files</p>
<p>Remote Evaluation Facility: Guides you through the use of this new benchmarking facility on the World-Wide Web.</p>	

Table 3-2. Processor/Compile Line

Processors Supported	Compile Line <arch> = RD, RP, HD, JF, CF, or SA
ALL	gcc960 -Fcoff -A<arch> -c hello.c system.c
ALL	gcc960 -Fcoff -A<arch> -c memtst*.c system.c NOTE: * refers to 8, 16, or 32.
80960Rx, 80960Hx, 80960Jx and 80960Cx	gcc960 -Fcoff -A<arch> -c dcache.c system.c
80960Rx, 80960Hx, 80960Jx and 80960Cx	gcc960 -Fcoff -A<arch> -c loop.c system.c
80960Hx, 80960Jx, 80960Sx and 80960Cx	80960Sx: gcc960 -Fcoff -ASA -ccyint.c asm_fns.s t85c36.c system.c Other: gcc960 -Fcoff -A<arch> -ccyint.c int_proc.s t85c36.c system.c
80960Hx and 80960Jx	gcc960 -Fcoff -A<arch> -ctimrcntr.c timers.c system.c
80960Jx	gcc960 -Fcoff -A<arch> -chalt.c incremen.s system.c
80960Hx, 80960Jx and 80960Cx	gcc960 -Fcoff -A<arch> -cfault.c flt_proc.c asmflt.s system.c
80960Hx and 80960Jx	gcc960 -Fcoff -A<arch> -creg_int.c low_int.s high_int.s system.c
ALL	gcc960 -Fcoff -A<arch> -O* -c chksum.c system.c NOTE: * refers to [0-4] depending on the level of static optimization.
80960Cx ONLY	gcc960 -Fcoff -ACF -c dma.c int_rout.c sdma.s system.c
80960Rx ONLY	NA
80960Rx ONLY	NA
ALL	NA
ALL	NA
ALL	NA
80960Hx, 80960Jx and 80960Cx	NA
ALL	NA
ALL	NA
ALL	NA
ALL	NA
ALL	NA
ALL	NA
80960Rx, 80960Jx	NA
80960Rx, 80960Hx, 80960Jx and 80960Cx	NA
ALL	NA
80960Hx, 80960Jx and 80960Cx	NA
ALL	gcc960 -Fcoff -A<arch> -cfish.c system.c
ALL	NA
ALL	NA
ALL	NA
ALL	NA
ALL	NA
RP	NA
80960Rx, 80960Hx, 80960Jx and 80960Cx	NA
80960Rx, 80960Hx, 80960Jx and 80960Cx	NA

4.0 Intel® i960® Cx/Jx/Hx Processor Features Summary

Table 4-3. Feature/Devices

Feature	80960Cx	80960Jx	80960Hx
Core	<ul style="list-style-type: none"> Superscalar (maximum 3 inst/clock) 	<ul style="list-style-type: none"> Scalar clock doubled clock tripled 	<ul style="list-style-type: none"> Superscalar (maximum 3 inst/clock) clock doubled clock tripled
External Bus	<ul style="list-style-type: none"> 32-bit demultiplexed address and data 	<ul style="list-style-type: none"> 32-bit multiplexed address/data 	<ul style="list-style-type: none"> 32-bit demultiplexed address and data parity on data
Instruction Cache	80960CA: <ul style="list-style-type: none"> 1 Kbyte 2-way 80960CF: <ul style="list-style-type: none"> 4 Kbyte 2-way 	80960JA/JF/JD: <ul style="list-style-type: none"> 4 Kbytes 2-way 80960JT: <ul style="list-style-type: none"> 16 Kbytes 2-way 	<ul style="list-style-type: none"> 16 Kbytes 4-way
Data Cache	80960CA: <ul style="list-style-type: none"> None 80960CF: <ul style="list-style-type: none"> 1Kbyte direct map write-through 	80960JA/JF/JD: <ul style="list-style-type: none"> 2 Kbytes direct map write-through 80960JT: <ul style="list-style-type: none"> 4 Kbytes direct map write-through 	<ul style="list-style-type: none"> 8 Kbytes 4-way write-through
Data RAM	<ul style="list-style-type: none"> 1 Kbyte mapped from 000H to 3FFH 	<ul style="list-style-type: none"> 1 Kbyte mapped from 000H to 3FFH 	<ul style="list-style-type: none"> 2 Kbytes mapped from 000H to 7FFH
Register Cache	<ul style="list-style-type: none"> 5 frames programmable to 15 frames (more than five used Data RAM) 	<ul style="list-style-type: none"> eight frames 	<ul style="list-style-type: none"> five frames programmable to 15 frames (more than five uses Data RAM)
Memory-mapped Registers	No	Yes	Yes
Direct Memory Access (DMA) Controller	Yes	No	No
Interrupt Controller	Yes	Yes	Yes
Guarded Memory Unit	No	No	Yes
Timers	None	Two	Two
Power Supply	<ul style="list-style-type: none"> 5V 	<ul style="list-style-type: none"> 5V 3.3V or 3.3V with 5V tolerant 	<ul style="list-style-type: none"> 3.3V 5V tolerant
JTAG	No	Yes	Yes

Table 4-4. Intel® i960® Processor Features Summary

Frequencies Supported	<ul style="list-style-type: none"> • 33 MHz, 3.3V Version (80960RP 33/3.3) • 66 MHz, 3.3V Version (80960RD 66/3.3) - Clock Doubled 80960JF Core
Compatibility	<ul style="list-style-type: none"> • Complies with <i>PCI Local Bus Specification</i>, Revision 2.1
High Performance 80960Jx Core	<ul style="list-style-type: none"> • Sustained One Instruction/Clock Execution • 4 Kbyte Two-Way Set-Associative Instruction Cache • 2 Kbyte Direct-Mapped Data Cache • Sixteen 32-Bit Global Registers • Sixteen 32-Bit Local Registers • Programmable Bus Widths: 8-, 16-, 32-Bit • 1 Kbyte Internal Data RAM • Local Register Cache (Eight Available Stack Frames) • Two 32-Bit On-Chip Timer Units
PCI-to-PCI Bridge Unit	<ul style="list-style-type: none"> • Primary and Secondary PCI Interfaces • Two 64-Byte Posting Buffers • Delayed and Posted Transaction Support • Forwards Memory, I/O, Configuration Commands from PCI Bus to PCI Bus
Two Address Translation Units	<ul style="list-style-type: none"> • Connects Local Bus to PCI Buses • Inbound/Outbound Address Translation Support • Direct Outbound Addressing Support
Messaging Unit	<ul style="list-style-type: none"> • Four Message Registers • Two Doorbell Registers • Four Circular Queues • 1004 Index Registers
Memory Controller	<ul style="list-style-type: none"> • 256 Mbytes of 32- or 36-Bit DRAM • Interleaved or Non-Interleaved DRAM • Fast Page-Mode DRAM Support • Extended Data Out and Burst • Extended Data Out DRAM Support • Two Independent Banks for SRAM/ROM/Flash (16 Mbytes/Bank; 8- or 32-Bit)
DMA Controller	<ul style="list-style-type: none"> • Three Independent Channels • PCI Memory Controller Interface • 32-Bit Local Bus Addressing • 64-Bit PCI Bus Addressing • Independent Interface to Primary and Secondary PCI Buses • 132Mbyte/sec Burst Transfers to PCI and Local Buses • Direct Addressing to and from PCI Buses • Unaligned Transfers Supported in Hardware • Two Channels Dedicated to Primary PCI Bus • One Channel Dedicated to Secondary PCI Bus
I/O APIC Bus Interface Unit	<ul style="list-style-type: none"> • Multiprocessor Interrupt Management for Intel Architecture CPUs (Intel® Pentium® and Intel® Pentium® Pro Processors) • Dynamic Interrupt Distribution • Multiple I/O Subsystem Support
I2C Bus Interface Unit	<ul style="list-style-type: none"> • Serial Bus • Master/Slave Capabilities • System Management Functions
Secondary PCI Arbitration Unit	<ul style="list-style-type: none"> • Supports Six Secondary PCI Devices • Multi-priority Arbitration Algorithm • External Arbitration Support Mode
Private PCI Device Support	<ul style="list-style-type: none"> • SuperBGA* Package • 352Ball-Grid Array (HL-PBGA)