Intel[®] E7501 Scalable Performance Board Development Kit

User's Manual

February 2003

Order Number: 273844-001

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel[®] E7501 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, Hyper Threading, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Iogo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside Iogo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play Iogo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX Iogo, Optimizer Iogo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation, 2003

int_el_® Contents

1 About This Manual			.9
	1.1 1.2 1.3	Content Overview	.9 10 12 12 12 12
	1.5	Related Documents	13
2	Gettir	ng Started	14
	 2.1 2.2 2.3 2.4 2.5 2.6 2.7 	Overview	14 15 16 16 17 21 22 29
3	Theor	v of Operation	30
	3.1 3.2 3.3 3.4	Block Diagram Thermal Management. System Features. System Features. 3.3.1 Intel [®] Xeon™ Processor. 3.3.2 Intel [®] E7501 Chipset 3.3.3 Boot ROM. 3.3.4 System I/O. 3.3.5 Expansion Slots and I/O Connectors. 3.3.6 Post Code Debugger 3.3.7 In-Target Probe (ITP). 3.3.8 Clock Generation 3.3.9 Power Supply Requirements Battery Requirements State of the state o	30 31 31 33 35 35 36 37 37 37 38 38
4	Hardv	vare Reference	39
	4.1 4.2	Chipset Components	40 41 41 43 44 44 44
	4.3	On-Board Connectors	44 45 47

Contents

intel

		4.3.3	IDE Connector	48
		4.3.4	Floppy Drive Connector	48
		4.3.5	ITP32B Connector	49
		4.3.6	Front Panel Connector	49
		4.3.7	Fan Connectors	50
		4.3.8	BMC Connector	50
	4.4	DDR SI	DRAM Slots	50
	4.5	Jumper	S	51
		4.5.1	SMBUS Headers	52
	4.6	Buttons		53
	4.7	Periphe	eral Connectors	53
		4.7.1	Dual Stacked USB Connector	54
		4.7.2	PS/2-Style Mouse and Keyboard Connectors	54
		4.7.3	VGA Port	54
		4.7.4	Parallel Port	55
		4.7.5	Serial Ports	56
		4.7.6	Gigabit Ethernet RJ-45 Connector	56
5	BIOS	Overvie	NA/	57
5	500			
	5.1	Power-	On and Configuration	57
		5.1.1	Power On	57
		5.1.2	BIOS Setup Configuration	58
		5.1.3	Help on Options	58
		5.1.4	Main Setup	58
		5.1.5	Advanced Setup	59
		5.1.6	Boot Setup	60
		5.1.7	Chipset Setup	60
		5.1.8	Exit	61
	5.2	Updatin	ig the BIOS	62
	5.3	Irouble	shooting	62
		5.3.1	Error Messages	62
		5.3.2	Status Codes	62
		5.3.3	Fatal Error Codes	62
6	P64H2	2 Riser (Card	64
	6.1	Introduc	ction	64
	6.2	Hardwa	re Installation	66
	6.3	Hardwa	re Configuration	69
		6.3.1	Jumper Settings	69
		6.3.2	Hot Plug and Bootable Devices	70
			C C	

Figures

1	Assembled Board/Component Stand, Front View	24
2	Assembled Board/Component Stand, Top View	24
3	Mounting Hardware Installation Order	25
4	Processor Assembly Components	26
5	Installed MCH Heatsink	27
6	Block Diagram	30
7	Board Layout Diagram	39
8	Peripheral Connectors	53
9	P64H2 Riser Card Block Diagram	64
10	P64H2 Riser Card Topology	65
11	Inserting PCI/PCI-X Cards into the Slots on the Riser Card	66
12	Installing the P64H2 Riser Card	67
13	Installing the Bracket	68
14	Inserting the PCI/PCI-X Card into Slot J23	69

Contents



Tables

1	Related Documents	13
2	Additional Hardware	21
3	Jumper Settings	22
4	System Clocks	38
5	Chipset and Major Board Components	40
6	Expansion Slots and Sockets	40
7	32-bit 5V PCI Connector Pinout (J11)	41
8	64-bit 3.3V PCI-X Connector Pinout (J20, J21, J23, J24, J25, J12)	42
9	HI 2.0 Extension Pinout (J12)	43
10	On-Board Connectors	44
11	WTX Main Power Connector (J100)	45
12	WTX Additional Power Connector (J101)	46
13	WTX 12VDIG VRM/D2D Output Power Connector (J102)	46
14	68-pin Single-Ended/Low Voltage Differential SCSI Connector Pinout (J37, J38)	47
15	IDE Connector Pinout (J16)	48
16	Floppy Drive Connector Pinout (J34)	48
17	Front Panel Connector (J43)	49
18	DDR SDRAM Slots	50
19	Jumpers	51
20	SMBUS 0 VSBY5 (JP38)	52
21	SMBUS 1 VCC3 (JP39)	52
22	SMBUS 2 VCC3 (JP40)	53
23	SMBUS 3 VCC3 (JP41)	53
24	Buttons	53
25	USB Connector Pinout	54
26	PS/2-Style Mouse and Keyboard Pinout	54
27	VGA Port Signals	54
28	Parallel Port Connector Pinout	55
29	Serial Port Connector Pinout	56
30	Gigabit Ethernet RJ-45 Connector Pinout	56
31	P64H2 Setup Options	61
32	Board-Specific Fatal Error Codes	63
33	Channel A Jumper Settings J1	69
34	Channel B Jumper Settings J2 and J3	70
35	Bill of Materials	/1

Revision History

Date	Revision	Description
February 2003 001		Initial release of this document.

intel®

This page intentionally left blank.

This manual tells you how to set up and use the evaluation board and other components included in your Intel[®] E7501 Scalable Performance Board Development Kit.

1.1 Content Overview

Chapter 1, "About This Manual" – This chapter contains a description of conventions used in this manual and instructions for obtaining literature and contacting customer support.

Chapter 2, "Getting Started" – Provides complete instructions on how to configure the evaluation board and processor assembly by setting jumpers, connecting peripherals, providing power, and configuring the BIOS.

Chapter 3, "Theory of Operation" - This chapter provides information on the system design.

Chapter 4, "Hardware Reference" – This chapter provides a description of jumper settings and functions, and pinout information for each connector.

Chapter 5, "BIOS Overview" – This chapter describes how to configure the BIOS for your system configuration. A summary of all BIOS menu options is provided.

Chapter 6, "P64H2 Riser Card" – This chapter provides installation instructions for the P64H2 Riser Card, an optional item which may be included in this development kit.

Appendix A, "Bill of Materials" – This appendix contains the bill of materials for the evaluation board.

Appendix B, "Schematics" – This appendix contains schematics for selected connectors and subsystems for the evaluation board.



1.2 Text Conventions

The following notations may be used throughout this manual.

#	The pound symbol (#) appended to a signal name indicates that the signal is active low.	
Variables	Variables are shown in italics. Variables must be replaced with correct values.	
Instructions	Instruction mnemonics are shown in uppercase. When you are programming, instructions are not case-sensitive. You may use either upper- or lowercase.	
Numbers	Hexadecimal numbers are represented by a string of hexadecimal digits followed by the character H. A zero prefix is added to numbers that begin with A through F. (For example, FF is shown as 0FFH.) Decimal and binary numbers are represented by their customary notations. (That is, 255 is a decimal number and 1111 1111 is a binary number. In some cases, the letter B is added for clarity.)	
Units of Measure	The following abbreviations are used to represent units of measure:	
А	amps, amperes	
Gbyte	gigabytes	
GHz	gigahertz	
Kbyte	kilobytes	
ΚΩ	kilo-ohms	
mA	milliamps, milliamperes	
Mbyte	megabytes	
MHz	megahertz	
ms	milliseconds	
mW	milliwatts	
ns	nanoseconds	
pF	picofarads	
W	watts	
V	volts	
μΑ	microamps, microamperes	
μF	microfarads	
μs	microseconds	

About This Manual

intel®

μW	microwatts
Signal Names	Signal names are shown in uppercase. When several signals share a common name, an individual signal is represented by the signal name followed by a number, while the group is represented by the signal name followed by a variable (n). For example, the lower chip-select signals are named CS0#, CS1#, CS2#, and so on; they are collectively called CSn#. A pound symbol (#) appended to a signal name identifies an active-low signal. Port pins are represented by the port abbreviation, a period, and the pin number (e.g., P1.0).



1.3 Technical Support

1.3.1 Electronic Support Systems

Intel's site on the World Wide Web (http://www.intel.com/) provides up-to-date technical information and product support. This information is available 24 hours per day, 7 days per week, providing technical information whenever you need it.

1.3.1.1 Online Documents

Product documentation is provided online in a variety of web-friendly formats at:

http://developer.intel.com/design/intarch

1.3.2 Additional Technical Support

If you require additional technical support, please contact your field sales representative or local distributor.

1.4 **Product Literature**

You can order product literature from the following Intel literature centers.

1-800-548-4725 U.S. and Canada

708-296-9333 U.S. (from overseas)

44(0)1793-431155 Europe (U.K.)

44(0)1793-421333 Germany

44(0)1793-421777 France

81(0)120-47-88-32 Japan (fax only)

1.5 Related Documents

Table 1. Related Documents

Document Title		
Low Voltage Intel [®] Xeon™ Processor Datasheet		
Low Voltage Intel [®] Xeon™ Processor for Embedded Applications Thermal Design Guide	273764	
Intel [®] Xeon™ Processor with 512 KB L2 Cache at 1.80 GHz to 2.8 GHz Datasheet	298642	
Intel [®] Xeon™ Processor Specification Update	249678	
Intel [®] Xeon [™] Processor with 512 KB L2 Cache System Compatibility Guidelines	298645	
Voltage Regulator Module (VRM) 9.0 DC-DC Converter Design Guidelines	249205	
Voltage Regulator Module (VRM) 9.1 DC-DC Converter Design Guidelines	298646	
Dual Intel [®] Xeon™ Processor Voltage Regulator Down (VRD) Design Guidelines	298644	
ITP700 Debug Port Design Guide	249679	
Intel [®] Xeon™ Processor Thermal Design Guidelines	298348	
Intel [®] Xeon [™] Processor and Intel E7500/E7501 Chipset Compatibile Platform Design Guide	251929	
Intel $^{\ensuremath{\mathbb{B}}}$ E7500 Chipset Design Guide: Intel $^{\ensuremath{\mathbb{B}}}$ E7500 Chipset Memory Controller Hub (MCH) Thermal and Mechanical Design Guidelines	298647	
Intel [®] E7501 Chipset Datasheet: Intel [®] E7501 Chipset Memory Controller Hub (MCH)	251927	
Intel [®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet		
Intel [®] 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet	290733	
Intel [®] E7501 Chipset Memory Controller Hub (MCH) Specification Update	251928	
Intel [®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Specification Update	290735	
Intel [®] 82801CA I/O Controller Hub 3 (ICH3-S) Specification Update	290739	
Intel [®] 82802AB/82802AC Firmware Hub (FWH)	290658	
Intel [®] 82802 Firmware Hub: Random Number Generator	298029	
Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture	243190	
Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference Manual		
Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide		
Intel [®] Pentium [®] 4 and Xeon [™] Processor Optimization		
Intel [®] Applied Computing System Firmware Library User's Guide		
Intel [®] Applied Computing System Firmware Library Reference Manual		
Intel Xeon Processor with 533 MHz System Bus at 2.0 GHz to 2.8 GHz Datasheet		
Intel E7500/E7501/E7505 Chipset Thermal Design Guide		

Getting Started

This chapter identifies the Intel[®] E7501 Scalable Performance Board Development Kit's key components, features and specifications. It also tells you how to set up the board for operation.

2.1 **Overview**

The development kit contains a baseboard with two Intel[®] XeonTM Processors with 512 Kbyte L2 cache, two Low Voltage Intel Xeon Processors, Intel E7501 chipset, and other system board components and peripheral connectors. Also included in the kit are a hard drive, power supply, and a board/component stand. Various software and documentation are also included in the kit.

The evaluation board is shipped as an open system with a stand allowing for maximum flexibility Note: in changing hardware configuration and peripherals in a lab environment. Since the board is not in a protective chassis, the user is required to observe extra precaution when handling and operating the system. Some assembly is required before use.

Evaluation Board Features 2.2

The evaluation board features are summarized below:

CPU

- Supports dual Intel[®] XeonTM processors with 512 Kbytes of L2 cache and dual Low Voltage Intel[®] XeonTM processors
- Supports 400/533 MHz Processor System Bus (PSB) at 3.2/4.3 Gbytes/s

Chipset

- Intel[®] E7501 chipset
- RGE7501MC Memory Controller Hub (MCH)
- Two Intel[®] 82870P2 PCI/PCI-X 64-bit Hubs 2 (P64H2)
 - Connected to MCH via 16-bit Hub Interface 2.0 (HI 2.0) at 1.066 Gbytes/s with ECC
 - Supports PCI-X to 133 MHz, PCI to 66 MHz
- Intel[®] 82801CA I/O Controller Hub 3 (ICH3-S)
 - Connected to MCH via 8-bit Hub Interface 1.5 (HI 1.5) at 266 Mbytes/s
 - Built-in MAC
 - 8 Mbit 82802AC Firmware Hub (FWH)
 - PCI 32-bit/33 MHz
 - Two IDE controllers supporting Ultra ATA-100/66/33 IDE protocol (only one connector is available on the evaluation board)

Memory Support

- Two-channel DDR-200/266 memory interface at 3.2/4.3 Gbytes/s bandwidth, four slots per channel
- Registered/ECC memory only
- Two to six DDR-1600/1200 DIMMs
- 256 Mbytes to 12 Gbytes total memory (the system has been validated with up to 6 Gbytes of memory)

Flash System BIOS ROM

• AMI* system BIOS

Power Supply

• WTX power supply

System I/O

- On-board Intel[®] 82544EI Gigabit Ethernet controller
- On-board Adaptec* AIC7902 SCSI controller
- On-board video with one built-in VGA connector
- One floppy connector supporting one floppy drive
- One Ultra ATA-100/66/33 IDE connector supporting up to two IDE devices
- One built-in 16550 fast UART compatible serial port connector
- Built-in Standard/EPP/ECP parallel port connector
- Two built-in Universal Serial Bus (USB) connectors
- Built-in PS/2 keyboard and PS/2 mouse (6-pin mini-DIN) connectors

Peripheral Connectors

- One 64-bit/133 MHz PCI-X slot
- One 64-bit/100 MHz PCI-X slot
- Four 64-bit/66 MHz PCI-X slots (one contains a HI 2.0 extension)
- One 32-bit/33 MHz PCI slot (for debug and legacy support only)

2.3 Included Hardware

The following hardware is included in the development kit:

- Board/component stand and mounting hardware
- Evaluation board (baseboard) with battery
- WTX power supply
- BIOS Image from AMI* (FWH installed on board)



- Two Intel[®] Xeon[™] Processors with 512 Kbytes L2 cache at 2.4 GHz with 533 MHz PSB (installed on board)
- Two Low Voltage Intel[®] Xeon[™] Processors at 1.6 GHz with 400 MHz PSB
- Two fansink thermal solutions and metal attachment brackets
- Two sets of plastic processor retention mechanisms (four pieces) for the 2.4 GHz processors
- Two retention clips for the 1.6 GHz processors.
- One MCH heatsink and attachment clip
- Two 256 Mbytes DIMMs, registered with ECC
- IDE hard disk drive pre-loaded with QNX RTP*
- 40-pin IDE cable for the hard disk drive (cable will support two IDE devices
- Hardware to attach the board and the hard drive to the stand:
 - 42 screws: 6/32" (diameter) x 7/16" (length)
 - 19 female-female standoffs: 6/32" (diameter) x 5/8" (length)
 - 19 lock washers: size 6

Optionally, your kit may include a P64H2 Riser Card with installation hardware (see Chapter 6).

2.4 Software Key Features

The software in the kit was chosen to facilitate development of real-time applications based on the components used in the evaluation board. The software tools included in your kit are described in this section.

Note: Software in the kit is provided free by the vendor and is only licensed for evaluation purposes. Refer to the documentation in your development kit for further details on any terms and conditions that may be applicable to the granted licenses. Customers using tools that work with other third party products must have licensed those products. Any targets created by those tools should also have appropriate licenses. Software included in the kit is subject to change.

Refer to http://developer.intel.com/design/intarch/devkits for details on additional software from other third party vendors.

2.4.1 Embedded BIOS

The evaluation board is pre-installed and licensed with a copy of AMIBIOS8* developed by Intel. Refer to Chapter 5 for a detailed product description and instructions on using the BIOS setup.

2.4.2 Operating Systems

2.4.2.1 Wind River Tornado* Development Platform

Wind River* introduces Tornado* Development Platform, the optimized solution for the Intel[®] E7501 Scalable Performance Board Development Kit. The Tornado Development Platform includes VxWorks*, the most widely adopted real-time operating system (RTOS) in the embedded industry, as well as Tornado Tools, a comprehensive suite of core and optional cross-development tools and utilities, and a full range of communications options for the target connection to the host.

VxWorks is flexible, with more than 1800 powerful application program interfaces (APIs); scalable, from the simplest to the most complex product designs; reliable, used in mission-critical applications ranging from anti-lock braking systems to inter-planetary exploration; compatible with numerous industry standards, and available on all popular CPU platforms.

The VxWorks RTOS comprises the core capabilities of the wind microkernel along with advanced networking support, powerful file system and I/O management, and C++ and other standard runtime support. These core capabilities can be combined with add-on components available from Wind River and its more than 600 WindLink* partner companies.

Tornado* AE includes VxWorks* AE (a new protected operating system) as well as Tornado Tools 3.0, significant advances in the Tornado host development environment and host-target middleware.

Foremost among the VxWorks AE enhancements is the introduction of protection domains, an MMU-based feature of the kernel that provides for several types of protection against unintentional mistakes or errant code. A protection domain may be thought of as a container for code, data, and system objects, including tasks.

Protection domains offer the following types of protection:

- Protection of the kernel from errant application code
- · Run-time isolation of applications from each other
- Inter-application linkage protection
- Text and read-only data protection
- Automatic resource reclamation

Additional VxWorks AE enhancements include:

- · Fully integrated, virtual-memory-based memory management
- Physical memory management support
- · An ELF section-oriented loader that supports out-of-order loading
- Improved wind kernel object management
- Stack overflow detection

Advances in the host development environment include a new multitasking debugger as the standard Tornado debugger, a new operating system object inspector (replacing the browser), enhancements throughout the IDE (and command line) to support the development of protection domains within VxWorks AE, simplification of host-target access management, and various other improvements in the host GUI.



Tornado 3 and Tornado AE offer:

- Intel[®] XeonTM processor and Hyper Threading technology support
- 36-bit addressing
- Shared memory object
- Integrated booting strategy so users can create boot images in MP environment
- Industry accepted wind microkernel
- Protection domain management
- Resource tracking and management
- System overrun protection
- Powerful loader facilities
- Efficient deterministic task management
- Fast interrupt and exception handling
- Optimized floating-point support
- Dynamic memory management
- · Networking support including large network stacks to choose from
- Fast, flexible I/O and local file system
- · Advanced, integrated Tornado tools development environment

For more information, refer to the Wind River documentation included in the development kit.

2.4.2.2 QNX Realtime Platform* (RTP)

Built from over 20 years of expertise in RTOS development, the QNX Realtime OS*, a core technology of the QNX RTP, provides a powerful, massively scalable, reliable foundation for embedded systems. QNX Realtime OS offers the following features:

- Flash File System Manager: Features wear-leveling, on-the-fly decompression, random writes, fault recovery, and other characteristics unique to implementing a file system in flash memory.
- CD-ROM File System Manager: Implements the ISO-9660/Rock Ridge media standard and allows CD-ROMs and DVDs to be readily used.
- **CIFS File System Manager:** Implements the Microsoft* Common Internet File System standard and allows Windows* network file access.
- NFS File System: A popular network file system for enterprise-wide, heterogeneous networking, NFS lets you transparently access files on most UNIX* and Linux systems and many non-UNIX systems, including Windows.
- Choice of TCP/IP Stacks: QNX gives you a choice of TCP/IP stacks. Choose the Tiny TCP Manager, which provides a small implementation of TCP/IP, including ftp, ftpd, telnet, telnetd, and more. Tiny TCP also supports PPP and 802.3 networking. Or, you can use the full BSD 4.4 stack, which adds features such as routing, IP filtering, and multicasting.
- USB Stack: Featuring hot-swap and plug-and-play capabilities, this bus standard provides a low-cost method for adding peripheral devices to your system. The QNX RTOS implementation follows the USB 1.1 specification and supports OHCI and UHCI chips.

- **PCI Device Manager:** Provides PCI services for all managers in your system. The PCI Manager makes it possible to transparently access all PCI services.
- Serial Manager: Provides standard POSIX TTY device control while supporting extensions for efficient realtime protocol management.
- **PCMCIA/CardBus Server:** Ideal for small, rugged, memory-constrained devices, such as digital cameras, the PCMCIA/CardBus standard is fully supported under the QNX RTOS. The server manages host resources (memory windows, I/O ports, and IRQs) and provides utilities to start and stop processes (as cards are inserted and removed), to display server status, and to show card CIS data.

QNX Networking Infrastructure Platform

This platform is a comprehensive suite of tools and protocol stacks for OEMs building IP, optical, and storage networking equipment. It includes Qnet* micronetworking for network-distributed applications, symmetric multiprocessing (SMP), QNX High Availability Toolkit, QNX System Analysis Toolkit, plus support for a rich suite of protocol stacks (MPLS, OSPF, BGP, ATM, etc.) and tools (modeling, software measurement, etc.).

Microkernel Architecture at its Best

Tiny yet powerful, the QNX Neutrino* microkernel lies at the heart of the QNX RTOS. QNX Neutrino delivers core realtime services for embedded applications, including message passing, POSIX thread services, mutexes, condition variables, semaphores, signals, and scheduling. It can also be smoothly extended to support POSIX message queues, file systems, networking, and other OS-level capabilities with off-the-shelf, service-providing modules.

The QNX RTOS architecture offers unprecedented scalability. You can link your application code directly against the QNX Neutrino microkernel to create a single multi-threaded image for small embedded systems — as you would with a realtime executive. Or, you can run the process manager for all the advantages of a full process model and the ability to add thousands of applications — all running in MMU-protected memory. Or, applications can be run over a distributed network of SMP clusters for the ultimate in large-scale configurations. Whatever your configuration—tiny, medium, massive, or distributed—recoding is never an issue since the API remains consistent throughout.

QNX Neutrino is the world's first microkernel engineered from the ground up for the latest POSIX 1003.1 standards and drafts, including realtime and thread options. QNX Neutrino's POSIX implementation means portability of your application code and your software developers. Programmers familiar with UNIX or Linux won't need any training to feel right at home in this POSIX environment. This built-in POSIX compatibility also comes without the penalty of extra code. Even after the process manager is added to include services like process creation, pathname-space management, and memory protection, a QNX-based system is extremely small and efficient which is crucial for ROMable systems.

Conventional RTOSs use a single flat memory architecture where hard-to-detect programming errors like corrupt C pointers can cause programs to overwrite each other or the kernel. The inevitable result is system failure. A QNX-based system, however, can intelligently recover from software faults, even in drivers and other critical programs, without rebooting, because every OS component runs in its own MMU-protected address space. More importantly, because of the QNX RTOS's design, full MMU protection does not come at the expense of performance. With fast context-switch speeds and low latencies, QNX delivers reliable realtime performance.



Ever-evolving standards and changing customer demands can shorten the life cycle of your product. With QNX, you can dynamically upgrade and maintain your product in the field. Since all drivers, applications, and OS modules reside in their own memory-protected space, you can easily add new features or fix problems without interrupting service.

With QNX micronetworking (Qnet*) you can transparently access any resource in your system, local or remote. Qnet extends the message-based architecture of the QNX RTOS, integrating your entire network into a single, homogeneous set of resources. Even the smallest, memory-constrained device can make full use of another node's file system, servers, hardware resources, etc. Qnet provides fault-tolerant networking, load-balancing on the fly, extensible architecture, and transparent distributed processing.

Unlike some operating systems that try to squeeze monolithic designs or bulky windowing systems into embedded environments, the QNX RTOS was designed to reduce the cost and component count of your products. On custom Intel Architecture target systems, for example, you can eliminate the expense of a BIOS since QNX doesn't rely on BIOS calls. QNX was also designed to keep RAM requirements to an absolute minimum. For instance, it supports execute-in-place (XIP), which allows applications to run directly out of ROM or flash. And, since its system image is actually a simple read-only file system, QNX allows applications to start without a separate file system manager or command interpreter.

Device Drivers Made Easy Across Platforms

From the beginning, drivers for the QNX RTOS were designed to be source-code identical across CPUs and boards. In fact, the same binaries for a CPU can run on different boards — no more BSP nightmares sorting out the complexity of custom board- and processor-specific code. To reduce the time required to write your own device drivers, QNX provides a resource manager framework and C functions that handle the default behaviors common to most devices; all you need worry about are the low-level details specific to your device. And because each QNX driver runs as a standard process (rather than as part of the kernel itself), you can test changes in driver code without having to go through the time-consuming task of rebuilding the kernel. To do so, recompile and restart the driver on a running system.

A Host of Functionality and Development Options

QNX Software Systems has developed an efficient suite of embedding tools and run-time software components to provide everything from cross-platform connectivity to a full-featured embeddable windowing system.

QNX RTOS development is supported under the industry-standard GNU tool chain. Depending on your project, you can choose self-hosted QNX development or cross-development from Windows and Solaris* workstations. Whatever tools you choose, the QNX RTOS offers a number of productivity advantages for debugging and testing. Software faults can be immediately identified at the exact instruction, so problems that often take weeks or months to fix, can take only days. You can also drastically reduce testing time, since only changed modules need to be retested. Any field-tested modules (drivers, OS extensions, or applications) can be easily reused across products.

No other realtime OS scales so easily — just plug in the modules or drivers you need. Extend the functionality of your application with any of the following modules:

• Embeddable QNX Photon* microGUI: Offers a highly functional windowing system for resource-constrained embedded environments. Running in an extremely small memory footprint, QNX Photon delivers sophisticated functionality, including multimedia support, and connects seamlessly to the QNX RTOS's message-passing architecture.

QNX Photon also gives you exceptional connectivity between windowing systems. With Photon's remote user interface (RUI) technology you can view and control the GUI of a QNX embedded system from a window on a Windows or UNIX desktop. RUIs are baud-rate aware and can run across a serial or network link. For embedded systems, this can give you a graphical interface into your consoleless black box.

With the Citrix ICA* client, you can access Windows applications from your QNX-based settop box, network computer, or any other thin client in your system.

- **Boot Modules:** Perform platform- and processor-dependent initialization for embedded systems at startup, releasing occupied memory after initialization. (Boot modules are supplied in full source for custom hardware adaptations.)
- **Process Manager:** Extends services to include support for processes (containing threads), protected memory, and pathname-space management. The pathname space can then be populated by other processes that are visible to application threads.
- Network Manager: Coordinates messages between local and remote nodes. The network manager module runs network drivers, protocols, and Qnet.
- Embeddable QNX File System Manager: Provides essential services (including hard links, long file names, etc.) of a POSIX 1003.1 file system in a low-overhead implementation.

2.5 Before You Begin

Table 2 lists additional hardware you may need for your development kit.

Table 2. Additional Hardware (Sheet 1 of 2)

VGA Monitor	You can use any standard VGA or greater resolution monitor.		
Keyboard	You can use a keyboard with a PS/2 style connector or adapter.		
Mouse	You can use a mouse with a PS/2 style connector or adapter.		
IDE Devices	You can connect up to two IDE devices to the evaluation board. One IDE hard drive and cable are included in your kit. The cable accommodates the included hard drive and one other IDE device, such as a CD-ROM drive or another hard drive.		
SCSI Devices	There are two on-board SCSI connectors, one for each channel. Each connector will support up to 15 SCSI devices. No SCSI devices or cables are included in the development kit. For additional information on SCSI, refer to Section 4.3.2.		
Floppy Drive	You can connect up to two floppy drives to the connector on the evaluation board. No floppy drives or cables are included in the development kit.		
Video Adapter	You can use the on-board video adapter supplied with your kit, or you may install your own PCI video adapter. You must procure and install the correct drivers for any additional video adapters.		

Network Adapter	An Intel [®] 82544EI Gigabit Ethernet Controller is included in the development kit. A Cat5 cable with an RJ-45 connector is required to connect this Ethernet adapter to your network. You may use a different network card other than the controller included on the board; however, you are responsible for installing the correct drivers for any additional network cards. The evaluation board supports PCI/PCI-X cards.
P64H2 Riser Card	You may have purchased a P64H2 Riser Card with your development kit. It is recommended that you install this card <i>after</i> you have initially booted and configured your system. Refer to Chapter 5 for detailed installation instructions.
Other Devices and Adapters	The evaluation board behaves much like a standard workstation or server motherboard. Many PC-compatible peripherals can be attached and configured to work with the evaluation board. For example, you may want to install a sound card or additional network adapters. You are responsible for procuring and installing any drivers required for additional devices.

Table 2. Additional Hardware (Sheet 2 of 2)

2.6 Setting up the Evaluation Board

Once you have gathered the hardware described in the last section, follow the steps below to set up your development kit. This manual assumes you are familiar with basic concepts involved with installing and configuring hardware for a PC or server system. Refer to Figure 7 on page 39 for locations of connectors, jumpers, and other board components, and to Figure 8 on page 53 for locations of the peripheral connectors.

- 1. **Ensure a safe work environment.** Make sure you are in a static-free environment before removing any components from their anti-static packaging. The evaluation board is susceptible to electrostatic discharge, which may cause product failure or unpredictable operation.
- *Caution:* Connecting the wrong cable or reversing a cable can damage the evaluation board and may damage the device being connected. Since the board is not in a protective chassis, use caution when connecting cables to this product.
 - 2. Verify kit contents. Inspect the contents of your kit, and ensure that everything listed in Section 2.3 is included. Check for damage that may have occurred during shipment. Contact your sales representative if any items are missing or damaged.
 - 3. **Gather tools.** You will need a Phillips-head screwdriver and a 6/32" hex wrench for installation.
 - 4. Check jumper settings. Verify that the following jumpers are set correctly. For detailed descriptions of all jumpers, please refer to Section 4.5.

Table 3. Jumper Settings (Sheet 1 of 2)

Jumper	Function	Default Setting
JP1	Safe Mode	Open
JP2	Top Swap	Open
JP3	ITP Select	Short 1-2: One processor Short 2-3: Two processors
JP4	CMOS Clear	Short 1-2
JP7	No Reboot	Open
J19	Test Header	Open

J27	Write Protect	Short 1-2
JP24, JP25, JP26, JP27	PCI-X Slot 1, Bus A Mode	All open
JP28, JP29, JP30	PCI-X Slot 2, Bus B Mode	All open
JP31, JP32, JP35	SCSI PCI/PCI-X Mode	All open
JP33, JP34	PCI-X Slots A:D Mode	Both open
J36	Test Header	Open
JP38	SMBUS 0 VSBY5	Open
JP39	SMBUS 1 VCC3	Open
JP40	SMBUS 2 VCC3	Open
JP41	SMBUS 3 VCC3	Open
IP42	Loadline Select	Short 1-2: Intel [®] Xeon™ Processor
51 42		Open: Low Voltage Intel Xeon Processor
J71	BMC Connector	Short 5-6, 7-8, 9-10, 17-18, 19-20, 29-30

Table 3. Jumper Settings (Sheet 2 of 2)

- 5. Verify installed hardware. Make sure the following hardware is populated on your evaluation board:
 - Two Intel Xeon processors or Low Voltage Intel Xeon Processor, in sockets J17 and J18
 - BIOS FWH in socket U69
 - Battery in battery holder BH1
- *Note:* The above hardware should have been correctly installed at the factory. If they are not installed correctly, DO NOT power on the board. Correctly re-install the components before proceeding. If you suspect that any of the kit components has been damaged, contact your Intel field sales representative or local distributor for assistance.
 - 6. **Install board on stand.** A board/component stand is provided in your kit. Refer to Figures 1 and 2 for placement of components on the assembled stand.
- *Note:* If you choose not to use the stand, you must use processor retention mechanisms with Tuflok* fasteners instead of the processor retention mechanisms included in the kit. The parts (part number SP2307) can be ordered from Pencom at (650) 593-3288. (This should not be considered a recommendation or product endorsement by Intel Corporation.)



Figure 1. Assembled Board/Component Stand, Front View

Figure 2. Assembled Board/Component Stand, Top View



To attach the board to the stand, use the following mounting hardware that is included in your kit:

- 38 screws
- 19 female-female standoffs
- 19 lock washers

The kit includes four additional screws that you will use to attach the hard drive to the stand in a later step.

See Figure 3 for a diagram of the mounting hardware. To install the board on the stand, use the following steps. To avoid damaging the board and stand, take caution not to overtighten the screws.

- a. Fit a lock washer on one screw and insert it through the bottom of the top shelf of the stand.
- b. Using a hex wrench, screw the standoff onto the screw from the top of the shelf. Repeat for all holes in the shelf.
- c. Place the board atop the standoffs, lining up the standoffs with the holes in the board. If all the holes do not line up correctly, loosen the standoffs that do not line up and re-position them.
- d. Place the plastic processor retention mechanisms atop the board, lining them up above the holes astride sockets J17 and J18. Insert screws through the processor retention mechanisms into the standoffs below. Figure 4 shows one completely assembled processor assembly (rear), and one partially assembled (front).
- e. Insert remaining screws into the standoffs from the top of the board.

Figure 3. Mounting Hardware Installation Order





7. Install fansinks. You must install a fansink on each processor. Remove the green cap that is covering the thermal interface material on the bottom of the fansink. Place the fansink on top of the processor, fitting it within the plastic processor retention mechanisms. Install a metal bracket on each side of the fansink, affixing the metal rim of the fansink base to the processor retention mechanism. Repeat for the other fansink. Connect the 3-pin fansink power connectors to connectors J52 and J53 on the evaluation board. Make sure to use the proper retention clips for the Intel Xeon processors or the Low Voltage Intel Xeon processors.

Figure 4. Processor Assembly Components



8. **Install MCH heatsink.** You must install the included heatsink on the MCH (U66), using the Z-shaped metal bracket. If there is a cover on the thermal interface material on the bottom of the MCH, remove it. Place the heatsink squarely on top of the MCH. Place the center of the bracket across the center of the MCH, lining up the bracket hooks with the arch-shaped retention hooks on the evaluation board. Attach the bracket hooks to the board hooks to secure the heatsink. See Figure 5 for a picture of the installed MCH heatsink.

Figure 5. Installed MCH Heatsink



- 9. **Install memory.** Your kit includes two 256 Mbyte DIMMs. For dual channel configuration, you must install these in memory slots J5 and J9, the two slots furthest from the MCH. To install, ensure the tabs on the slot are open, or rotated outward from the slot. Line up the DIMM above the slot (the DIMM is keyed so that it only fits in the slot in one orientation). Firmly, but carefully, insert the DIMM into the slot until the tabs close. Repeat for the other DIMM and slot. For a single channel support, you must populate channel A.
- 10. **Install storage devices.** There is one IDE connector on the evaluation board, which supports two IDE devices—a master and a slave. The kit includes one IDE hard drive, preloaded with a dual-boot of QNX RTP* and Wind River VxWorks*.

For a correct boot, ensure that the included hard drive is installed as the primary master. (Master/ slave settings are determined by a jumper on each IDE device. Consult the device label/ documentation to verify that the jumper is set correctly for any configuration you choose.) A CD-ROM drive or additional hard drive may be installed as a primary slave device.

To install the included hard drive on the evaluation board:

- a. Verify that the jumper on the hard drive is set correct for "single" or "master," depending on your configuration.
- b. Connect the short end of the IDE cable to the IDE connector J16 on the board. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
- c. Connect the middle connector of the cable to the hard drive. Again, ensure that the cable tracer is aligned with pin 1 of the connector.
- *Note:* Failure to properly align the IDE cable may damage the evaluation board and/or the hard drive.

d. Connect a large 4-pin power connector from the power supply to the hard drive.



- e. Install the CD-ROM drive (optional). A CD-ROM drive is not included in the kit and is not required, but you may find it useful in loading additional software. You must furnish your own CD-ROM drive. To install it on the evaluation board:
- Verify that the jumper on the CD-ROM drive is set for slave.
- Connect the unused end of the IDE cable you already attached to the evaluation board to the CD-ROM drive. Ensure that the cable tracer is aligned with pin 1 of the CD-ROM drive connector.
- Connect a large 4-pin power connector from the power supply to the CD-ROM drive.
- f. Install the floppy drive (optional). A floppy disk drive is not included in your kit and is not required, but you may find it useful in loading additional software. You must furnish your own floppy drive(s) and cable. To install a floppy drive on the evaluation board:
- Connect the floppy cable to the floppy connector J34. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
- Connect the other end of the floppy cable to the floppy drive.
- Connect a power cable to the floppy drive. Ensure that the tracer on the cable is aligned with pin 1 of the connector.
- g. Install storage devices on the stand. Screws are included only for the hard drive. Place the devices on the stand as shown in Figures 1 and 2. Insert screws through the bottom of the stand into the holes on the bottom of each device.
- 11. Connect the monitor. Connect the monitor cable to the VGA port.
- 12. **Connect the keyboard and mouse.** Connect a PS/2 mouse and keyboard to the stacked PS/2 connector on the evaluation board. The bottom connector is for the mouse, and the top is for the keyboard. Alternatively, you can plug a USB keyboard and a USB mouse into one or both of the USB connectors on the evaluation board. Note that a legacy (PS/2) keyboard may be required for BIOS setup.
- 13. **Connect the network cable(s).** Connect a Cat5 cable with an RJ-45 connector to the Gigabit Ethernet port. Connect the other end of the cable to your network (e.g., hub, switch, network port).
- *Note:* Standby voltages will be applied to the board whenever AC power is supplied. To completely power down the board, make sure to unplug the power supply from the wall. Depending on how the board was last powered off, it may turn on when the AC power is connected with no need to push the power button.
 - 14. **Connect the power supply.** Make sure the power supply is turned off and unplugged. Connect the three WTX power supply cables to connectors J100, J101, and J102 on the evaluation board. Next, plug the power cord into the power supply and the wall.
 - 15. **Power up the system.** Turn on the monitor, then turn on the evaluation board. The on-board power on/off button is located at S8. The on-board reset button is located at S9.

Caution: Ensure that the fansinks on the processor are operating. If they are not, turn off the power immediately and verify that the fansinks are connected to the board correctly (see Step 6). If the fansinks are still not operating, contact your Intel field sales representative or local distributor.

2.7 Configuring the BIOS

An AMI BIOS is pre-loaded on the evaluation board. You may need to make changes to the BIOS to enable hard disks, floppy disks and other supported features. You can use the Setup program to modify BIOS settings and control the special features of the system. Setup options are configured through a menu-driven user interface. On first boot, you may want to use the BIOS setup program to verify the date/time and boot device. Chapter 5, "BIOS Overview" contains a description of BIOS options. BIOS updates may periodically be posted to the Intel Developer web site at http:// developer.intel.com/design/intarch.

int_ط。 3

Theory of Operation

3.1 **Block Diagram**

Figure 6. Block Diagram



3.2 Thermal Management

The objective of thermal management is to ensure that the temperature of each component is maintained within specified functional limits. The functional temperature limit is the range within which the electrical circuits can be expected to meet their specified performance requirements. Operation outside the functional limit can degrade system performance and cause reliability problems.

The development kit is shipped with fansink thermal solutions to be installed on the processors, a heatsink to be installed on the MCH and heat spreaders installed on the P64H2s. This thermal solution has been tested in an open air environment at room temperature and is sufficient for evaluation purposes. The designer must ensure that adequate thermal management is provided for any customer-derived designs.

3.3 System Features

The Intel E7501 Scalable Performance Board Development Kit is designed to support the Intel[®] XeonTM processor with 512 Kbyte L2 cache and the Low Voltage Intel Xeon processor. The architecture of the chipset provides the performance and feature set required for dual-processor based servers in the entry-level and mid-range, front-end and general-purpose server market segments. A new chipset component interconnect, the Hub Interface 2.0 (HI 2.0), is designed into the E7501 chipset to provide more efficient communication between chipset components for high-speed I/O. Each HI 2.0 provides up to 1.066 Gbytes/s bandwidth for high-speed I/O, which can be connected to a P64H2. The system bus, used to connect the processor with the E7501 chipset, utilizes a 400/533 MT/s transfer rate for data transfers, delivering 3.2/4.3 Gbytes/s. The E7501 chipset architecture supports a 144-bit wide, 200/266 MHz DDR memory interface also capable of transferring data at 3.2/4.3 Gbytes/s.

In addition to these performance features, E7501 chipset-based platforms also provide the RASUM (Reliability, Availability, Serviceability, Usability, Manageability) features required for entry-level and mid-range servers. These features include Intel x4 SDDC with StrongARM* Technology for memory, ECC for high-performance I/O, out-of-band manageability through SMBus target interfaces on all major components, memory scrubbing and auto-initialization, processor thermal monitoring and hot-plug PCI.

3.3.1 Intel[®] Xeon[™] Processor

The Intel E7501 chipset is coupled with these Intel Xeon processors:

- Intel Xeon processor with 512 Kbytes L2 cache (533 MHz system bus) with a VID of 1.5 V and a TDP of 65 W at 2.4 GHz
- Low Voltage Intel[®] XeonTM processor with a VID of 1.3 V and a TDP of 30 W at 1.6 GHz

This generation of processors delivers performance levels that are significantly higher than previous generations of IA-32 processors. The Intel Xeon processor supports a 3.2/4.3 Gbytes/s data transfer rate on the processor system bus (PSB) and has 512 Kbytes of L2 cache. Uni- or dual-processor support is available.

The Intel Xeon processor and Low Voltage Intel Xeon processor are based on the Intel[®] NetBurstTM microarchitecture, which includes the following advanced features:



- **Hyper-Pipelined Technology:** Branch prediction/recovery pipeline is implemented in 20 stages, whereas the previous architecture was 10 stages. This enables an increase in performance, frequency and scalability.
- **400/533 MHz System Bus:** The highest performance Intel system bus yet allows for 3.2/4.3 Gbytes of data transfer per second over a 100/133 MHz core system bus clock that is quadpumped and buffered to achieve a sustained rate of 400/533 MT/s.
- **Execution Trace Cache:** The L1 execution trace cache stores up to 12,000 in-order decoded micro-operations. Because the decoder has been removed from the main execution loop, instructions that are branched around are not stored, resulting in maximum utilization of this cache.
- **Rapid Execution Engine:** Two arithmetic logic units (ALUs) are clocked at twice the core frequency, allowing for basic integer operations, such as Add, Subtract, Logical AND, and Logical OR, to be executed in one-half of a clock cycle.
- Advanced Transfer Cache: The L2 ATC is 256 Kbytes in size and delivers a much higher throughput channel between the L2 cache and processor core.
- Advanced Dynamic Execution: The out-of-order execution unit is very deep, which keeps it executing instructions all the time. The execution unit can view 126 instructions in-flight and up to 48 loads and 24 stores in the pipeline. Thanks to an advanced branch prediction algorithm, the number of branch mis-predictions has been reduced 33% over the P6 generation.
- Enhanced Floating Point and Multimedia Engine: The floating point registers have been expanded to a full 128-bits, and an additional register has been added for data movement. This improves performance of floating point and multimedia applications.
- Streaming SIMD (single instruction, multiple data) Extensions 2 (SSE2): SSE2 extends the SIMD capabilities in MMX by introducing 144 new instructions, which reduces the number of instructions required to execute particular program tasks, thereby increasing performance. This accelerates a broad range of applications, including video, speech, image processing, encryption, and financial, engineering, and scientific applications.

The Intel Xeon processor and Low Voltage Intel Xeon processor also feature Hyper-Threading Technology, which provides two logical processors in one physical package. Hyper-Threading increases the performance of multi-tasking and multi-threaded applications, achieving up to a 24% increase in performance. The two logical processors have their own architectural state (data registers, segment registers, control registers, debug registers, and most model specific registers), fetch and deliver units, reorder and retire units, and xAPIC (eXtended Advanced Programmable Interrupt Controller). They share the rapid execution resources and caches, firmware, and system bus interface, and therefore, all external system resources (e.g., memory). To Hyper-Threading enabled operating systems and software, the two logical processors appear as two distinct physical processors.

The evaluation board contains two 604-pin sockets for two Intel Xeon processors or two Low Voltage Intel Xeon processors.

3.3.2 Intel[®] E7501 Chipset

The Intel[®] E7501 chipset consists of three major components: the Intel[®] RGE7501MC Memory Controller Hub (MCH), the 82801CA I/O Controller Hub (ICH3-S), and the Intel[®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2). Additionally, the Intel[®] 82802AC Firmware Hub (FWH) is connected to the ICH3-S. The chipset components communicate via hub interfaces (HIs). The MCH provides four hub interface connections: one Hub Interface 1.5 (HI 1.5) for the ICH3-S and three HI 2.0s for high-speed I/O connections to P64H2s. The hub interfaces are point-to-point and therefore only support two agents (the MCH plus one I/O device). Therefore, the MCH supports a total of three P64H2s. The evaluation board contains two P64H2s.

3.3.2.1 Intel[®] RGE7501MC Memory Controller Hub (MCH)

The Intel RGE7501MC MCH is a 1005-ball FC-BGA (flip-chip ball grid array) package and contains the following functionality:

System Bus Features:

- Supports dual processors at 400/533 MT/s
- System bus bandwidth of 3.2/4.3 Gbytes/s
- Supports 36-bit system bus addressing model
- 12 deep in-order queue, two deep defer queue

Memory Bus Features:

- 144-bit wide, DDR-200/266 memory interface
- Memory bandwidth of 3.2/4.3 Gbytes/s
- Supports x72, ECC, registered DDR-1600/2100 DIMMs using 64 Mbit, 128 Mbit, 256 Mbit, and 512 Mbit DDR SDRAM
- Supports a minimum of 256 Mbytes and a maximum of 16 Gbytes of memory (evaluation board contains eight slots), populated in pairs (the system has been validated with up to 6 Gbytes memory)
- Supports up to 32 simultaneous open pages

I/O Features:

- Provides HI 1.5 connection for ICH3-S (Hub Interface A)
 - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
 - 8-bit wide, 66 MHz base clock, 4X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
- Provides 3 HI 2.0 connections for P64H2s (Hub Interfaces B, C, and D)
 - 1.066 Gbytes/s point-to-point connection for I/O bridges with ECC protection
 - 16-bit wide, 66 MHz base clock, 8X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing



3.3.2.2 Intel[®] 82801CA I/O Controller Hub (ICH3-S)

The Intel[®] 82801CA ICH3-S provides the legacy I/O subsystem for E7501 chipset based platforms. Additionally, it integrates many advanced I/O functions. The ICH3-S includes the following features:

- Provides HI 1.5 Connection to MCH
 - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
 - 8-bit wide, 66 MHz base clock, 4X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
- Two Channel Ultra ATA-100 Bus Master IDE Controller (only one channel is utilized on the board)
- Three Universal Host Controller Interface (UHCI) USB host controllers (capabilities for six ports; only two ports are provided on the board)
- IOxAPIC
- SMBus 2.0 Controller
- LPC Interface
- AC'97 2.2 Interface (audio capabilities are not utilized on this board)
- PCI 2.2 Interface, 32-bit/33 MHz
- Integrated 10/100 Mbit Ethernet MAC (not utilized on the board)

3.3.2.3 Intel[®] 82870P2 PCI/PCI-X Hub 2 (P64H2)

The P64H2 provides the PCI-X, high-performance I/O capability on E7501 chipset based platforms. The P64H2 component includes:

- HI 2.0 Connection to MCH
 - 1.066 Gbytes/s point-to-point connection for I/O bridges with ECC protection
 - 16-bit wide, 66 MHz base clock, 8x data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
- Two independent, 64-bit PCI-X Interfaces
- PCI-X 1.0 specification compliant
- PCI 2.2 specification compliant
- PCI-PCI Bridge 1.1 compliant
- One IOxAPIC per PCI-X bus segment
- PCI peer-to-peer write capability between PCI ports
- SMBus target for Out-of-Band (OOB) access to all internal PCI registers
- 16 external, 18 internal interrupts

3.3.2.4 Intel[®] 82802AC Firmware Hub (FWH)

The Firmware Hub (FWH) stores system BIOS and video BIOS, as well as an Intel Random Number Generator (RNG). The Intel RNG provides truly random numbers to enable stronger encryption, digital signing and security protocols. The FWH is key to enabling future security and manageability infrastructures for the PC platform. Intel 82802AC FWH features include:

- 32-Pin PLCC package
- 8 Mbit Flash memory
- Symmetrically-blocked Flash memory array (64 Kbytes memory sections)
- Pin- and register-based block locking
- Integrated hardware RNG
- Single-byte read/write
- Five General Purpose Inputs (GPIs)
- Operates with 33 MHz PCI clock and 3.3 V I/O

3.3.3 Boot ROM

The system boot ROM is installed on the Intel 82802AC FWH device, socketed at U69. The FWH is addressable on the LPC bus off the ICH3.

3.3.4 System I/O

The evaluation board contains the following I/O devices:

- On-board Gigabit Ethernet controller
- On-board SCSI controller
- Single floppy controller support
- Primary IDE interface (secondary IDE interface not implemented on board)
- One serial port
- One parallel port
- Two USB ports
- VGA port
- PS/2 keyboard and mouse ports

Please refer to Figure 7 for locations of on-board connectors, sockets, and jumpers, and refer to Figure 8 for the locations of the back panel connectors.

3.3.4.1 Intel[®] 82544El Gigabit Ethernet Controller

The Intel 82544EI Gigabit Ethernet Controller with integrated PHY is Intel's single-chip Gigabit Ethernet solution. It supports PCI-X up to 133 MHz for faster network performance. It is capable of supporting 1000 Mbit/s, 100 Mbit/s, and 10 Mbit/s data rates. To use this controller on the evaluation board, utilize the built-in RJ-45 port with a Cat5 cable.



3.3.4.2 Adaptec* AIC7902 SCSI Controller

The Adaptec* AIC7902 provides Ultra320 (320 Mbytes/s) SCSI via PCI-X 133 MHz. There are two on-board SCSI connectors, each of which will support up to eight SCSI devices. For additional information on SCSI, refer to Section 4.3.2.

3.3.4.3 Floppy Disk Drive Support

One 34-pin floppy connector is provided on the evaluation board, which will support up to two floppy drives.

3.3.4.4 IDE Device Support

The evaluation board has a 40-pin connector for one of the IDE controllers present in the ICH3-S. The connector will support up to one master and one slave IDE device.

3.3.4.5 RS-232 Serial Port

The evaluation board provides one built-in serial port.

3.3.4.6 IEEE 1284 Parallel Port

One 25-pin DSUB IEEE 1284 Standard/EPP/ECP parallel port is provided on the evaluation board.

3.3.4.7 USB Ports

The evaluation board has two USB connectors.

3.3.4.8 VGA Port

The VGA port is a 15-pin DSUB female connector for output to a monitor.

3.3.4.9 Keyboard/Mouse Ports

There is one stacked PS/2 connector for a keyboard and mouse. The top connector is for the keyboard, and the bottom connector is for the mouse.

3.3.5 Expansion Slots and I/O Connectors

The evaluation board has the following expansion slots and I/O Connectors:

- One 64-bit/133 MHz PCI-X slot
- One 64-bit/100 MHz PCI-X slot
- Four 64-bit/66 MHz PCI-X slots (one contains a HI 2.0 extension, which is connected directly to the MCH via HI 2.0)
- One 32-bit/33 MHz PCI slot
3.3.5.1 PCI-X Slots

There are six PCI-X slots available on the evaluation board: one 133 MHz, one 100 MHz, and four 66 MHz.

3.3.5.2 HI 2.0 Extension

One of the 66 MHz PCI-X connectors contains a HI 2.0 extension, which is connected directly to the MCH via HI 2.0. If you purchased a P64H2 Riser Card for your development kit, you can utilize that card in this slot. See Chapter 6 for additional details on the P64H2 Riser Card.

3.3.5.3 PCI Slot

There is one 32-bit/33 MHz PCI connector on the evaluation board, for debug purposes only.

3.3.6 Post Code Debugger

An on-board Post Code Debugger is not implemented directly on the evaluation board. However, post code debugging can be accomplished through the use of a port 0080H PCI card.

3.3.7 In-Target Probe (ITP)

The evaluation board contains an in-target probe (ITP) connector for an ITP32B. You must use an ITP32B, which is specific to Intel Xeon processors and Intel[®] Pentium[®] 4 processors. Other ITPs (such as the ITP32F for Intel[®] Pentium[®] III processors) will not work.

3.3.8 Clock Generation

The clock synthesizer on the baseboard generates and distributes the clocks used by the entire system.

3.3.8.1 System Clocks

The CK408B Clock Synthesizer is the primary source of clock generation for most of the clocks on the baseboard. The following clock groups are found on the Intel E7501 Scalable Performance Board Development Kit. For more information on these clocks, see the *Intel[®] XeonTM Processor* and *Intel[®] E7500/E7501 Chipset Compatible Platform Design Guide* (order number 251929).

Table 4. System Clocks

Clock Name	Clock Speed
CPU	100/133 MHz
PCI	33 MHz
48 MHz	48 MHz
3V66	66 MHz
REF0	4.318 MHz
USB	48 MHz
APIC	33 MHz

3.3.9 **Power Supply Requirements**

The Intel E7501 Scalable Performance Board uses a WTX power supply. The power supply and power cord are included in the development kit.

3.4 Battery Requirements

A type 2032 3V lithium coin cell battery is included on the evaluation board.

Hardware Reference

4

intel®

Hardware Reference

This section provides reference information on the hardware, including locations of evaluation board components, connector pinout information, and jumper settings.



Figure 7. Board Layout Diagram

4.1 Chipset Components

Table 5 lists the chipset and other major components on the evaluation board.

Table 5. Chipset and Major Board Components

Component Designator	Component Description
U66	Intel [®] RGE7501MC Memory Controller Hub (MCH)
U14, U15	Intel [®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2)
U45	Intel [®] 82801CA I/O Controller Hub 3 (ICH3-S)
U78	Adaptec* AIC7902 SCSI Controller
U79	Intel [®] 82544EI Gigabit Ethernet Controller

4.2 Expansion Slots and Sockets

Table 6 lists the expansion slots and sockets on the evaluation board.

Table 6. Expansion Slots and Sockets

Slot/Socket Reference Designator	Slot/Socket Description	
J11	32/33 PCI Slot	
J12	64/66 PCI-X Slot with HI 2.0 Extension (Slot D)	
J20	64/133 PCI-X Slot (Slot 1, Bus A)	
J21	64/100 PCI-X Slot (Slot 2, Bus B)	
J23	64/66 PCI-X Slot (Slot A)	
J24	64/66 PCI-X Slot (Slot B)	
J25	64/66 PCI-X Slot (Slot C)	
J17	Processor 1 Socket	
J18	Processor 0 Socket	
U69	Firmware Hub (FWH) BIOS Socket	
BH1	Battery	

4.2.1 32-Bit PCI Slot Connector

Table 7 shows the signals assigned to the 32-bit PCI slot connector.Table 7.32-bit 5V PCI Connector Pinout (J11)

Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A1	TRST#	B1	-12V	A32	AD16	B32	AD17
A2	+12V	B2	ТСК	A33	3.3V	B33	C/BE2#
A3	TMS	B3	GND	A34	FRAME#	B34	GND
A4	TDI	B4	TDO	A35	GND	B35	IRDY#
A5	5V	B5	5V	A36	TRDY#	B36	3.3V
A6	INTA#	B6	5V	A37	GND	B37	DEVSEL#
A7	INTC#	B7	INTB#	A38	STOP#	B38	GND
A8	5V	B8	INTD#	A39	3.3V	B39	LOCK#
A9	CLKRUN	B9	PRSNT1#	A40	SDONE	B40	PERR#
A10	5V	B10	Reserved	A41	SBO#	B41	3.3V
A11	Reserved	B11	PRSNT2#	A42	GND	B42	SERR#
A12	GND	B12	GND	A43	PAR	B43	3.3V
A13	GND	B13	GND	A44	AD15	B44	C/BE1#
A14	3.3V _{aux}	B14	Reserved	A45	3.3V	B45	AD14
A15	RST#	B15	GND	A46	AD13	B46	GND
A16	5V	B16	CLK	A47	AD11	B47	AD12
A17	GNT#	B17	GND	A48	GND	B48	AD10
A18	GND	B18	REQ#	A49	AD9	B49	GND
A19	PME#	B19	5V	A50	KEY	B50	KEY
A20	AD30	B20	AD31	A51	KEY	B51	KEY
A21	3.3V	B21	AD29	A52	CBEO#	B52	AD8
A22	AD28	B22	GND	A53	3.3V	B53	AD7
A23	AD26	B23	AD27	A54	AD6	B54	3.3V
A24	GND	B24	AD25	A55	AD4	B55	AD5
A25	AD24	B25	3.3V	A56	GND	B56	AD3
A26	IDSEL	B26	C/BE3#	A57	AD2	B57	GND
A27	3.3V	B27	AD23	A58	AD0	B58	AD1
A28	AD22	B28	GND	A59	5V	B59	5V
A29	AD20	B29	AD21	A60	REQ64#	B60	ACK64#
A30	GND	B30	AD19	A61	5V	B61	5V
A31	AD18	B31	3.3V	A62	5V	B62	5V

4.2.2 64-bit PCI-X Connectors

Table 8 shows the signals assigned to the 64-bit PCI-X connectors.



Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A1	TRST#	B1	-12V	A49	AD9	B49	M66EN
A2	+12V	B2	ТСК	A50	GND	B50	GND
A3	TMS	B3	GND	A51	GND	B51	GND
A4	TDI	B4	TDO	A52	CBEO#	B52	AD8
A5	5V	B5	5V	A53	3.3V	B53	AD7
A6	INTA#	B6	5V	A54	AD6	B54	3.3V
A7	INTC#	B7	INTB#	A55	AD4	B55	AD5
A8	5V	B8	INTD#	A56	GND	B56	AD3
A9	Reserved	B9	PRSNT1#	A57	AD2	B57	GND
A10	3.3V	B10	Reserved	A58	AD0	B58	AD1
A11	Reserved	B11	PRSNT2#	A59	3.3V	B59	3.3V
A12	KEY	B12	KEY	A60	REQ64#	B60	ACK64#
A13	KEY	B13	KEY	A61	5V	B61	5V
A14	3.3V _{aux}	B14	Reserved	A62	5V	B62	5V
A15	RST#	B15	GND		KEY		KEY
A16	3.3V	B16	CLK		KEY		KEY
A17	GNT#	B17	GND	A63	GND	B63	Reserved
A18	GND	B18	REQ#	A64	C/BE7#	B64	GND
A19	PME#	B19	3.3V	A65	C/BE5#	B65	C/BE6#
A20	AD30	B20	AD31	A66	3.3V	B66	C/BE4#
A21	3.3V	B21	AD29	A67	PAR64	B67	GND
A22	AD28	B22	GND	A68	AD62	B68	AD63
A23	AD26	B23	AD27	A69	GND	B69	AD61
A24	GND	B24	AD25	A70	AD60	B70	3.3V
A25	AD24	B25	3.3V	A71	AD58	B71	AD59
A26	IDSEL	B26	C/BE3#	A72	GND	B72	AD57
A27	3.3V	B27	AD23	A73	AD56	B73	GND
A28	AD22	B28	GND	A74	AD54	B74	AD55
A29	AD20	B29	AD21	A75	3.3V	B75	AD53
A30	GND	B30	AD19	A76	AD52	B76	GND
A31	AD18	B31	3.3V	A77	AD50	B77	AD51
A32	AD16	B32	AD17	A78	GND	B78	AD49
A33	3.3V	B33	C/BE2#	A79	AD48	B79	3.3V
A34	FRAME#	B34	GND	A80	AD46	B80	AD47
A35	GND	B35	IRDY#	A81	GND	B81	AD45
A36	TRDY#	B36	3.3V	A82	AD44	B82	GND
A37	GND	B37	DEVSEL#	A83	AD42	B83	AD43

Table 8. 64-bit 3.3V PCI-X Connector Pinout (J20, J21, J23, J24, J25, J12) (Sheet 1 of 2)

			•			· · ·	· · · · · ·
Pin	Signal Name	Pin	Signal Name	Pin	Signal Name	Pin	Signal Name
A38	STOP#	B38	PCIXCAP	A84	3.3V	B84	AD41
A39	3.3V	B39	LOCK#	A85	AD40	B85	GND
A40	SDONE	B40	PERR#	A86	AD38	B86	AD39
A41	SBO#	B41	3.3V	A87	GND	B87	AD37
A42	GND	B42	SERR#	A88	AD36	B88	3.3V
A43	PAR	B43	3.3V	A89	AD34	B89	AD35
A44	AD15	B44	C/BE1#	A90	GND	B90	AD33
A45	3.3V	B45	AD14	A91	AD32	B91	GND
A46	AD13	B46	GND	A92	Reserved	B92	Reserved
A47	AD11	B47	AD12	A93	GND	B93	Reserved
A48	GND	B48	AD10	A94	Reserved	B94	GND

Table 8. 64-bit 3.3V PCI-X Connector Pinout (J20, J21, J23, J24, J25, J12) (Sheet 2 of 2)

4.2.3 Hub Interface 2.0 Extension

Table 9 shows the signals assigned to the Hub Interface (HI) 2.0 extension.

Table 9. HI 2.0 Extension Pinout (J12)

Pin	Signal Name						
A95	GND	B95	GND	A113	GND	B113	GND
A96	CLK200#	B96	CLK66	A114	HI11	B114	PUSTRBF
A97	CLK200	B97	GND	A115	GND	B115	GND
A98	GND	B98	Reserved	A116	HI9	B116	HI10
A99	Reserved	B99	HI_RESET#	A117	GND	B117	GND
A100	PWR_GD	B100	HCA_PRES	A118	HI20	B118	HI8
A101	GND	B101	GND	A119	GND	B119	GND
A102	Reserved	B102	Reserved	A120	HI6	B120	HI7
A103	Reserved	B103	USE_CLK200	A121	GND	B121	GND
A104	GND	B104	GND	A122	PSTRBS	B122	HI5
A105	HI19	B105	HI18	A123	GND	B123	GND
A106	HI16	B106	HI17	A124	HI4	B124	PSTRBF
A107	GND	B107	GND	A125	GND	B125	GND
A108	HI15	B108	HI21	A126	HI2	B126	HI3
A109	GND	B109	GND	A127	GND	B127	GND
A110	HI13	B110	HI14	A128	HI0	B128	HI1
A111	GND	B111	GND	A129	GND	B129	GND
A112	PUSTRBS	B112	HI12				



4.2.4 Processor Sockets

There are two mPGA604 processor sockets on the evaluation board. For a single processor implementation, socket J18 (CPU0) must be populated, and socket J17 (CPU1) must be empty. The processor is keyed so that it fits into the socket in one particular orientation. The socket is released by lifting the cam lever.

Note: Do not force the processor into the socket, or you may damage the processor and/or socket.

The evaluation board is designed to support future processor speeds. You must use identical type and speed Intel Xeon processors or Low Voltage Xeon processors in both sockets. If you have any questions about what processors to use, contact your Intel field sales representative or local distributor.

4.2.5 Firmware Hub (FWH) BIOS Socket

The Firmware Hub (FWH), or BIOS, flash memory part fits into the 32-pin socket U69, giving you the option to remove and reprogram it without the use of soldering equipment. There is only one correct orientation for the FWH part to be placed into its socket. Line up the circular marking on the FWH part, denoting pin 1, with the circular marking on the evaluation board. Pin numbering proceeds clockwise around the chip from pin 1.

4.2.6 Battery

A type 2032 3V lithium coin cell battery is used in socket BH1 on the evaluation board. The battery holder is beveled such that the battery fits into it in one particular orientation. The battery is held in place by a metal arm. To remove the battery, bend the arm slightly toward the SCSI connector.

4.3 On-Board Connectors

Table 10 lists connector reference designators that correspond to the connectors on the board.

Table 10. On-Board Connectors

Connector Reference Designator	Connector Description
J100	WTX Main Power Connector
J101	WTX Additional Power Connector
J102	WTX 12V _{DIG} VRM/D2D Output Power Connector
J37	SCSI Channel A Connector
J38	SCSI Channel B Connector
J16	IDE Connector
J34	Floppy Connector
J13	ITP32B Connector
J43	Front Panel Connector
J51	Auxiliary Fan Connector
J52	CPU1 Fan Connector
J53	CPU0 Fan Connector
J71	BMC Connector
J70	Debug Connector

4.3.1 WTX Power Connectors

The following tables show the signals assigned to the three WTX power connectors.

Table 11. WTX Main Power Connector (J100)

Pin	Signal Name	Function
1	3.3V	
2	3.3V	
3	3.3V	
4	3.3V	
5	3.3V	
6	com.	Ground
7	com.	Ground
8	com.	Ground
9	com.	Ground
10	com.	Ground
11	5V	
12	5V	
13	3.3V	
14	3.3V	
15	3.3V	
16	3.3V	
17	3.3V _{AUX}	
18	com.	Ground
19	com.	Ground
20	com.	Ground
21	com.	Ground
22	5V _{SB}	
23	5V	
24	5V	



Pin	Signal Name	Function
1	5 V _{SENSE}	5 V power supply sense line
2	3.3V _{SENSE}	3.3 V power supply sense line
3	Reserved	
4	com.	Ground
5	com.	Ground
6	12V _{IO}	
7	-12V	
8	l ² C clk	Clock signal for I ² C interface
9	FanC	Signal to control fan speed in power supply
10	PS-OK	Signal indicating all power supply outputs are within limits
11	Reserved	
12	5 V _{SENSE RTN}	Return path for 5 V power supply sense line
13	3.3V _{SENSE RTN}	Return path for 3.3 V power supply sense line
14	Reserved	
15	com.	Ground
16	12V _{IO}	
17	12V _{IO}	
18	Sleep	
19	l ² C data	Data signal for I ² C interface
20	FanM	Signal indicating fan speed/status in power supply
21	PS-on	Signal to enable/disable power supply
22	Reserved	

Table 12. WTX Additional Power Connector (J101)

Table 13. WTX 12V_{DIG} VRM/D2D Output Power Connector (J102)

Pin	Signal Name	Function
1	12V _{DIG}	12 V digital
2	12V _{DIG}	12 V digital
3	12V _{DIG}	12 V digital
4	Reserved	12 V power supply digital sense line
5	com.	Ground
6	com.	Ground
7	com.	Ground
8	Reserved	Return path for 12 V power supply digital sense line

4.3.2 SCSI Connectors

Table 14 shows the signals assigned to the two SCSI connectors for the Adaptec AIC7902 SCSI Controller on the evaluation board. Connector J37 is for Channel A, and connector J38 is for channel B. Each channel will support up to 15 SCSI devices. The SCSI controller supports speeds up to Ultra-320, and you must use a cable at least as fast as the devices you wish to support on a given channel. A terminator is required on each channel. Each device on a channel must have a unique SCSI ID (0-15).

Pin Signal Name (SE/LVD) Pin Signal Name (SE/LVD) SR/+DB12 -DB12/-DB12 35 1 2 SR/+DB13 36 -DB13/-DB13 SR/+DB14 37 -DB14/-DB14 3 4 SR/+DB15 38 -DB15/-DB15 SR/+DBP1 -DBP1/-DBP1 5 39 -DB0/-DB0 6 SR/+DB0 40 7 SR/+DB1 41 -DB1/-DB1 SR/+DB2 -DB2/-DB2 8 42 9 SR/+DB3 43 -DB3/-DB3 SR/+DB4 -DB4/-DB4 10 44 11 SR/+DB5 45 -DB5/-DB5 SR/+DB6 -DB6/-DB6 12 46 -DB6/-DB6 13 SR/+DB7 47 SR/+P_CRCA -DBP/-P_CRCA 14 48 GND/GND GND/GND 15 49 16 DIFFSENSE 50 GND/GND 17 **TPWR/TPWR** 51 **TPWR/TPWR TPWR/TPWR TPWR/TPWR** 18 52 19 Reserved/Reserved 53 Reserved/Reserved 20 GND/GND GND/GND 54 SR/+ATN -ATN/-ATN 21 55 22 GND/GND 56 GND/GND -BSY/BSY 23 SR/+BSY 57 24 SR/+ACK 58 -ACK/-ACK 25 SR/+RST 59 -RST/-RST 26 SR/+MSG 60 -MSG/-MSG -SEL/-SEL 27 SR/+SEL 61 SR/+C/D -C/D/-C/D 28 62 29 SR/+REQ 63 -REQ/-REQ 30 SR/+I/O 64 -I/O/-I/O 31 SR/+DB8 65 -DB8/-DB8 SR/+DB9 32 66 -DB9/-DB9 SR/+DB10 -DB10/-DB10 33 67 SR/+DB11 -DB11/-DB11 34 68

Table 14. 68-pin Single-Ended/Low Voltage Differential SCSI Connector Pinout (J37, J38)



4.3.3 IDE Connector

Table 15 shows the signals assigned to the IDE connector.

Table 15. IDE Connector Pinout (J16)

Pin	Signal	Pin	Signal
1	Reset IDE	21	DRQ3
2	Ground	22	Ground
3	Host Data 7	23	I/O Write#
4	Host Data 8	24	Ground
5	Host Data 6	25	I/O Read#
6	Host Data 9	26	Ground
7	Host Data 5	27	IOCHRDY
8	Host Data 10	28	Ground
9	Host Data 4	29	DACK3#
10	Host Data 11	30	Ground
11	Host Data 3	31	IRQ14
12	Host Data 12	32	Reserved
13	Host Data 2	33	Addr1
14	Host Data 13	34	Primary IDE Cable Detect
15	Host Data 1	35	Addr 0
16	Host Data 14	36	Addr 2
17	Host Data 0	37	Chip Select 0#
18	Host Data 15	38	Chip Select 1#
19	Reserved	39	Activity
20	Кеу	40	Ground

4.3.4 Floppy Drive Connector

Table 16 shows the signals assigned to the floppy drive connector.

Table 16. Floppy Drive Connector Pinout (J34) (Sheet 1 of 2)

Pin	Signal	Pin	Signal
1	Ground	2	Drive Enable 0
3	Ground	4	Reserved
5	Кеу	6	Drive Enable 1
7	Ground	8	Index
9	Ground	10	Motor Enable A#
11	Ground	12	Reserved

Pin	Signal	Pin	Signal	
13	Ground	14	Drive Select A#	
15	Ground	16	Reserved	
17	Ground	18	DIR#	
19	Ground	20	STEP#	
21	Ground	22	Write Data#	
23	Ground	24	Write Gate#	
25	Ground	26	Track 00#	
27	Ground	28	Write Protect#	
29	Ground	30	Read Data#	
31	Ground	32	Side 1 Select#	
33	Ground	34 Diskette Change#		

Table 16. Floppy Drive Connector Pinout (J34) (Sheet 2 of 2)

4.3.5 ITP32B Connector

See Section 3.3.7 and ITP documentation for information on the In-Target Probe (ITP).

4.3.6 Front Panel Connector

The development kit is not shipped with a chassis, so the front panel connector is unused by default. However, if you wish to place your evaluation board in a chassis, refer to the following table for the pinout of the front panel connector.

Table 17.	Front	Panel	Connector	(J43))
-----------	-------	--------------	-----------	-------	---

Pin	Signal	Pin	Signal
1	Reserved	16	Power button
2	Ground	17	Reserved
3	Chassis Intruder	18	Ground
4	Hard drive activity LED	19	Fan Tachometer 0
5	3.3V	20	Fan Tachometer 4
6	Reserved	21	Fan Tachometer 1
7	Reserved	22	Fan Tachometer 5
8	Power LED	23	Fan Tachometer 2
9	Reserved	24	Fan Tachometer 6
10	Ground	25	Fan Tachometer 3
11	Reserved	26	Fan Tachometer 7
12	Reserved	27	Reserved
13	Reserved	28	Ground
14	Reset button	29	l ² C bus 0 clock
15	5V standby voltage	30	l ² C bus 0 data



4.3.7 Fan Connectors

There are three 12V fan connectors on the evaluation board. Use connectors J53 and J52 for the CPU0 and CPU1 fansinks, respectively. If you install another 12V fan or fansink on your evaluation board, you may use the auxiliary fan connector J51.

4.3.8 BMC Connector

The evaluation board contains a baseboard management controller (BMC) connector used in validation. The following pins must be shorted with jumpers for proper system operation: 5-6, 7-8, 9-10, 17-18, 19-20, 29-30.

4.4 DDR SDRAM Slots

The evaluation board contains eight DIMM slots for DDR SDRAM.

Table 18. DDR SDRAM Slots

DDR SDRAM Slot Designator	DDR SDRAM Slot Description
J1	DIMM 1, Channel B
J2	DIMM 1, Channel A
J7	DIMM 2, Channel B
J3	DIMM 2, Channel A
9U	DIMM 4, Channel B
J5	DIMM 4, Channel A

The six DIMM slots run parallel on two channels. For dual channel configuration, you must populate channels A and B together with identical DIMMs starting at the outermost DIMM slots, those furthest from the MCH (U66). For example, you must populate slots J5 and J9 (DIMM 4 on Channels A and B) first, and they must contain memory of exactly the same type and size. You would next populate slots J4 and J8. Pairs of DIMM slots may differ in size. You may use DIMMs of 128 Mbytes through 2 Gbytes. All DIMMs must be ECC registered memory. Do not mix component types—you must use all x4 or all x8 DIMMs on the evaluation board. For a single channel support, you must populate channel A.

4.5 Jumpers

The evaluation board has a number of jumpers that control various functions of the system. Refer to Table 19 for descriptions of the jumpers and their settings.

Table 19. Jumpers (Sheet 1 of 2)

Reference Designator	Functional Description	Settings									
NOTE: For g	roups of jumpers with multiple	options, the	e def	ault set	ting	is note	d with	italio	cs.		
		Open (de	fault	:): Norm	al m	ode.					
JP1	Safe Mode	Shorted: frequency. Controller more infor	Forc For Hub mati	es proc debug 3 (ICH on.	esso only -S) [ors to o . Refei Datash	perate to the eet (or	e at l Inte rder	owest in el [®] 8280′ number :	tern 1CA 290	al 1/O 733) for
		Open (de	fault	:): Norm	al m	ode.					
JP2	Top Swap	Shorted: the ICH3 s another lo Refer to th Datasheet	The I swap catio ne Inf t (ord	ICH3 su os the to on. This tel [®] 828 der num	ippo p bl allo 801C ber 3	rts a "1 ock (th ws for CA I/O 29073	op-Blo e boot safe u Contro 3) for r	ock S t bloo pdat oller nore	Swap" mo ck) in the e of the I Hub 3 (I0 e informa	ode, FV boo CH- tion	wherein /H with t block. S)
		Short 1-2: Short 2-3:	: One : Two	e proce	ssor	s					
JP3	ITP Select	Use the appopulated	pprop on tl	priate s he eval	ettin uatio	g for th on boa	ne num rd.	nber	of proce	SSO	rs
		Short 1-2	(def	ault): N	lorm	al moo	de.				
JP4	CMOS Clear	Short 2-3: To clear all CMOS settings, power down, short pins 2-3 for several minutes, move the jumper back to 1-2, and boot the system.					ort pins Ind boot				
JP7	No Reboot	Open (default): Normal TCO timer reboot functionality: reboot after second timeout. Short: Disables TCO timer system reboot feature.									
J19	Test Header	Used during manufacturing only.									
J27	FWH Write Protect	Open: All blocks write enabled. Short 1-2 (default): Top block write protected. Short 3-4: Blocks 2-8 write protected. Short 1-2 and 3-4: All blocks write protected.									
		JP24	J	P25	J	P26	JP2	7	Mode	•	MHz
		Open	0	Dpen	0	pen	Оре	en	PCI->	<	133
JP24, JP25,	PCI-X Slot 1, Bus A Mode	Short	0	pen	0	pen	Ope	en	PCI-X	(100
JF20, JF21		Short	0	pen	S	hort	Ope	en	PCI-X	(66
		Short	S	short	S	hort	Ope	en	PCI		66
		Short	S	short	S	hort	Sho	ort	PCI		33
		JP28		JP29		JP	30	Ν	lode		MHz
JP28, JP29,		Open		Open		Op	en	PCI-X			100
JP30	PUI-X SIOT 2, BUS B Mode	Open		Oper	۱	Sh	ort	PCI-X			66
		Open		Shor	t	Sh	ort		PCI		66
		Short		Shor	t	Sh	ort		PCI		33



Table 19.	Jumpers	(Sheet 2 of 2)

Reference Designator	Functional Description	Settings						
		JP31	JP32	JP	35	Mode		MHz
		Open	Open	Ор	oen PCI-X			133
JP31, JP32,	SCSI PCI/PCI-X Mode	Open	Short	Ope	ən	PCI-X		100
JP35		Open	Short	1-:	2	PCI-X		66
		Open	Short	2-3	3	PCI		66
		Short	Short	2-3	3	PCI		33
		JP33	JP3	JP34		Mode		MHz
JP33, JP34	PCI-X Slots A:D Mode	Open	Ope	Open		PCI-X		66
		Open	Sho	rt	PCI			66
		Short	Sho	Short		PCI		33
J36	Test Header	Used for validation	ation purpos	es only	<i>'</i> .			
JP38	SMBUS 0 VSBY5							
JP39	SMBUS 1 VCC3	These headers	s are used to	o conne	ect to	the SMBL	JS.	See
JP40	SMBUS 2 VCC3	Section 4.5.1	for pinouts.					
JP41	SMBUS 3 VCC3	1						
JP42	Loadline Select	Short 1-2: Inte	el Xeon proc	essor				
0 . 12	2000	Open: Low Voltage Xeon processor						

4.5.1 SMBUS Headers

The SMBUS headers are used to connect the SMBUSes. Refer to Table 20 through Table 23 for pinout information.

Table 20. SMBUS 0 VSBY5 (JP38)

Pin	Pin Description
1	I ² C bus 0 data
2	Ground
3	I ² C bus 0 clock

Table 21. SMBUS 1 VCC3 (JP39)

Pin	Pin Description
1	I ² C bus 1 data
2	Ground
3	I ² C bus 1 clock

Table 22. SMBUS 2 VCC3 (JP40)

Pin	Pin Description
1	I ² C bus 2 data
2	Ground
3	I ² C bus 2 clock

Table 23. SMBUS 3 VCC3 (JP41)

Pin	Pin Description
1	l ² C bus 3 data
2	Ground
3	I ² C bus 3 clock

4.6 Buttons

The evaluation board has power and reset buttons. Refer to Table 24 for descriptions of the buttons.

Table 24. Buttons

Switch Reference Designator	Switch Description
S8	Power Button
S9	Reset Button

4.7 Peripheral Connectors

The evaluation board contains a number of connectors for external system devices and peripherals.

Figure 8. Peripheral Connectors





4.7.1 Dual Stacked USB Connector

Table 25 shows the signals assigned to the dual stacked USB connector.

Table 25. USB Connector Pinout

Pin	Signal
1,5	Power (fused)
2,6	USBP0# [USBP1#]
3,7	USBP0 [USBP1]
4,8	Ground

4.7.2 PS/2-Style Mouse and Keyboard Connectors

Table 26 shows the signals assigned to the PS/2-style keyboard and mouse connectors. The keyboard port is on the top, and the mouse port is on the bottom.

Table 26. PS/2-Style Mouse and Keyboard Pinout

Pin	Signal	
1, 7	Data	
2,8	Reserved	
3,9	Ground	
4,10	+5 V (fused)	
5,11	Clock	
6,12	Reserved	

4.7.3 VGA Port

Table 27 shows the signals assigned to the VGA port.

Table 27. VGA Port Signals (Sheet 1 of 2)

Pin	Signal
1	Red
2	Green
3	Blue
4	Ground
5	Ground
6	Analog Ground
7	Analog Ground
8	Analog Ground
9	Ground
10	Ground
11	Reserved
12	DDC Data

Table 27. VGA Port Signals (Sheet 2 of 2)

Pin	Signal
13	Horizontal Sync
14	Vertical Sync
15	DDC Clock

4.7.4 Parallel Port

Table 28 shows the signals assigned to the parallel port connector.

Table 28. Parallel Port Connector Pinout

Pin	Signal	Pin	Signal
1	Strobe#	14	Auto Feed#
2	Data Bit 0	15	Fault#
3	Data Bit 1	16	INIT#
4	Data Bit 2	17	SLC IN#
5	Data Bit 3	18	Ground
6	Data Bit 4	19	Ground
7	Data Bit 5	20	Ground
8	Data Bit 6	21	Ground
9	Data Bit 7	22	Ground
10	ACK#	23	Ground
11	Busy	24	Ground
12	Paper end	25	Ground
13	SLCT		



4.7.5 Serial Ports

Table 29 shows the signals assigned to the serial port connector.

 Table 29. Serial Port Connector Pinout

Pin	Signal
1	DCD
2	Serial In (SIN)
3	Serial Out (SOUT)
4	DTR
5	Ground
6	DSR
7	RTS
8	CTS
9	RI

4.7.6 Gigabit Ethernet RJ-45 Connector

Table 30 shows the signals assigned to the gigabit Ethernet RJ-45 connector. A Cat5 cable with an RJ-45 connector is required to connect this Ethernet adapter to your network.

Table 30.	Gigabit	Ethernet	RJ-45	Connector	Pinout
-----------	---------	----------	--------------	-----------	---------------

Pin	Signal
1	Data 0 +
2	Data 0 -
3	Data 1 +
4	Data 1 -
5	Data 2 +
6	Data 2 -
7	Data 3 +
8	Data 3 -

BIOS Overview

INT_{el ®}

The E7501 BIOS was created using AMIBIOS8* technology created by AMI*.

The following documents are available to overview the high-level features of AMIBIOS8:

- Amibios8.pdf
- AMIBIO8Brochure.pdf
- AboutAMIBIOS8.pdf

These files, and others, are also available for download from AMI's website (http://www.ami.com/support/doclib.cfm).

5.1 **Power-On and Configuration**

5.1.1 Power On

Upon power-on, the E7501 BIOS will initialize the board hardware and peripherals, communicating its progress by writing status codes to an I/O port (80h). These status codes may be monitored by installing a POST diagnostic card in the short debug PCI slot.

Documentation on the status codes that are sent to port 80h is available in the file AMIBIOS-codes.pdf. This file can be downloaded from AMI's website (http://www.ami.com/support/doclib.cfm).

After most of the hardware has been configured, including video (whether it be on-board or PCI), the user is presented with a splash screen. This splash screen displays the following information:

- BIOS information, such as build time and version
- CPU configuration
 - Number of CPUs in the system
 - Speed of the CPUs
 - Brand string
 - Family/Model/Stepping
 - Microcode update loaded

All of memory is then tested, and the progress of the test is displayed on the screen. This memory test may be skipped by pressing the <ESC> key at any time during the test.

Following the memory test, IDE devices are detected. If CMOS memory has been corrupted or is otherwise invalid, you will be prompted to load default CMOS data and continue or enter the setup utility. Press <F1> to enter the setup utility or press <F2> to load default values into CMOS and continue.



After the IDE devices are displayed, the current hardware configuration is shown, and the boot device is chosen. Then control is handed over to the boot loader on the selected boot device.

5.1.2 BIOS Setup Configuration

The E7501 BIOS provides a setup utility to customize your board. At any point during the display of the first splash screen, pressing the key will enter BIOS setup.

The BIOS Setup utility has been functionally divided into five sections to categorize the setup options:

- Main
- Advanced
- PCI/PNP (not discussed here)
- Boot
- Security (not discussed here)
- Chipset
- Exit

These sections can be navigated using all four arrow keys. The <UP> and <DOWN> keys toggle between setup options in any given section. The <LEFT> and <RIGHT> keys switch between main BIOS setup sections. Each of these sections will be discussed briefly, in turn.

5.1.3 Help on Options

It should be noted that not all setup options are documented in this guide. The setup utility in the BIOS contains brief help descriptions for almost every setup option available. When any given setup option is highlighted (selected by moving the cursor to the item with the arrow keys), a brief description of that option is displayed in a pane on the right-hand side of the screen.

5.1.4 Main Setup

The Main BIOS setup screen contains mostly informative information on the BIOS. The following information is displayed:

- BIOS version
- BIOS build date
- BIOS ID

Please use this information when engaging with Intel customer support.

5.1.4.1 Time and Date

The Main Setup section contains fields to control the date and the time of the system. These should be set the first time the setup utility is entered.

5.1.5 Advanced Setup

The Advanced BIOS setup screen contains various menu items that allow you to configure the following system components:

- CPU
- IDE (not discussed here)
- Floppy (not discussed here)
- ACPI (not discussed here)
- Event Log (not discussed here)
- Super I/O (not discussed here)
- USB (not discussed here)
- Onboard Devices

5.1.5.1 CPU Configuration

CPU Frequency Multiplier

The E7501 board adaptation allows for the user to set the operating frequency of the processors in the system. The CPU Frequency Multiplier field accepts a decimal number representing the processor's internal clock multiplier ratio. The following equation defines how this field affects processor operating frequency:

Processor Frequency = (CPU Frequency Multiplier) * (FSB Frequency) / 4

For example, a CPU Frequency Multiplier value of "20" on a board that is populated with 400 MHz FSB processors will result in an effective processor operating frequency of 2.0 GHz.

It should be noted that not all multipliers are allowable. While the setup option may allow a value to be entered, it is not guaranteed that the entered multiplier will actually result in the intended processor frequency. The effective frequency of the processor depends on the supported frequency range of the processor. If a value entered in this option is not explicitly supported by the processor, the system should exhibit the following behavior:

- If the multiplier would target a processor frequency of below 1.2 GHz, the system will strap to 800 MHz
- If the multiplier would target a processor frequency between 1.2 GHz and the lowest supported processor frequency, the system will strap to the lowest supported processor frequency.
- If the multiplier would target a processor frequency above the highest supported processor frequency, the system will strap to the highest supported processor frequency.

Hyper Threading

A setup option is available to turn Hyper Threading on and off, as well. If you are running on an operating system that takes advantage of hyper-threading technology, you will want to have this option enabled. The setting of this option will affect how many processors are reported on the BIOS splash screen, as well as to the operating system.



5.1.5.2 Onboard Device Configuration

The Advanced Setup section allows limited configuration of non-chipset devices. The onboard Gigabit Ethernet controller and onboard SCSI controller may be enabled or disabled here. If either device is not used, it is recommended that they be disabled to improve boot time.

5.1.6 Boot Setup

The Boot Setup section contains options that controls boot devices, boot order, and other aspects of the boot process. Most of these options will not be documented here.

Quick Boot

The Quick Boot option determines whether or not a complete memory test is performed by the BIOS during boot. Enabling this option will speed up boot time of large memory configurations greatly. It is disabled by default.

5.1.7 Chipset Setup

This setup section contains options that allow the user to configure various parameters that are specific to the chipset silicon present on the board. The following silicon is configurable through this setup section:

- E7501
- P64H2
- ICH3 (not discussed here)

5.1.7.1 E7501 Setup

Memory Remapping

A configuration option is available to toggle the state of memory remapping support in the chipset. Memory remapping allows physical memory behind legacy ROM and PCI memory to be utilized. Enabling this feature allows that memory to be accessed at a region above the top of physical memory in the system.

If your E7501 system is to be operated with 4 GByte or more of memory, this option *must* be enabled.

5.1.7.2 P64H2 Setup

PCI-X Frequency Control

The P64H2 setup section allows some control over the PCI-X bus frequencies on the bus segments behind all P64H2 devices in the system. The BIOS is pre-programmed to cap the frequencies that all PCI-X bus segments on the E7501 board can run at. In the event that it is desired to control the frequency of the PCI-X bus segments, each segment is represented by a setup option that can be set according to the following:

Table 31. P64H2 Setup Options

Setting	Meaning
Auto	The BIOS will set the frequency of the PCI-X bus segment according to the capabilities reported by all devices on the bus segment, not to exceed the pre-programmed BIOS maximum for that segment.
33	The BIOS will program the frequency of the PCI-X bus segment to 33 MHz.
66	The BIOS will program the frequency of the PCI-X bus segment to 66 MHz.
100	The BIOS will program the frequency of the PCI-X bus segment to 100 MHz.
133	The BIOS will program the frequency of the PCI-X bus segment to 133 MHz.

Although the E7501 board only comes populated with two P64H2 devices allowing four PCI-X bus segments (designated HIB and HID in the setup options), the BIOS contains two more options to control the bus segments behind the P64H2 that is contained on the Intel P64H2 riser card, which may be inserted into the HI Riser Card Connector slot (designated HIC in the setup options). The E7501 BIOS contains support for the Intel P64H2 riser card.

5.1.8 Exit

After BIOS setup modifications have been done, you have several choices for leaving the setup utility, which are displayed on the Exit Setup screen:

- Save and Exit (F10)
- No Save and Exit
- Discard Changes (F7)
- Load Optimal Defaults (F8)
- Load Failsafe Defaults (F9)

5.1.8.1 Save Changes and Exit

This option can be chosen to save all changes made to CMOS configuration since entering BIOS setup utility and rebooting the system. All changes made in the setup utility will take affect on the subsequent boot.

5.1.8.2 Discard Changes and Exit

This option can be chosen to exit the setup utility without saving any CMOS configuration changes that have been made. Choosing this option will allow the boot to continue from where it left off before entering the setup utility.

5.1.8.3 Discard Changes

If you have made changes that you wish to undo, this option can be used to restore the CMOS buffer to the same state it was in at setup utility entry.



5.1.8.4 Load Optimal/Failsafe Defaults

Both of these options load a pre-programmed set of configuration data to CMOS.

5.1.8.5 Shortcuts

In addition to using the Exit Setup screen to choose your method of leaving the setup utility, you can also use function keys (noted above) from any point inside the setup utility.

5.2 Updating the BIOS

AMI provides an MS-DOS utility that may be used to replace the BIOS on your E7501 board with a newer version. The utility may be invoked via MS-DOS command line with one parameter, being the .rom file that represents the new BIOS image. The .rom file may be located in any location in the system accessible from MS-DOS.

This utility, along with instructions, is available for download from AMI's website (http://www.ami.com). Although the name of the actual executable file changes from release to release, this tool is packaged under the name AMIFLASH.

5.3 Troubleshooting

5.3.1 Error Messages

In some situations, you may be faced with error messages from the BIOS. AMIBIOS-Error-Messages.pdf describes some of the messages you may see. This document, along with others, is available online from AMI's website (http://www.ami.com/support/doclib.cfm).

5.3.2 Status Codes

During the boot process, the E7501 BIOS communicates its progress to the user by writing status codes to an I/O port (80h). These status codes may be monitored by installing a POST diagnostic card in the short debug PCI slot.

Documentation on the status codes that are sent to port 80h is in the file AMIBIOS-codes.pdf which is available for download from AMI's website (http://www.ami.com/support/doclib.cfm).

5.3.3 Fatal Error Codes

Some memory configurations may cause the system to stop because the BIOS can no longer function. These conditions are specific to the E7501 board adaptation, and are not documented with the reset of the POST codes in the AMI documentation. The following table details the possible board-specific fatal error codes that may be observed:

Table 32. Board-Specific Fatal Error Codes

POST Code	Name	Description	
E1	Memory Not Present	Make sure memory is populated in the system. If memory has been populated in the system, it is possible that the BIOS to skipped DIMMs that are not valid for the current board configuration, and had no valid DIMMs to initialize.	
E2	Memory Type Mismatch	Memory has been placed in the system that is not Registered ECC x72 DDR. Check all DIMMs.	
E3	Memory Width Error	The silicon on the board doesn't support the DRAM width of one of the DIMMs populated on the board. Check the width of all DIMMs and replace any non-supported DIMMs.	
E4	Memory Channel Mismatch	At least one DIMM pair (channel A and channel B) do not match, or only one DIMM is populated in the socket pair.	
EA	Memory Timing Error	At least one DIMM has been placed in the system that is not fast enough to run in the current configuration. Inspect and replace slow DIMMs.	
EE	Memory Size Not Supported	The size of at least one DIMM is not supported by the BIOS. Inspect and replace any unsupported DIMMs.	
EF	DIMM Population Order Error	Mixed single-rank and double-rank DIMMs have been populated in the wrong order. Reorder the DIMMs such that any of the double-rank DIMMs are farther from the MCH than any of the single-rank DIMMs.	

Note: The BIOS contained on your board may not generate all of the error codes listed above.

int_{el®}

P64H2 Riser Card

Introduction 6.1

The P64H2 Riser Card is an optional component of the Intel E7501 Scalable Performance Board Development Kit. The Intel RGE7501MC Memory Controller Hub (MCH) supports up to three HI 2.0 connections. The board contains two Intel P64H2 components connected via HI 2.0 expansion slot. The riser card enables you to use the third HI 2.0 to provide a third P64H2 on the board.

The P64H2 Riser Card consists of one P64H2 component and three 3.3V PCI-X connectors. Bus A contains one PCI-X connector running up to 133 MHz, and Bus B contains two connectors running up to 100 MHz. Figure 9 depicts the block diagram.

Figure 9. P64H2 Riser Card Block Diagram



Figure 10 depicts the riser card's dimensions and the placement of the components on the board. The riser card measures 9.00" x 7.50". (Note: The figure is not drawn to scale.)





Note: Flashing red LED (CR6) shows that the supplemental power is not connected to the board and is holding the board in reset.

6.2 Hardware Installation

The P64H2 Riser Card hardware includes a steel bracket designed to support the weight of PCI/PCI-X cards connected to the riser card. Refer to Figure 7, "Board Layout Diagram" on page 39 and follow these steps to install the hardware:

- 1. Attach a free hard drive power cable (+12 V and +5 V) to the back of the riser card.
- *Note:* Without a power supply attached to card, the system will be held in reset.
 - 2. Insert one, two or three PCI/PCI-X cards into the slots on the riser card. See item 1 on Figure 11.

Figure 11. Inserting PCI/PCI-X Cards into the Slots on the Riser Card



- 3. If you are using slots J24 or J25 on the evaluation board, insert PCI/PCI-X cards into those slots before installing the P64H2 Riser Card, as shown in item 2 of Figure 12. If you are using slot J23, ensure that this slot is empty until step 6 of this installation procedure.
- 4. Plug the P64H2 Riser Card into slot J12 of the evaluation board (the largest slot on the board). See item 3 in Figure 12.

Note: Plug PCI/PCI-X cards into the evaluation board first, then plug in the Riser Card.

Figure 12. Installing the P64H2 Riser Card





- 5. Install the P64H2 steel bracket by first attaching it to the evaluation board baseboard using (1) 6-32 x 3/8 screw, (1) 6-32 nut, and (1) 6-32 washer. See item 4 in Figure 13.
- 6. Attach the faceplates of the PCI cards to the bracket using (3) 6-32 x 3/8 screws as shown in item 5 of Figure 13.

Figure 13. Installing the Bracket





- 7. If you are using slot J23, you can insert a PCI/PCI-X card by sliding it through the bracket enclosure and plugging it into the evaluation board. See item 6 in Figure 14.
- *Note:* When possible, assemble any PCI/PCI-X cards to the mainboard before attaching the P64H2 riser card.

Figure 14. Inserting the PCI/PCI-X Card into Slot J23



6.3 Hardware Configuration

6.3.1 Jumper Settings

There are two sets of jumpers that control the speed of the PCI-X buses. Table 33 describes the jumper settings for Channel A (one 133 MHz slot), and Table 34 describes the jumper settings for Channel B (two 100 MHz slots).

Table 33. Channel A Jumper Settings J1

JP1	JP2	Frequency
No Jumper	Jumper	Default - 66 MHz
Jumper	Jumper	33 MHz
Jumper	No Jumper	Unsupported
No Jumper	No Jumper	133 MHz



Table 34. Channel B Jumper Settings J2 and J3

JP5	Frequency	
No Jumper	Default – 100 MHz	
Jumper	133 MHz	

Note: If two cards are plugged in to slots J2 and J3, BIOS will default run the slots at 100 MHz.

6.3.2 Hot Plug and Bootable Devices

Hot plug and bootable devices are not supported on the P64H2 Riser Card.

Bill of Materials

A

This appendix includes the latest bill of materials as of this printing. To obtain the latest version of the bill of materials, go to http://developer.intel.com/design/intarch.

Table 35. Bill of Materials (Sheet 1 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
18	J4,J6,J8,J14,J15,J19,J22,J26,J28,J P1,JP2, JP7,JP26,JP29,JP31,JP33,JP34, JP42	1X2HDR_TH-102276-001	FOXCONN ELECTRONICS	HB1902G
11	JP3,JP4,JP24,JP25,JP28,JP32,JP3 5, JP38,JP39,JP40,JP41	1X3HDR_TH-102276-003	TYCO ELECTRONICS CORPORATION	146225-3
3	J51,J52,J53	1X3HDR_TH1MT-201581- 103	WIESON ELECTRONIC	2366C888-001
1	J27	1X4HDR_TH-201558-001	TYCO ELECTRONICS CORPORATION	640456-4
1	J43	2X15HDR_2MT-201418- 030	FOXCONN ELECTRONICS	HL17156
1	J34	2X17HDR5_TH-732440- 001	WIESON ELECTRONIC	2120C888-001
1	J16	2X20HDR20_TH-201418- 040	FOXCONN ELECTRONICS, INC.	HL09207-D2
1	J50	2X30RCPT_2MH-201082- 563	TYCO ELECTRONICS CORPORATION	650090-6
1	J36	2X5HDR_TH-102283-005	TYCO	146443-5
2	J37,J38	4X17SCSIRA_TH-717126- 001	TYCO ELECTRONICS CORPORATION	787190-7
1	U54	IC,VLSI,VIDEO,M69000,BG A,256	ASILIANT TECHNOLOGIES	M69000
1	U113	74ACT04_SOIC-100604- 183-VCC=VSA	FAIRCHILD SEMICONDUCTOR CORP	74ACT04SCX
1	U126	74AHC74_SOIC-100713- 184-VCC=VSA	TEXAS INSTRUMENT	SN74AHC74DR
4	U121,U122,U123,U124	74CBT3306_SSOP- VCC=VSBY5_0	ТІ	SN74CBTD3306
1	U58	IC,LOG,DIG- COMP,SOP,SN74HC682D W,MAGNITU>	ТІ	SN74HC682DWR
1	U68	74HCT125_SOIC-100624- 181-VCC=VA	PHILIPS COMPONENTS	74HCT125D-T



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
1	U125	IC,LOG,MULTIPLEX,SOT,7 4HCT4052D,NI	PHILLIPS	74HCT4052D
1	U57	IC,LOG, GATES,SOIC,74LVC00A,N AND	PHILLIPS	74LVC00AD-T
1	U82	74LVC08AD_SOIC- 100608-361	PHILIPS COMPONENTS	74LVC08AD-T
1	U72	74LVC14_SOIC-676292- 101	PHILIPS COMPONENTS	74LVC14AD-T
1	U79	IC,ASIC,CORDOVA,A0,416 BGA	INTEL	82544EI
1	U78	IC,VLSI,SCSI,AIC7902,BG A,456	ADAPTEC	AIC-7902
1	U101	AT93C46A_66_SOIC- 109868-001-VCA	ATMEL	AT93C46-10SC-2.7
1	BH1	BAT ACC,HOLDR,THM,CR2032	CHIA TSE TERMINAL INDUSTRY CO., LT	B7566BP5R
1	C712	CAP-P_3216-2.2	KEMET	T491A22M006QAS
18	C710,C711,C1390,C1391,C1392, C1393,C1394,C1395,C1396,C1397, C1435,C1436,C1437,C1438,C1439, C1440,C1566,C1600	CAP-P_3216-4.7	VISHAY- SPRAGUE	293D475X0010A2 W
32	C706,C709,C881,C1410,C1411, C1414,C1415,C1416,C1419,C1421, C1422,C1423,C1424,C1425,C1426, C1427,C1428,C1429,C1430,C1431, C1432,C1433,C1434,C1441,C1589, C1601,C1606,C1627,C1628,C1629, C1630,C1631	CAPT,B,10.000 UF,16.000V,+/- 20%	KEMET	T491B106M016AS 7454
27	C756,C757,C758,C759,C760,C761, C762,C763,C764,C765,C766,C767, C768,C769,C770,C771,C772,C773, C774,C775,C1567,C1568,C1569, C1570,C1590,C1591,C1592	CAP-P_6032-100	KEMET	T491C107006AS
1	C776	CAP-P_6032-22	AVX/KYOCERA	TAJC226M016R
2	C656,C657	CAPT,E,1000UF,4V,+/-20%	KEMET	T510E108M004AS
8	C530,C531,C532,C533,C1555,C155 6,C1557,C1558	CAPS,AL-P,E/X,180.000 uF,4.000V,+/- 20%>	PANASONIC	EEFUE0G181R
14	C681,C682,C686,C687,C690,C691, C694,C695,C1400,C1401,C1402, C1403,C1543,C1544	CAP-P_7343-22.0	VISHAY-SPRAGUE	893D226X0016D2 W
4	C664,C665,C666,C667	CAP-P_7343-33.0	KEMET	T496X336M020AS 454
0	C63,C64	CAP-P_7343-33.0	KEMET	T496X336M020AS 454
2	C658,C659	CAP-P_7343-330UF	AVXCERAMICS	TAJE337M010SNJ
8	C1442,C1443,C1444,C1445,C1446, C1447,C1479,C1577	CAP-P_RDL-270	SANYO VIDEO COMPONENTS	16SP270M+C3

Table 35. Bill of Materials (Sheet 2 of 17)
Table 35. Bill of Materials (Sheet 3 of 17) Image: Comparison of the state o

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
24	C208,C209,C210,C211,C212,C213, C214,C215,C216,C217,C218,C219, C220,C221,C222,C223,C224,C225, C226,C227,C1475,C1476,C1477, C1478	CAPA,560.000 UF,8X13,4.000V,+/- 20%,TH	UNITED/NIPPON	4PS560MAH11
4	C1481,C1482,C1483,C1484	CAP-P_RDL-820UF	UNITED/NIPPON CHEMICON	4FP820MAE5
4	C702,C703,C704,C705	CAPN_1206-10.0UF	A V X CERAMICS CORP	12066D106MAT4A
13	C445,C446,C447,C448,C449,C450, C897,C898,C899,C900,C901,C902, C903	CAPN_1210-10UF	TDK CORPORATION OF AMERICA	C3225Y5V1C106Z T0S9N
65	C1,C2,C3,C4,C5,C6,C7,C8,C9,C10, C11,C12,C13,C14,C15,C16,C17,C1 8, C19,C20,C21,C22,C23,C24,C25,C2 6, C27,C28,C29,C30,C31,C32,C33,C3 4, C35,C36,C37,C38,C39,C40,C57,C5 8, C520,C521,C522,C523,C524,C680, C683,C684,C685,C688,C689,C692, C693,C700,C701,C1398,C1399, C1404,C1405,C1531,C1546,C1587, C1588	CAPN_1210-22UF	TDK CORPORATION OF AMERICA	C3225X5R0J226M T009N
6	C1496,C1497,C1498,C1499,C1643, C1644	CAPN_5081UF	TDK CORPORATION OF AMERICA	C1220X7R1C104K T009N
22	C589,C590,C595,C596,C597,C598, C613,C614,C620,C621,C1450,C153 0, C1607,C1608,C1609,C1610,C1611, C1612,C1619,C1620,C1621,C1622	CAPN_60301UF	MURATA ELEC. NORTH AMERICA	GRM39X7R103K05 0AJ
0	C630	CAPN_603- .01UF,10%,50V,603,E	A V X CERAMICS CORP	06035C103KAT4A
34	C631,C638,C889,C1269,C1276, C1277,C1278,C1291,C1293,C1294, C1295,C1296,C1297,C1298,C1299, C1300,C1304,C1305,C1306,C1307, C1308,C1309,C1310,C1311,C1312, C1613,C1614,C1615,C1616,C1617, C1618,C1623,C1624,C1625	CAPN_60301UF	A V X CERAMICS CORP	06035C103MAT4A
66	C777,C779,C780,C781,C782, C783,C1313,C1314,C1315, C1316,C1317,C1318,C1321,C1322, C1325,C1326,C1327,C1328,C1329, C1330,C1331,C1332,C1333,C1334, C1335,C1336,C1337,C1338,C1342, C1343,C1344,C1345,C1346,C1347, C1348,C1349,C1350,C1351,C1352, C1353,C1354,C1355,C1356,C1357, C1358,C1359,C1360,C1361,C1362, C1363,C1364,C1365,C1366,C1367, C1368,C1369,C1370,C1371,C1374, C1375,C1376,C1379,C1598,C1599, C1670,C1671	CAPN_60301UF	A V X CERAMICS CORP	06035C103JAT4A



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
3	C617,C1372,C1373	CAPN_603047UF	A V X CERAMICS CORP	0603YC473JAT4A
41	C785,C786,C787,C788,C789,C790, C791,C792,C793,C794,C795,C796, C797,C798,C799,C800,C801,C802, C803,C804,C805,C806,C807,C808, C809,C810,C811,C812,C813,C814, C815,C816,C817,C818,C819,C820, C821,C822,C823,C824,C825	CAPN_6031UF	TDK CORPORATION OF AMERICA	C1608Y5V1E104ZT 009N
400	$\begin{array}{l} {\sf C62,C289,C290,C291,C292,\\ {\sf C293,C294,C295,C296,C297,C298,\\ {\sf C299,C300,C301,C302,C305,C306,\\ {\sf C307,C308,C309,C310,C336,C337,\\ {\sf C338,C339,C340,C341,C342,C343,\\ {\sf C344,C345,C347,C348,C349,C350,\\ {\sf C351,C352,C353,C354,C355,C356,\\ {\sf C405,C406,C407,C408,C409,C410,\\ {\sf C411,C412,C413,C414,C415,C416,\\ {\sf C417,C418,C419,C420,C421,C422,\\ {\sf C423,C424,C425,C426,C427,C428,\\ {\sf C429,C430,C431,C432,C433,C434,\\ {\sf C435,C436,C499,C500,C501,C502,\\ {\sf C503,C504,C505,C506,C507,C508,\\ {\sf C509,C510,C513,C516,C517,\\ {\sf C518,C615,C616,C646,C826,C827,\\ {\sf C828,C829,C830,C831,C832,C833,\\ {\sf C834,C835,}\\ \end{array}$	CAPN_6031UF	TDK CORPORATION OF AMERICA	C1608X7R1C104K T009T
402	$\begin{array}{l} {llllllllllllllllllllllllllllllllll$	Ref Des Cont		

Table 35. Bill of Materials (Sheet 4 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
402	$\begin{array}{c} C1021, C1022, C1023, C1024, C1025, \\ C1026, C1027, C1028, C1029, C1030, \\ C1031, C1032, C1033, C1034, C1035, \\ C1036, C1037, C1038, C1039, C1040, \\ C1143, C1144, C1145, C1146, C1147, \\ C1148, C1149, C1150, C1152, C1153, \\ C1154, C1156, C1157, C1158, C1159, \\ C1160, C1161, C1162, C1163, C1164, \\ C1165, C1166, C1167, C1168, C1169, \\ C1170, C1171, C1172, C1173, C1174, \\ C1175, C1176, C1177, C1178, C1179, \\ C1180, C1181, C1182, C1183, C1184, \\ C1185, C1186, C1187, C1188, C1189, \\ C1190, C1191, C1192, C1193, \\ \end{array}$	Ref Des Cont		
402	$\begin{array}{l} {\sf C1194,C1195,C1196,C1197,C1198,}\\ {\sf C1199,C1200,C1201,C1202,C1203,}\\ {\sf C1204,C1205,C1206,C1207,C1208,}\\ {\sf C1209,C1210,C1211,C1212,C1213,}\\ {\sf C1214,C1215,C1216,C1217,C1218,}\\ {\sf C1219,C1220,C1221,C1222,C1223,}\\ {\sf C1224,C1225,C1226,C1227,C1228,}\\ {\sf C1319,C1320,C1323,C1324,C1341,}\\ {\sf C1378,C1380,C1381,C1382,C1383,}\\ {\sf C1384,C1385,C1386,C1387,C1388,}\\ {\sf C1389,C1501,C1503,C1504,C1507,}\\ {\sf C1508,C1513,C1514,C1515,C1516,}\\ {\sf C1517,C1518,C1519,C1520,C1521,}\\ {\sf C1522,C1528,C1529,C1597,C1661,}\\ {\sf C1662,C1663,C1664,C1665,C1666,}\\ {\sf C1667,C1668,C1669} \end{array}$	Ref Des Cont		
0	C311,C514,C542,C543,C544,C545, C546,C547,C548,C549,C550,C551, C552,C553,C554,C555,C556,C557, C558,C559,C560,C561,C562,C563, C564,C565,C566,C567,C568,C569, C570,C571,C572,C573,C574,C575, C576,C577,C578,C579,C580,C581, C582,C583,C584,C585,C586,C587, C588	CAPN_6031UF		
2	C1243,C1564	CAPN_60322UF	TDK CORPORATION OF AMERICA	C1608Y5V1C224Z T009N
4	C1377,C1502,C1641,C1642	CAPN_603-1.0UF	A V X CERAMICS CORP	0603ZG105ZT4A
3	C619,C1584,C1585	CAPN_603-10.0PF	A V X CERAMICS CORP	06035A100JAT4A
40	C437,C438,C439,C440,C441, C442,C443,C444,C635,C642,C648, C649,C650,C651,C1272,C1273, C1274,C1279,C1281,C1282,C1283, C1284,C1285,C1286,C1287,C1288, C1290,C1301,C1302,C1303,C1339, C1340,C1449,C1560,C1575,C1576, C1602,C1603,C1604,C1605	CAPN_603-1000PF	TDK CORPORATION OF AMERICA	C1608X7R1H102K T009A
10	C632,C633,C634,C639,C640,C641, C1505,C1559,C1562,C1565	CAPN_603-100PF	MURATA ELEC. NORTH AMERICA	GRM39C0G101J05 0AJ
1	C1626	CAPN_603-1500PF	AVX	06033C152KAT2A

Table 35. Bill of Materials (Sheet 5 of 17)



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
1	C618	CAPN_603-15PF	TDK CORPORATION OF AMERICA	C1608C0G1H150J T009A
17	C1244,C1245,C1246,C1247,C1248, C1249,C1250,C1251,C1252,C1253, C1254,C1255,C1256,C1257,C1258, C1259,C1260	CAPN_603-180PF	KEMET	C0603C180K5GAC 9045
1	C512	CAPN_603-2200PF	TDK CORPORATION OF AMERICA	C1608X7R1H222K T009A
16	C534,C535,C536,C537,C538,C539, C540,C541,C1261,C1262,C1263, C1264,C1265,C1266,C1267,C1268	CAPN_603-220PF	A V X CERAMICS CORP	06035C221KAT4A
2	C1270,C1271	CAPN_603-22PF	A V X CERAMICS CORP	06035A220JAT4A
0	C599,C600	CAPN_603-22PF		
4	C1509,C1510,C1511,C1512	CAPN_603-3300PF	KEMET	C0603C332K5RAC 9045
2	C645,C1563	CAPN_603-330PF	A V X CERAMICS CORP	06035C331KAT4A
8	C628,C629,C1240,C1241,C1448, C1451,C1452,C1453	CAPN_603-470PF	MURATA ELEC. NORTH AMERICA	GRM39C0G471J05 0AJ
14	C69,C70,C71,C76,C77,C622,C623, C624,C644,C1561,C1593,C1594, C1595,C1596	CAPN_603-47PF	A V X CERAMICS CORP	06035A470KAT4A
3	C1532,C1533,C1534	CAPN_603-56PF	A V X CERAMICS CORP	06035A560JAT4
4	C909,C910,C911,C912	CAPN_80501UF	TDK CORPORATION OF AMERICA	C2012X7R1H103K T009N
4	C1043,C1044,C1055,C1056	CAPN_80501UF	A V X CERAMICS CORP	08055C103KAT4A
6	C454,C1129,C1130,C1131,C1132, C1133	CAPN_8051UF	TDK CORPORATION OF AMERICA	C2012X7R1H104K T009N
57	C451,C452,C453,C713,C714,C715, C716,C717,C718,C719,C720,C721, C722,C723,C724,C725,C726,C727, C905,C906,C907,C908,C913,C914, C915,C916,C1041,C1042,C1053, C1054,C1081,C1085,C1086,C1089, C1090,C1091,C1093,C1094,C1095, C1096,C1097,C1098,C1099,C1100, C1101,C1106,C1107,C1108,C1110, C1111,C1125,C1126,C1548,C1549, C1550,C1552,C1553	CAPN_8051UF	TDK CORPORATION OF AMERICA	C2012X7R1H104M T0S9N
2	C1127,C1128	CAPN_80547UF	TDK CORPORATION OF AMERICA	C2012X7R1C474K T0S9N

Table 35. Bill of Materials (Sheet 6 of 17)

Table 35. Bill of Materials (Sheet 7 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
64	C41,C42,C43,C44,C45,C46,C47,C4 8, C49,C50,C51,C52,C53,C54,C55,C5 6, C65,C66,C67,C68,C303,C304,C335 , C346,C456,C457,C458,C459,C527, C528,C882,C904,C1045,C1046, C1047,C1048,C1049,C1050,C1051, C1052,C1057,C1058,C1059,C1060, C1061,C1062,C1063,C1064,C1078, C1079,C1080,C1112,C1113,C1114, C1115,C1124,C1134,C1135,C1136, C1137,C1506,C1547,C1551,C1554	CAPN_805-1.0UF	MURATA ELEC. NORTH AMERICA	GRM40X7R105K01 6AK
4	C1571,C1572,C1573,C1574	CAPN_805-1UF	KEMET	C0805C105K8RAC 9045
1	C455	CAPN_805-22PF	AVX	08055A220JAT4A
1	J10	CON2XUSB_TH-642575- 125	FOXCONN ELECTRONICS, INC.	UB11123-5D1
6	J1,J2,J3,J5,J7,J9	CONN,CEDG,184P,DIMM,V T,0.05,062ST	FCI BERG	55635-23302
1	J101	CONN22_WTX_TH- A84969-001	MOLEX	39-29-9222
1	J100	CONN24_WTX_MAIN_TH- 650520-012	MOLEX	39-29-9242
1	J102	CONN8_WTX_DIG_TH- 650520-008	MOLEX	39-29-9082
1	J71	HDR,2X15,SMT,0.100 PITCH	TYCO ELECTRONICS CORPORATION	1-146134-4
1	J11	CONPCI_TH-201082-060	FOXCONN ELECTRONICS	EH06011-PC-W
1	J29	CONVGAEDGE_TH- 648546-003	FOXCONN ELECTRONICS	DZ11A36-R9
1	Y2	CRYSTAL_SM-630770-003	RALTRON	630770-003
1	Y3	XTAL,HC49S,25.0000,MHZ ,20,PF,0.005%,SM	RALTRON	630770-011
4	CR4,CR7,CR26,CR79	DIODE_SM-201375-601	SEMICONDUCTOR COMPONENTS INDUSTRIE	MBRS130T3
1	CR8	DIODE_SM-201593-002	ITT SEMI	1N4148W
1	CR45	DIODE_SOT23-101350- 601	ONSEMI	MMBD914LT1
5	CR3,CR5,CR6,CR78,CR80	DIODE_SOT23-693508- 001	CENTRAL SEMICONDUCTOR CORP	CMPSH-3
2	CR46,CR47	DIODPAK_DPAK-201473- 601	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MBRD320T4



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
4	CR37,CR38,CR39,CR40	DIOSOT23C_SOT23C- BAT54C	PHILLIPS	BAT54C235
3	CR1,CR2,CR72	DIOSOT23C_SOT23C- BAV70LT1	PHILIPS COMPONENTS	BAV70
5	CR49,CR50,CR51,CR52,CR53	DIOSOT23S_SOT23S- 202178-001	PHILIPS COMPONENTS	BAT54S
6	U93,U94,U95,U96,U97,U98	DS2119M_SSOP-714435- 001	DALLAS SEMICONDUCTOR CORP.	DS2119MET&R
1	J31	DSUB25TALL_B_TH-3MT- DSUB	FOXCONN ELECTRONICS	DM11356-R1
1	J35	DSUB9_TH-2MT-302921- 001	FOXCONN ELECTRONICS	DT10126-R9
1	U66	ASSY,IC,CHIPSETS,RG,N/ A,82861,A,3,QC47	INTEL	RG82861 QC47
1	U8	EPM7064_PLCC-644134- 201	ALTERA CORPORATION	EPM7064LC44-7
1	FB17	FBPAK4L_SM-657300-001	TDK CORPORATION OF AMERICA	ACA3216M4-120- TL
8	Q22,Q23,Q25,Q27,Q56,Q57,Q58,Q 59	IC,DS,FET N,TO- 263,SUB70N03-0	VISHAY	SUP70N03-09BP
2	FB4,FB5	FERRITE_SM-651080-003	MURATA ELEC. NORTHAMERICA	BLM21P300SPT1
7	FB6,FB7,FB8,FB9,FB10,FB30,FB31	FER-BEAD,0805,600.0 mOHM,2.0 A,	MURATA	BLM31A700S
5	FB13,FB14,FB15,FB16,FB18	FERR_BD_SM-651080-002	MURATA ELEC. NORTH AMERICA	BLM31P500SPT1
6	FB1,FB2,FB3,FB27,FB28,FB29	FERR_BD_SM-693286-001	MURATA ELEC. NORTH AMERICA	BLM11P600SPT1
1	Q55	FET_SOT23-201924-001	DIODES INC/ LITEON POWER SEMI	BS870
1	Q54	FET_SOT23-665805-001	FAIRCHILD SEMICONDUCTOR CORP	BSS138
2	RT3,RT4	POLYSWITCH,SMT,2.600A	Raychem	SMD260-2
1	U69	FWH_8M_PLCC-723644- 016	INTELCORP	N82802AC8SB48
1	U61	GD75232S_SSOP-621111- 103_A	TEXAS INSTRUMENT	GD75232DBR
1	U65	XFMR LAN,1000 BASE T,SMT,24 Pins,SINGLE	PULSE	H5007
1	U55	IC,LIN,SOIC,HIP6301,CON TROLR	INTERSIL	HIP6301CB- TS2568
4	U48,U49,U50,U51	IC,LIN,SOIC,HIP6601,CNT RLR	INTERSIL	H1P6601BECB
1	U45	ASSY,IC,CHIPSETS,FW,N/ A,82801CA,B,2,360>	INTEL CORP	FW82801CA QC43

Table 35. Bill of Materials (Sheet 8 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
1	U60	IC,CLK_GEN,56,SSOP,GN RTR	ICS	ICS932S203AF
2	L20,L21	INDUCTOR_SM-201005- 501	MURATA ELEC. NORTHAMERICA	LQG21NR10K10T2
6	L2,L3,L4,L5,L6,L9	INDUCTOR_SM-721891- 008	MURATA ELEC. NORTH AMERICA	LQG21N4R7K10T2
4	L7,L8,L12,L22	CHOKE,COIL,PWR,1.0OU H,	PANASONIC INDUSTRIAL INC.	ETQP6F1R2HFA
1	L19	INDCT,54.00 nH,920.000 mA,10.00%,1206	MURATA	LQH31HN54NK01
1	L17	INDUCTOR_TH- UNKNOWN	VITEC	55P9323
4	L13,L14,L15,L16	INDUCTOR_TH- UNKNOWN70	VITEC	55P9263
1	L18	INDUCTOR_UP4- UNKNOWN	COILTRONICS	UP4-1R5
2	U2,U119	IC,LIN,DDPAK,LT1587,VRE G	LINEAR	LT1587CM-1.5
2	U9,U10	LED_DISPLAY_10P_TH- 717483-001	HEWLETT PACKARDCOMP.	HEWLETT - HDSP- 7803
2	CR9,CR68	LED_SM-716805-001	STANLEY ELECTRIC SALES OF AMERICA	PG1112H-CR
2	CR10,CR81	LED_SM-716805-002	STANLEY ELECTRIC SALES OF AMERICA	AA1112H-TR
1	U103	IC,AMPL,DUAL,LOW PWR,	NATIONAL	LM2904M
1	U56	LPC47B27_PQFP-724051- 001	STANDARD MICROSYSTEMS CORP.	LPC47B272 or LPC47B272QFP
1	U84	IC,LIN,SOT- 223,LT1118CS8-2,SW	LINEAR	LT1118CS8
1	U18	IC,LIN,SOT23,LT1761ES5- 1,VREG	LINEAR	LT1761ES5-1.8
1	U83	IC,LIN,DPAK,LT1764EQ,VR EG	LINEAR	LT1764EQ
1	U59	IC,PWR,TRPL SPLY,LT1326CMS8	LINEAR	LTC1326CMS8
2	U44,U115	IC,RGLTR,SW,LTC1735CS- 1,SO16	LINEAR	LTC1735CS-1
1	U1	LTC1929_SSOP- UNKNOWN	LINEAR TECHNOLOGY	LTC1929CG-PG
6	Q32,Q33,Q53,Q60,Q65,U12	MBT3904DUAL_SOT- 710127-001	SEMICONDUCTOR COMPONENTS INDUSTRIE	MBT3904DW1T1
3	Q11,Q12,Q20	MGSF1N02LT1_SOT23- 673755-001	SEMICONDUCTOR COMPONENTS INDUSTRIES LLC	MGSF1N02LT1

Table 35. Bill of Materials (Sheet 9 of 17)



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
2	Q43,Q44	IC,MOSFET,SOIC-8,30V,N- CHNL	FAIRCHILD	FDS6690S
12	Q1,Q2,Q3,Q4,Q5,Q6,Q7,Q8,Q9,Q1 0,Q49,Q50	IC,DS,FET N,SO8,FDS7760A	FAIRCHILD	FDS7760A
0	MH1,MH2,MH3,MH4,MH5,MH6,MH 7,MH8,MH9,MH10,MH11	MTG_HOLE_TH- MTG_SPOKE_PKG		
2	U7,U11	IC,LIN,TEMP SENSE,QSOP,NE1617A	PHILLIPS	NE1617A
4	Q41,Q48,Q66,Q67	NPN_SOT23-108969-001	PHILIPS COMPONENTS	PMBT3904
1	U76	OSC,CX0,4,SMD 80.000MHZ,100PPM,3.3V, CMO>	NEL FREQUENCY CONTROLS	SJ-A2920-80.000M
2	U14,U15	ASSY,IC,CHIPSETS,RG,N/ A,82870P2,B,0,SL6>	INTEL	82870P2
5	J20,J21,J23,J24,J25	PCI_X_3V_TH-201082-292	TYCO ELECTRONICS CORPORATION	145168-2
1	J12	PCI_X_VXB_TH-201082- 573	FOXCONN	EH0C107-3B
2	POT1,POT2	POT_TC03_SM- UNKNOWN		
1	J40	PS2STACK_TH-201377- 001	TYCO ELECTRONICS CORPORATION	84405-1
1	Q68	IC,DS,PNP XSTR,SOT223,PZT751T1	SEMICONDUCTOR COMPONENTS INDUSTRIE	PZT751T1
3	U3,U16,U17	QS3384_SOIC-UNKNOWN	IDT	IDTQS3384Q
1	U104	IC,FAN,80KHZ- 1MHZ,20P,SOIC	FAIRCHILD	FAN5066
4	R736,R737,R738,R739	RESN_1206-2.2	VISHAY	CRCW12062R2JR T5
1	R454	RESN_1206-4.02	VISHAY	CRCW12064R02J
0	R427,R428	RESN_1206-4.7,5%,1206,E	VISHAY- DALE ELECTRONICS INC	CRCW12064R7JR T5
1	R814	RESN_201001	IRC	LR2010-01-R010-F
1	R457	RES D,2512,5.00 mOHM,5.00%,1W,METFLM	VISHAY	WSL2512R005JR8 6
44	R60,R63,R89,R96, R117,R124, R125,R127,R254,R271,R272,R277, R278,R329,R330,R336,R337,R342, R343,R433,R434,R435,R436,R458, R478,R673,R674,R675,R676,R768, R770,R771,R815,R920,R929,R956, R957,R962,R963,R976,R2001,R200 2,R2003,R2005	RESN_603-0	A V X CERAMICS CORP	СЈ10-000-К
0	R163,R176,R194	RESN_603-0	A V X CERAMICS CORP	СЈ10-000-К

Table 35. Bill of Materials (Sheet 10 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
0	R961	RESN_603-0	A V X CERAMICS CORP	СЈ10-000-К
3	R474,R763,R764	RESN_603-1	KOA SPEER ELECTRONICS	RM73B1JTDD1R0J
2	R692,R695	RES D,0603,1.05K,1%	VISHAY-DALE	CRCW06031R053F RT5
1	R85	RESN_603-1.5K	ROHM CORPORATION	MCR03EZ\$J#152
3	R421,R460,R817	RESN_603-10	ROHM CORPORATION	MCR03EZ\$J#100
1	R98	RESN_603-100	ROHM CORPORATION	MCR03EZ\$F#1000
15	R273,R279,R331,R338,R344,R350, R404,R430,R472,R651,R679,R740, R759,R1020,R1036	RESN_603-100	A V X CERAMICS CORP	CR10-101J-K
2	R653,R801	RESN_603-100K	ROHM CORPORATION	MCR03EZ\$J#104
0	R930,R931	RESN_603-10K		
8	R144,R145,R199,R213,R368,R748, R749,R1044	RESN_603-10K	A V X CERAMICS CORP	CR10-1002F-K
0	R123,R204,R371,R917,R1004	RESN_603-10K		
63	R57,R59,R174,R216, R353,R354,R355,R375,R378,R381, R382,R385,R386,R389,R405,R422, R431,R468,R469,R470,R482,R489, R530,R531,R534,R535,R538,R539, R569,R570,R571,R572,R574,R646, R714,R747,R752,R765,R766,R790, R792,R793,R794,R799,R800,R803, R804,R805,R934,R940,R1007,R100 8,R1009,R1010,R1021,R1022,R102 9, R1030,R1031,R1035,R1038,R1039, R2015	RESN_603-10K	A V X CERAMICS CORP	CR10-103J-K
0	R537,R650	RESN_603-10K	A V X CERAMICS CORP	CR10-103J-K
2	R376,R377	RESN_603-10M	ROHM CORPORATION	MCR03EZ\$J#106
2	R522,R525	RESN_603-13K	ROHM CORPORATION	MCR03EZ\$F#1302
4	R83,R84,R93,R94	RESN_603-150	A V X CERAMICS CORP	CR10-1500F-K
1	R423	RESN_603-17.4K	ROHM CORPORATION	MCR03EZ\$F#1742
1	R374	RES D,0603,18.20 OHM,1.00%,1/16W	AVX	CR10-18R2F-K
6	R452,R693,R694,R936,R948,R1047	RESN_603-1K	ROHM CORPORATION	MCR03EZ\$F#1001

Table 35. Bill of Materials (Sheet 11 of 17)



Table 35. Bill of Materials (Sheet 12 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
71	R9,R12,R16,R41,R42,R82,R116,R1 49, R150,R182,R183,R187,R188,R214, R217,R220,R221,R222,R223,R230, R231,R234,R235,R237,R238,R239, R242,R244,R245,R246,R247,R274, R276,R280,R281,R379,R380,R383, R466,R467,R483,R488,R491,R497, R520,R532,R559,R562,R649,R650, R652,R659,R662,R688,R689,R700, R709,R773,R774,R832,R835,R900, R908,R909,R910,R937,R938,R960, R1019,R1037,R1040	RESN_603-1K	A V X CERAMICS CORP	CR06J102TR
0	R13,R14,R15,R17,R18,R19,R20,R2 1, R32,R38,R39,R40,R43,R44,R181, R184,R207,R252,R253,R677,R921, R922	RESN_603-1K		
3	R429,R455,R813	RESN_603-1M	ROHM CORPORATION	MCR03EZ\$J#105
4	R398,R399,R400,R401	RESN_603-2.2K	ROHM CORPORATION	MCR03EZ\$J#222
1	R658	RESN_603-2.49K	ROHM CORPORATION	MCR03EZ\$F#2491
2	R560,R678	RESN_603-2.7K	ROHM CORPORATION	MCR03EZ\$J#272
9	R70,R71,R72,R73,R74,R75,R76,R8 38,R1026	RESN_603-200	ROHM CORPORATION	MCR03EZ\$J#201
4	R702,R708,R1016,R1017	RESN_603-20K	ROHM CORPORATION	MCR03EZ\$J#203
6	R551,R552,R899,R958,R2006,R200 8	RESN_603-22	ROHM CORPORATION	MCR03EZ\$J#220
2	R2013,R2014	RESN_603-220	A V X CERAMICS CORP	CR10-221J-K
4	R232,R257,R357,R361	RES D,0603,2610HM,1%	VISHAY	CRCW0603261FRT 5
2	R226,R229	RESN_603-22K	ROHM CORPORATION	MCR03EZ\$J#223
10	R90,R91,R100,R105,R107,R111, R212,R215,R660,R664	RESN_603-24.9	A V X CERAMICS CORP	AVX-CR10-24R9F
0	R212,R215	RESN_603-24.9		
1	R88	RESN_603-27.4	A V X CERAMICS CORP	CR10-27R4F-K
1	R1014	RESN_603-3.74K	ROHM CORPORATION	MCR03EZ\$F#3741
6	R492,R512,R661,R663,R830,R831	RESN_603-300	A V X CERAMICS CORP	CR10-301J-K
3	R28,R92,R95	RESN_603-301	A V X CERAMICS CORP	CR10-3010F-K

Table 35. Bill of Materials (Sheet 13 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
32	R33,R255,R387,R397,R540,R541, R542,R543,R544,R553,R586,R587, R588,R589,R680,R755,R756,R949, R951,R952,R953,R954,R955,R959, R996,R997,R998,R999,R1000,R100 1, R1002,R1003	RESN_603-33	ROHM CORPORATION	MCR03EZ\$J#330
5	R224,R256,R648,R735,R935	RESN_603-330	ROHM CORPORATION	MCR03EZ\$J#331
4	R393,R394,R459,R816	RESN_603-33K	ROHM CORPORATION	MCR03EZ\$J#333
1	R1015	RESN_603-340K	ROHM CORPORATION	MCR03EZ\$F#3403
4	R102,R104,R109,R114	RESN_603-392	A V X CERAMICS CORP	CR10-3920F-K
4	R820,R821,R822,R823	RESN_603-4.3K	ROHM CORPORATION	MCR03EZ\$J#432
2	R750,R751	RESN_603-4.7	A V X CERAMICS CORP	CR10-4R7J-K
0	R797	RESN_603-4.7		
39	R369,R384,R390,R471,R475,R485, R486,R487,R490,R494,R495,R496, R499,R682,R683,R697,R704,R757, R758,R760,R761,R772,R775,R776, R777,R778,R779,R780,R781,R782, R788,R789,R1011,R1018,R1032, R1033,R2000,R2010,R2011	RESN_603-4.7K	ROHM CORPORATION	MCR03EZ\$J#472
0	R684,R685	RESN_603-4.7K		
1	R681	RESN_603-4.99K	A V X CERAMICS CORP	CR10-4991F-K
2	R202,R818	RESN_603-402	VISHAY-DALE	CRCW0603402FRT 5
5	R894,R895,R896,R897,R898	RESN_603-43	A V X CERAMICS CORP	CR10-430J-K
4	R99,R106,R110,R112	RESN_603-453	A V X CERAMICS CORP	CR10-4530F-K
10	R266,R267,R484,R493,R509,R511, R824,R828,R913,R2012	RESN_603-470	ROHM CORPORATION	MCR03EZ\$J#471
1	R536	RESN_603-475	ROHM CORPORATION	MCR03EZ\$F#4750
1	R479	RESN_603-47K	ROHM CORPORATION	MCR03EZ\$J#473
40	R1,R2,R3,R4,R5,R6,R30, R34,R55,R58,R62,R65,R67,R69,R9 7, R148,R185,R521,R528,R545,R546, R547,R548,R549,R550,R665,R666, R667,R668,R669,R670,R671,R672, R753,R754,R841,R843,R1025,R312 5,R3157 R147,R186	RESN_603-49.9	ROHM CORPORATION	MCR03EZ\$F#49R9
l J	,		1	1



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
4	R101,R103,R108,R113	RESN_603-499	A V X CERAMICS CORP	CR10-4990F-K
12	R270,R275,R965,R966,R967,R968, R969,R970,R971,R972,R973,R974	RESN_603-5.6K	ROHM CORPORATION	MCR03EZ\$J#562
30	R7,R22,R23,R24,R25,R26,R27,R29 , R35,R46,R48,R49,R52,R53,R77, R78,R79,R80,R81,R248,R249, R250,R251,R1012,R1013,R1023, R1024,R1027,R1028,R1090	RESN_603-51	A V X CERAMICS CORP	CR10-510J-K
1	R473	RESN_603-510	ROHM CORPORATION	MCR03EZ\$J#511
4	R8,R10,R261,R510	RESN_603-56	A V X CERAMICS CORP	CR10-560J-K
1	R529	RESN_603-6.04K	ROHM CORPORATION	MCR03EZ\$F#6041
2	R523,R526	RESN_603-6.98K	PANASONIC INDUSTRIAL	ERJ3EKF6981A
0	R396	RESN_603-68		
2	R11,R939	RESN_603-680	A V X CERAMICS CORP	CR10-681J-K
2	R392,R395	RESN_603-68K	ROHM CORPORATION	MCR03EZ\$J#683
4	R86,R461,R462,R463	RESN_603-75	A V X CERAMICS CORP	CR10-75R0F-K
0	R84	RESN_603-75	A V X CERAMICS CORP	CR10-75R0F-K
1	R477	RESN_603-75K	ROHM CORPORATION	MCR03EZ\$J#753
2	R208,R258	RESN_603-78.7	AVX	CR10-61R9F-K
1	R424	RESN_603-8.06K	ROHM CORPORATION	MCR03EZ\$F#8061
4	R932,R933,R978,R1053	RESN_603-8.2K	KOA SPEER ELECTRONICS	RK73H1JTDD8201 F
53	R128,R129,R133,R137,R138, R142,R146,R152,R154,R160,R165, R167,R169,R171,R173,R178,R189, R190,R197,R200,R201,R205,R206, R211,R218,R219,R225,R227,R228, R233,R236,R241,R243,R262,R263, R264,R265,R359,R360,R362,R565, R568,R576,R578,R798,R977,R1005 , R1006,R1042,R1043,R3079,R3148, B2700	RESN_603-8.2K	ROHM CORPORATION	MCR03EZ\$J#822
	R130,R131,R132,R139,R140,R141,			
0	R153,R155,R166,R168,R170,R172, R177,R179,R191,R195,R196, R268	RESN_603-8.2K		
2	R453,R819	RESN_603-806	VISHAY-DALE	CRCW06038060FR T5
2	R210,R260	RESN_603-825	AVX	CR10-7500F-K

Table 35. Bill of Materials (Sheet 14 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
8	R500,R501,R502,R503,R504,R505, R506,R507	RESN_805-330	ROHM CORPORATION	MCR10&ZH\$J*331
1	R476	RES 7.68K OHM 1/10W 1% 0805 SMD	PANASONIC	ERJ-6ENF7681V
0	R151	RESN_SM002		
2	R425,R426	RES D,2512,2.00 mOHM,5.00%,1W,METFLM	VISHAY-DALE	WSL2512R002JR8 6
0	R481	RES_603-2K,5%,603,E	A V X CERAMICS CORP	CR10-202J-K
0	R480	RES_603-330,5%,603,E	A V X CERAMICS CORP	CR10-331J-K
0	R11	RES_603-620	ROHM CORPORATION	MCR03EZ\$J#621
1	J39	RJ45_JACK_TH-514215- 005		406549-4
0	RP273	RPAK4C-4R_SM-0	ROHM CORPORATION	MNR14E0ABJ000
4	RP205,RP274,RP275,RP282	RPAK4C-4R_SM-1.0K	KOA SPEER ELECTRONICS	CNK1J4TDD102J
46	RP13,RP14,RP15,RP16,RP17,RP1 8,RP19,RP20,RP21,RP22,RP23,RP 24,RP25,RP26,RP27,RP28,RP29,R P30,RP31,RP32,RP33,RP34,RP35, RP66,RP67,RP68,RP69,RP70,RP7 1,RP72,RP73,RP74,RP75,RP76,RP 77,RP78,RP79,RP80,RP81,RP82,R P83,RP84,RP85,RP86,RP87,RP88	RPAK4C-4R_SM-10	KOA SPEER ELECTRONICS	CNK1J4TDD100J
1	RP276	RPAK4C-4R_SM-100	ROHM CORPORATION	MNR14\$OABJ101
1	RP197	RPAK4C-4R_SM-10K	KOA SPEER ELECTRONICS	CNK1J4TDD103J
5	RP206,RP208,RP211,RP212,RP28 3	RPAK4C-4R_SM-2.7K	KOA SPEER ELECTRONICS	CNK1J4TDD272J
59	RP213,RP214,RP215,RP216,RP21 7,RP218,RP219,RP220,RP221,RP2 22,RP223,RP224,RP225,RP226,RP 227,RP228,RP229,RP230,RP231,R P232,RP233,RP234,RP235,RP236, RP237,RP238,RP239,RP240,RP24 1,RP242,RP243,RP244,RP245,RP2 46,RP247,RP248,RP249,RP250,RP 251,RP252,RP253,RP254,RP255,R P256,RP257,RP258,RP259,RP260, RP261,RP262,RP263,RP264,RP26 5,RP266,RP267,RP268,RP269,RP2 70,RP271	33 ohm_ 1206 2%_ Resistor Network	PANASONIC	EXB- V8V330GV
3	RP207,RP209,RP210	RPAK4C-4R_SM-33	KOA SPEER ELECTRONICS	CNK1J4TDD330J
3	RP280,RP288,RP289	RPAK4C-4R_SM-4.7K	KOA SPEER ELECTRONICS	CNK1J4TDD472J

Table 35. Bill of Materials (Sheet 15 of 17)



Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
3	RP119,RP196,RP204	RPAK4C-4R_SM-5.6K	KOA SPEER ELECTRONICS	CNK1J4TDD562J
1	RP277	RES A,1206,680.00 OHM,5.00%,1/4W,RPAK- S>	КОА	CNK1J4TDD681J
1	RP279	RPAK4C-4R_SM-75	ROHM CORPORATION	MNR14\$OABJ750
71	RP9,RP10,RP120,RP121,RP122, RP123,RP124,RP125,RP126,RP12 7, RP128,RP129,RP130,RP131,RP13 2, RP133,RP134,RP135,RP136,RP13 7, RP138,RP140,RP141,RP142,RP14 4, RP145,RP146,RP147,RP148,RP14 9, RP150,RP153,RP154,RP155,RP15 6, RP157,RP158,RP159,RP160,RP16 1, RP162,RP163,RP164,RP165,RP16 6, RP167,RP168,RP169,RP170,RP17 1, RP172,RP173,RP174,RP175,RP17 6, RP177,RP178,RP179,RP180,RP18 1, RP182,RP183,RP184,RP185,RP18 6, RP198,RP199,RP200,RP201,RP20 2, RP203	RPAK4C-4R_SM-8.2K	KOA SPEER ELECTRONICS	CNK1J4TDD822J
1	CR74	SCHOTTKY_SM- UNKNOWN1	ONSEMI	MBR0530IT1
1	SP1	SPKR_TH-201826-001	CHALLENGE ELECTRONICS	DBX-05A
3	S8,S9,SW1	SWSPST_PB_SM_SM- 672681-002	E-SWITCH	TL3304AF160QJ
2	RT1,RT2	POLYSWITCH,SMT,2.600A	LITTELFUSEINC	1812L260MR
1	RT5	THERMISTOR_1812- 657448-003	RAYCHEM CORPORATION	MINISMDC110-2
2	U70,U71	TLV431A_SM-704239-001	SEMTECH CORPORTION	SC431LC5SK-1TR
2	J17,J18	CONN,SKT,604P,MPGA,0.0 5,SMT,ZIF	TYCO ELECTRONICS CORPORATION	1489691-1
1	Y1	XTAL4P_SM-619601-001	RALTRON	619601-001
2	R209,R259	RES D,0603,332.000OHM,1.00 %,1/16W	AVX	CR10-3320F-K
1	R356	RESN_603-78.7	КОА	RK73H1JTDD78R7 F

Table 35. Bill of Materials (Sheet 16 of 17)

Quantity	Reference Description	Description	Manufacturer	Manufacturer P/N
8	Q24,Q26,Q28,Q29,Q61,Q62,Q63,Q 64	MOSFETN_3PIN_TH- UNKNOWN1	VISHAY	SUP85N03-04P
4	R61,R64,R66,R68	RESN_603-84.5	AVX	CR10-84R5F-K
6	R87,R134,R135,R136,R156,R157	RESN_603-39.2	A V X CERAMICS CORP	CR10-39R2F
4	J1,J2,J7,J9	CONN,MISC,DDR, 184 P,SOCKET,25DEG,062S	MOLEX	87623-0101
1	XU8	SOCKET,44PIN,PLCC AMP		822275-1
1	R358	RESN_603-825,1%,603	A V X CERAMICS CORP	CR10-8250F-K
0	R115,R120,R524,R527	RESN_603-10	ROHM CORPORATION	MCR03EZ\$J#100
0	R841,R843	RES 47 OHM 1/16W .5% 0603 SMD	DIGI - KEY	RR08Q47DCT-ND
0	R2006,R2008	RESN_603-33.2,1%,603	ROHM CORPORATION	MCR03EZ\$F#33R2
1	XU69	32-POSITION PLCC SOCKET	AMP	822472-3
1	J13	CONN,HDR,2 X 13,PLG,VT,2MM,SMT,KP 26	FCI (BERG)	61698-302TR
1	U64	IC,EEPROM,SOIC,2.000 MHZ,512X8	ATMEL	AT93C66-10SC-2.7
2	No Ref Des's - Solder down Anchor's for Location U66	CONN,MISC,2 P,HEADER,ANCHOR HOO	FOXCONN ELECTRONICS, INC	НВ96030-К

Table 35. Bill of Materials (Sheet 17 of 17)

Schematics

Schematics are provided for the following items listed below. Schematics are available from the Intel Developer's web site at http://developer.intel.com/design/intarch.

- System Block Diagram
- Processor Connector 0
- Processor Connector 1
- Processor Decoupling
- ITP, CPU GTL VREF
- MCH System Bus
- MCH HUB I/F
- MCH Power/Ground
- DDR A Series Resistors
- DDR A DIMMs
- DDR A Term
- DDR B Series Resistors
- DDR B DIMMs
- DDR B Term
- P64H2 #1
- P64H2 #2
- P64H2 #1 PCI Pullups
- P64H2 #2 PCI Pullups
- PCI-X Slots hot plug logic
- PCI-X Slots power control
- Slots A-D hot plug logic
- PCI-X slots power control
- Slots A-D hot plug bus switches
- PCI-X slots 1, 2, A, B, C
- 82808AA PCI-X Slot D
- ICH3
- ICH3, USB, IDE connectors
- 32-bit PCI slot (debug)
- Video
- Power connectors, VID/VRD control logic

- Voltage regulators, reset control
- CK-408B
- FWH, LPC connector (debug)
- SIO, Legacy I/O
- LAN
- SCSI
- Front panel connector, BMC connector
- SMBus mux logic
- Spare gates, mounting holes

	8 7 5 4 3 2 1
	DUAL INTEL® XEON® PROCESSOR / E7501 CHIPSET EVALUATION KIT BOARD SCHEMATICS REV B1
m	THESE SCHEMATICS ARE SUBJECT TO CHANGE These schematics are provided as is, with no warranties whatsoever, including any warranty of merchantability, fitness for any particular purpose, or any warranty otherwise arising out of proposal, specification or samples.
ΛT.	INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTE® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTROPPEL OR OTHERWISE. TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT, EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS. INTEL ASSUMES NO LIABLITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL LIFE SAVING OR LIFE SUSTAINING APPLICATIONS. INTEL MAY MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE.
	B 7 6 5 4 3 DOCUMENT NUMBER PAGE REV 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
_	

-	8 7 5 4 3	
D	TABLE OF CONTENTS	
	SYSTEM BLOCK DIAGRAM. PROCESSOR CONNECTOR 1 (MIDDLE) PROCESSOR CONNECTOR Ø. (END) PROCESSOR VTT REGULATOR. PROCESSOR DECOUPLING. ITP, CPU GTL VREF.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
С	MCH SYSTEM BUS. MCH HUB I/F. MCH DDR I/F. MCH DDR I/F. MCH POWER/GROUND. DDR A SERIES RESISTORS. DDR A DIMMS.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	DDR A TERMINATION. DDR B SERIES RESISTORS. DDR B DIMMS. DDR B TERMINATION. P64H2 #1. P64H2 #2.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
B	P64H2 #1 PCI PULLUPS. P64H2 #2 PCI PULLUPS. PCI-X SLOTS 1, 2, A, B, C. 828Ø8AA - PCI-X SLOT D. ICH3.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	ICH3, USB, IDE CONNECTORS. 32-BIT PCI SLOT (DEBUG). VIDEO. DDR VOLTAGE REGULATORS. 1.8V VOLTAGE REGULATOR, PWROK.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	POWER CONNECTORS, VID/VRD CONTROL LOGIC. CPU VOLTAGE REGULATOR. CK-408B. FWH, LPC CONNECTOR (DEBUG). SIO, LEGACY I/O.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	LAN. SCSI. PORT 80. SMBUS MUX LOGIC. FRONT PANEL AND BMC CONNECTORS.	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	MUUNIING MULED, DMHKE GHIED	INTEL 5000 CHANT
L	8 7 5 4 3	

2	1	
3 4,5 6,7 8 9 10		D
11 12 13,14 15 16 17-19 20 21 22-24 25 26-29		С
34 35 36-40 41 42-45 46 47 48-49 50 51		В
		A
_ CORPORATION ^I W. CHANDLER BLVD DLER, AZ 85226	DOCUMENT NUMBER PAGE REV	





	8	7	б	5	4	З
D	U5 U4 GND U30 GND U28 GND U26 GND U26 GND U26 GND T9 GND T9 GND T7 GND T31 GND	J17 XEON_604	CPUVCC J1 U5 vcc<162> vcc<81> U31 vcc<161> vcc<79> U27 vcc<159 vcc<79 U27 vcc<155 vcc<77 U25 vcc<155 vcc<77 U27 vcc<155 vcc<77 U27 vcc<155 vcc<75 U2 vcc<154 vcc<75 T6 vcc<153 vcc<75	CPUVCC 4 H7 H5 H31 H3 H29 H27 H25 H23 H1 G8 G5		$\frac{1}{2} = \frac{1}{2} = \frac{1}$
С	13 GNDx T29 GNDx T27 GNDx T25 GNDx T25 GNDx T23 GNDx T23 GNDx T1 GNDx T1 GNDx R8 GNDx R4 GNDx R24 GNDx R24 GNDx R24 GNDx R24 GNDx R24 GNDx R24 GNDx R25 GNDx P31 GNDx P27 GNDx P23 GNDx P23 GNDx P25 GNDx	151> GND < 70> G2 ' (150> GND < 69> G25 149> GND < 66> G1 149> GND < 66> F 7 147> GND < 65> F 28 146> GND < 65> F 25 147> GND < 65> F 25 143> GND < 65> F 19 144> GND < 65> F 19 143> GND < 65> F 19 144> GND < 65> F 13 143> GND < 65> E 29 144> GND < 55> E 23 145> GND < 55> E 17 136> GND < 55> E 17 137> GND < 55> E 15 138> GND < 55> D 5 133> GND < 55> D 28 134) GND < 50> D 27 131> GND < 50> D 21	T30 UCC(152) UCC(78) T28 UCC(151) UCC(78) T28 UCC(150) UCC(78) T26 UCC(148) UCC(65) T2 UCC(148) UCC(65) T2 UCC(145) UCC(65) R9 UCC(145) UCC(65) R7 UCC(145) UCC(65) R31 UCC(143) UCC(61) R29 UCC(141) UCC(61) R29 UCC(142) UCC(61) R29 UCC(143) UCC(55) R20 UCC(141) UCC(56) R27 UCC(134) UCC(55) R25 UCC(135) UCC(57) R1 UCC(135) UCC(55) P6 UCC(135) UCC(54) P30 UCC(133) UCC(52) P28 UCC(131) UCC(51) P26 UCC(132) UCC(51)	$ \begin{array}{c} \hline G \\ \hline G $	FSB_BINI_NE 2 2 FSB_BNR_N FSB_BRR_N 5 FSB_BERR_N FSB_HIT_N 5 FSB_HIT_N FSB_HIT_N 5 FSB_HIT_N FSB_HIT_N 5 Y22 VCC(18) VCC(179) Y21 VCC(178) VCC(177) W21 VCC(175) VCC(175) W21 VCC(174) VCC(174)	J17 XEON_604 GND(187) Y25 GND(185) Y25 GND(184) Y25 GND(181) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13 GND(182) Y13
В	P23 GND P1 GND NB GND NB GND NB GND N28 GND N28 GND N24 GND N24 GND N28 GND N24 GND N24 GND M26 GND M26 GND M26 GND M26 GND M26 GND M26 GND M27 GND M28 GND M24 GND M24 GND L GND L GND L GND	129) GN0(42) D2 129) GN0(42) D11 127) GN0(47) D11 127) GN0(47) C7 126) GN0(44) C29 125) GN0(43) C25 123) GN0(43) C19 122) GN0(43) C19 123) GN0(43) C19 124) GN0(43) G19 125) GN0(43) G19 123) GN0(43) G19 124) GN0(43) B19 125) GN0(36) B23 116) GN0(35) B17 115) GN0(35) B17 115) GN0(35) B17 113) GN0(32) AE27 113) GN0(32) AE27 114) GN0(31) AE2 115) GN0(32) AE21 110) GN0(26) AD9 129) GN0(20) AD9 129) GN0(20) AD9 120) GN0(20) AD3	P24 Ucc(138) Ucc(48) N9 Ucc(128) Ucc(48) N7 Ucc(128) Ucc(48) N7 Ucc(128) Ucc(47) N7 Ucc(128) Ucc(48) N31 Ucc(125) Ucc(48) N20 Ucc(123) Ucc(42) N21 Ucc(123) Ucc(42) N22 Ucc(123) Ucc(42) N25 Ucc(12) Ucc(48) N25 Ucc(12) Ucc(48) N25 Ucc(12) Ucc(48) N26 Ucc(118) Ucc(38) M27 Ucc(118) Ucc(38) M31 Ucc(115) Ucc(34) M31 Ucc(115) Ucc(31) M31 Ucc(113) Ucc(31) M27 Ucc(113) Ucc(31) M27 Ucc(111) Ucc(31) M25 Ucc(118) Ucc(31) M25 Ucc(118) Ucc(31) M25 Ucc(118) Ucc(31) M26 Ucc(118	D24 D18 D14 D1 C4 C30 C28 C22 C16 B6 B31 B29 B26 B20 AE8 AE24 AE14 AD30	WI UCC(173) UB UCC(172) UG UCC(172) U30 UCC(173) U20 UCC(173) U20 UCC(173) U20 UCC(165) U21 UCC(165) U22 UCC(165) U21 UCC(165) U22 UCC(165) U21 UCC(163) U17 UCC(163) U17 UCC(UTT(45)) UCC/UTT(5) UCC/UTT(7) UCC/UTT(5) UCC/UTT(5) UCC/UTT(5) UCC/UTT(7) UCC/UTT(7) UCC/UTT(7)	GND(179) W44 GND(178) W320 GND(177) W28 GND(177) W28 GND(175) W24 GND(175) W24 GND(175) W24 GND(172) V9 GND(172) V7 GND(172) V7 GND(172) V31 GND(172) V31 GND(165) V29 GND(165) V29 GND(165) V25 GND(165) V25 GND(165) U25 GND(165) U55 GND(165) U55 GND(165) U55 GND(165
A	L31 GND L23 GND L29 GND L27 GND L27 GND L25 GND L23 GND K26 GND K26 GND K28 GND K28 GND K28 GND K28 GND GND GND GND GND GND GND GND GND GND	188> GND (27) HLJ 3 187> GND (26) AD23 185> GND (26) AD17 185> GND (24) AD15 185> GND (24) AC7 183> GND (22) AC25 183> GND (20) AC19 184+ GND (20) AC13 183> GND (20) AC13 184 GND (20) AC13 180> GND (20) AC13 180> GND (16) AB5 99> GND (16) AB27 99> GND (16) AB21 99> GND (15) AB21 99> GND (15) AB21 99> GND (15) AB21 99> GND (15) AB21 91> GND (16) AA23 92> GND (16) AA23 93> GND (5) A31 94> GND (6) A21 95> GND (6) A21 94 GND (7) A22 95 GND (2) A21 </th <th>L8 UCC(108) UCC(27) L6 UCC(108) UCC(28) L30 UCC(108) UCC(28) L24 UCC(108) UCC(28) L26 UCC(108) UCC(28) L27 UCC(108) UCC(29) L24 UCC(101) UCC(29) L24 UCC(101) UCC(29) K9 UCC(108) UCC(29) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K29 UCC(99) UCC(18) K29 UCC(93) UCC(12) K29 UCC(93) UCC(12) K25 UCC(93) UCC(12) K1 UCC(93) UCC(18) J8 UCC(93) UCC(18) J26 UCC(85) UCC(8) J27 UCC(85) UCC(9) J28 UCC(85) UCC(4) J24 UCC(85)</th> <th>AD26 AD20 AD2 AC2 AC2 AC31 AC3 AC22 AC16 AB8 AB30 AB24 AB2 AB12 AB14 AA6 AA4 AA6 AA4 AA20 AA28 A24 A2 A18 A14 A14</th> <th>AE29 UID_UCC<2> AE28 UID_UCC<1> 1X2HDR UCC_UID UCC_UID UCCUIDLB/UTT 1 49.9 1% 503 KEV 0.5</th> <th>N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C</th>	L8 UCC(108) UCC(27) L6 UCC(108) UCC(28) L30 UCC(108) UCC(28) L24 UCC(108) UCC(28) L26 UCC(108) UCC(28) L27 UCC(108) UCC(29) L24 UCC(101) UCC(29) L24 UCC(101) UCC(29) K9 UCC(108) UCC(29) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K7 UCC(99) UCC(18) K29 UCC(99) UCC(18) K29 UCC(93) UCC(12) K29 UCC(93) UCC(12) K25 UCC(93) UCC(12) K1 UCC(93) UCC(18) J8 UCC(93) UCC(18) J26 UCC(85) UCC(8) J27 UCC(85) UCC(9) J28 UCC(85) UCC(4) J24 UCC(85)	AD26 AD20 AD2 AC2 AC2 AC31 AC3 AC22 AC16 AB8 AB30 AB24 AB2 AB12 AB14 AA6 AA4 AA6 AA4 AA20 AA28 A24 A2 A18 A14 A14	AE29 UID_UCC<2> AE28 UID_UCC<1> 1X2HDR UCC_UID UCC_UID UCCUIDLB/UTT 1 49.9 1% 503 KEV 0.5	N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C(10) N/C
	REV		REV 0.5 SK	т •		INTE 5000 Chan
	8	7	б	5	4	З





-	8	7	6	5	4	З
D	U5 U4 GND(162) U30 GND(160) U28 GND(159) U26 GND(159) U24 GND(159) U24 GND(159) U25 GND(159) U26 GND(159) T9 GND(159) T9 GND(151) T31 GND(151) T32 GND(151)	DROCES J18 XEON_604 GND(81) H4 H30 GND(79) H26 GND(79) H26 GND(77) H24 GND(75) GD(75) GD(75) GD(75) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD(72) GD	SOR SOC JUCC J18 US VCC(152) U31 VCC(151) U22 VCC(153) U23 VCC(153) U29 VCC(153) U27 VCC(153) U23 VCC(153) U24 VCC(155) U25 VCC(155) VCC(155) VCC(75) H2 VCC(155) VCC(155) VCC(75) H2 VCC(155) VCC(154) VCC(72) H2 VCC(154) VCC(155) VCC(72) H2 VCC(154) VCC(155) VCC(72) T6 VCC(155) VCC(155) VCC(72) T30 VCC(151) VCC(78) G2	KET $CPUVCC$ A 27 25 23 3 3 3 3 3 3 3 3 3		J18 XEON_604 GND(187) Y7 559 7249 7141 1265 782 583 IN Y5 7141 1265 782 583 IN
С	123 GND (159) T27 GND (149) T23 GND (147) T1 GND (145) RB GND (145) RB GND (145) R30 GND (142) R28 GND (142) R20 GND (142) R21 GND (142) R22 GND (142) R24 GND (142) R24 GND (142) R24 GND (142) R24 GND (132) P3 GND (132) P4 GND (132) P3 GND (132) P23 GND (132) P24 GND (132) P25 GND (132) P23 GND (132) P23 GND (122) P1 GND (122) P1 GND (122) NB GND (122)	GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND(55) GND	$\begin{array}{c ccc} 126 & UCC(159) & UCC(59) & G2 \\ \hline 126 & UCC(149) & UCC(59) & G2 \\ \hline 124 & UCC(146) & UCC(57) & G2 \\ \hline 128 & UCC(145) & UCC(55) & G2 \\ \hline R9 & UCC(145) & UCC(55) & G2 \\ \hline R9 & UCC(145) & UCC(55) & G2 \\ \hline R3 & UCC(142) & UCC(57) & F4 \\ \hline R3 & UCC(142) & UCC(52) & F2 \\ \hline R3 & UCC(142) & UCC(52) & F2 \\ \hline R29 & UCC(141) & UCC(59) & F1 \\ \hline R27 & UCC(142) & UCC(59) & F1 \\ \hline R27 & UCC(142) & UCC(59) & F1 \\ \hline R27 & UCC(143) & UCC(57) & E2 \\ \hline R29 & UCC(139) & UCC(55) & E2 \\ \hline R23 & UCC(139) & UCC(55) & E2 \\ \hline R23 & UCC(139) & UCC(55) & E2 \\ \hline R4 & UCC(137) & UCC(55) & E2 \\ \hline P4 & UCC(135) & UCC(55) & E2 \\ \hline P30 & UCC(134) & UCC(52) & E2 \\ \hline P26 & UCC(135) & UCC(52) & E2 \\ \hline P26 & UCC(132) & UCC(52) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P26 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(132) & UCC(58) & E2 \\ \hline P28 & UCC(128) & UCC(48) & D1 \\ \hline N7 & UCC(127) & UCC(48) & U1 \\ \hline N7 & UCC(127) & UCC(48) & U2 \\ \hline P28 & UCC(138) & UCC(48) & U2 \\ \hline P28 & UCC(138) & UCC(48) & U2 \\ \hline P28 & UCC(138) & UCC(48) & U2 \\ \hline P28 & UCC(138) & UCC(48) & U2 \\ \hline P28 & UCC(128) & UCC(48) & U2 \\ \hline P28 & UCC(128) & UCC(48) & U2 \\ \hline P28 & UCC(128) & UCC(48) & U2 \\ \hline P28 $	28 26 24 22 4 31 22 23 36 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 29 20 20 21 22 23 31 24 24 24 24	Y2 vccc(188) Y16 vccc(179) W31 vccc(177) W29 vcc(177) W27 vcc(175) W27 vcc(173) V0 vcc(173) V0 vcc(172) V1 vcc(172) V20 vcc(169) V21 vcc(165) V22 vcc(165) V24 vcc(165) V27 vcc(165) V28 vcc(165) V29 vcc(165) V21 vcc(165) V22 vcc(165) V24 vcc(165) V27 vcc(165) V28 vcc(165) V29 vcc(165) V20 vcc(165) V210 vcc(165) V210 <td< td=""><td>GND (185) GND (183) GND (173) GND (173) GND (175) M24 GND (175) M25 GND (175) M24 GND (175) M24 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M24 GND (175) M25 GND (175) M25 GND</td></td<>	GND (185) GND (183) GND (173) GND (173) GND (175) M24 GND (175) M25 GND (175) M24 GND (175) M24 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M25 GND (175) M24 GND (175) M25 GND
В	N4 GND (125) N30 GND (123) N26 GND (123) M26 GND (124) M26 GND (122) M24 GND (125) M26 GND (112) M6 GND (113) M27 GND (114) M28 GND (114) M24 GND (114) M25 GND (112) L9 GND (112) L31 GND (108) L31 GND (108) L32 GND (107) L27 GND (107)	GND(44) GND(44) GND(44) GND(42) GND(42) GND(41) GND(41) GND(40) GND(39) GND(39) GND(39) GND(35) GND(35) GND(35) GND(35) GND(33) GND(33) GND(33) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(32) GND(31) GND(32) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(31) GND(32) GND(32) GND(31) GND(32) GND(32) GND(31) GND(32) GND(31) GND(32) GND(32) GND(31) GND(32) GND(32) GND(32) GND(32) GND(32) GND(31) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND(32) GND	N31 UCC(125) UCC(44) C3 N3 UCC(125) UCC(43) C2 N29 UCC(123) UCC(42) C2 N29 UCC(123) UCC(42) C2 N29 UCC(123) UCC(42) C2 N29 UCC(122) UCC(41) C2 N25 UCC(121) UCC(40) C1 N23 UCC(119) UCC(38) B3 M1 UCC(113) UCC(35) B2 M7 UCC(115) UCC(33) AE M31 UCC(114) UCC(33) AE M39 UCC(114) UCC(38) AE M29 UCC(114) UCC(38) AE M29 UCC(114) UCC(38) AE M21 UCC(118) UCC(38) AE M23 UCC(110) UCC(38) AE M23 UCC(118) UCC(28) AI LB UCC(188) UCC(27) AI L4 UCC(185)<	$ \frac{30}{28} $ $ \frac{30}{28} $ $ \frac{30}{28} $ $ \frac{30}{28} $ $ \frac{5}{28} $ $ \frac{5}{28} $ $ \frac{29}{29} $ $ \frac{1}{29} $ $ \frac{1}{2$	ID_IC VCC/UTT(3) AA12 VCC/UTT(3) VCC/UTT(2) VCC/UTT(2) UCC/UTT(1) VID_VCC(2) ID_VCC AE29 VID_VCC(1) VID_VCC(1) X2HDR VID_VCC(1) VID_VCC(1) VID_VCC(1) X2HDR VCC_VIT VID_VCC(1) VCC_VID_VCC(1) X2HDR VCC_VID_VCC(1) VID_VCC(1) VCC_VID_VCC(1) VID_VCC(1) VCC_VID_VCC(1) VID_VCC(1) VCC_VID_VCC(1) VCC(1)	N/C(10) Y29 CPUØ_SM_TS_A1 N/C(9) AE30 N/C(8) AD29 CPU_SMBUS_WP N/C(7) AD28 CPU_SMBALERT_N N/C(6) AC29 I2C_BUS2_DAT N/C(4) AC28 I2C_BUS2_CLK N/C(4) AB29 CPUØ_SM_EP_A1 N/C(4) AB28 CPUØ_SM_EP_A0 N/C(2) AA28 CPUØ_SM_TS_A0 N/C(1) S ØF 5 S
A	L27 GND (103) L25 GND (103) CND (103) L1 GND (102) K8 GND (102) K5 GND (102) K4 GND (102) K2 GND (102) GND (102) K2 GND (102) GND	GND(24) GND(23) GND(22) GND(22) GND(22) GND(22) GND(24) GND(19) GND(19) GND(19) GND(10) GND(15) GND(15) GND(14) GND(14) GND(14) GND(12) GND(14) GND(12) GND(12) GND(12) GND(12) GND(12) GND(13) GND(12) GND(12) GND(13) GND(12) GND(13) GND(14) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15) GND(15	L30 UCC(105) UCC(23) AC L28 UCC(103) UCC(23) AC L24 UCC(102) UCC(22) AC L24 UCC(101) UCC(20) AC K9 UCC(101) UCC(20) AC K7 UCC(99) UCC(10) AE K3 UCC(99) UCC(10) AE K3 UCC(97) UCC(10) AE K29 UCC(94) UCC(10) AE K3 UCC(95) UCC(11) AE K29 UCC(94) UCC(12) AE K29 UCC(95) UCC(12) AE K29 UCC(95) UCC(12) AE K29 UCC(95) UCC(13) AE K21 UCC(92) UCC(13) AF J8 UCC(93) UCC(12) AF J14 UCC(85) UCC(7) AF J28 UCC(85) UCC(7) AF J24 UCC(85)	231	CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_SKTOCC_N CPU1_S	SKT SKT N N DP_MODE DP_MODE DP_MODE SAM4 3 055 MMBT3904 2 T
	- REV 0.	5 SKT -	REV Ø.5 SKT			INTEL 5000 Chand

8 7 6 5 4 3



	8	7	б	5	4	3	2	1
ם								
С								
в				BL	ANK			
A							INTEL CORPORATION	CUMENT NUMBER PAGE REV
	8	7	б	5	4	З	5000 W. CHANDLER BLVD CHANDLER, AZ 85226 2	1







2			1	
5B_HREQ<40>_N —-{BI} 486 685				D
494 664 CPUVCC 492 692 492 505 682 492 505 682 492 505 682 1/16W 5Ø3 1% 49.9 2 R97 1	1 100 503	R98 2 1% 1/16м		

D

A

_ CORPORATION W. CHANDLER BLVD DLER, AZ 85226	DO	CUMENT	NUMBER	PAGE 11	REV	
2			1			



8 7 6 5 4 3	З
-------------	---

	8	7	6	5	4	3
			U6E E750			
D	1600 BI DDRA_I	DQ63 AM4 DQ_A<63>HI DQ62 AL5 DQ_A<62>HI DQ61 AE11 DQ_A<60> DQ51 AE11 DQ_A<60> DQ51 AH10 DQ_A<60> DQ516 AH9 DQ5_A<15> DQ57 AL6 DQ5_A<7> DQ59 AM2 DQ_A<59> DQ56 AG10 DQ_A<57> DQ55 AM6 DQ_A<55> DQ55 AM9 DQ_A<55> DQ55 AM9 DQ_A<53> DQ52 AG12 DQ_A<53> DQ55 AM6 DQ_A<55> DQ55 AM6 DQ_A<55> DQ55 AM7 DQ_A<55> DQ54 AM9 DQ_A<52> DQ515 AM7 DQ5_A<15> DQ55 AM8 DQ_A<52> DQ515 AM7 DQ5_A<15> DQ56 AL8 DQ5_A DQ56 AL8 DQ_A<5	GH NIBBLE TA GROUP 8 WA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_A<122 MA_	AE23 DDRA_WE_N_R AE22 DDRA_CAS_N_R AA24 DDRA_RAS_N_R AM34 DDRA_MA12_R AM30 DDRA_MA12_R AJ24 DDRA_MA10_R AJ24 DDRA_MA10_R AJ24 DDRA_MA9_R AL29 DDRA_MA9_R AL29 DDRA_MA7_R AL29 DDRA_MA6_R AL29 DDRA_MA6_R AL28 DDRA_MA6_R AL28 DDRA_MA6_R AL28 DDRA_MA6_R AL28 DDRA_MA6_R AL28 DDRA_MA3_R AL28 DDRA_MA3_R AL26 DDRA_MA3_R AL26 DDRA_MA2_R AF24 DDRA_MA0_R	2005 1785 1845 1945 2005 1785 1845 1945 2001 2005 1785 1845 1945 2001 2005 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1845 1945 2001 2007 1785 1844 1945 2001 2005 1786 1844 1945 2001 2005 1784 1844 1945	
	I SEP CONTRACTION CONTRACTICON CONTRACTICO CONTRACTICO CONTRACTICO CONTRACTICO	JQ50 AG11 DQ_A<50>L0 JQ49 AH11 DQ_A<48> JQ48 AE12 DQ_A<48> JQ47 AM10 DQ_A<48> JQ45 AF13 DQ_A<45> JQ45 AF13 DQ_A<45> JQ45 AF13 DQ_A<44> JQ44 AE15 DQ_A<44> JQ514 AK12 DQ5_A<14> JQ55 AM12 DQ5_A<55	M NIBBLE TA GROUP 7 GH NIBBLE TA GROUP 6	AH23 DDRA_BA1_R AL31 DDRA_BA0_R	28A5 1784 18A4 19A4 25C4 1784 18A4 19A4	
С	1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 1600 <td< td=""><td>DQ43 ALII DQ-A<43> L0 DQ42 ANI2 DQ-A<42> L0 DQ41 AHI3 DQ-A<42> L0 DQ44 AHI3 DQ-A<42> L0 DQ40 AEI4 DQ-A<40> DQ39 AGI4 DQ-A<39> DQ38 AHI4 DQ-A<38> HI DQ37 ANI3 DQ-A<37> DA DQ35 AKI4 DQ-A<36</td> DQ35 AKI4 DQ-A<36</td<>	DQ43 ALII DQ-A<43> L0 DQ42 ANI2 DQ-A<42> L0 DQ41 AHI3 DQ-A<42> L0 DQ44 AHI3 DQ-A<42> L0 DQ40 AEI4 DQ-A<40> DQ39 AGI4 DQ-A<39> DQ38 AHI4 DQ-A<38> HI DQ37 ANI3 DQ-A<37> DA DQ35 AKI4 DQ-A<36	W NIBBLE TA GROUP 5 GH NIBBLE TA GROUP 5 CS_A*<7 CS_A*<7 CS_A*<7 CS_A*<62 CS_A*<62 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS_A*<42 CS	AL2 AL3 AK7 DDRA_CS5_N_R ANB DDRA_CS4_N_R AHB DDRA_CS3_N_R AL10 DDRA_CS1_N_R AK11 DDRA_CS1_N_R AE13 DDRA_CS0_N_R	2605 1995 2606 1995 2609 1995 2609 1995 2609 1995 2609 1795 2609 1795 2609 1795	TT_DDR
	DDRA_I 1665 B DDRA_I	DQ35 AF15 DQ_A<35 LO DQ34 AJ15 DQ_A<335	W NIBBLE TA GROUP 5 GH NIBBLE TA GROUP 4	1 AM22 DDRA_RCV_EN_IN	1 R161 2 2 EMPTY P151	R841 E7500=47 OHM E7501=49.9 OHM
В	1665 B DDRA_I	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	W NIBBLE TA GROUP 4 GH NIBBLE TA GROUP 3 H NIBBLE TA GROUP 4 H NIBBLE TA GROUP 4 H NIBBLE TA GROUP 3 H NIBBLE TA GROUP 3 H NIBBLE TA GROUP 3 H NIBBLE	AG20 DDRA_RCV_EN_OUT AH17 AK17 AK17 AK17 AK17 AK17 AK17 AK17 AK	DDRCVOH_A DDRCVOL_A RA_CKEØ	DPOP DDRA_DRCOMP
	1665 B DDRA_I	DQ19 AF18 DQ_A<12> JQ18 AN17 DQ_A<18> L0 JQ17 AL19 DQ_A<18> L0 JQ15 AK19 DQ_A<15> DQ15 JQ15 AJ22 DQ_A<15> H13 JQ14 AL22 DQ_A<14> H13 JQ13 AK24 DQ_A<13> H13 JQ12 AM25 DQ_A<12> JQ3 JQ510 AK23 DQ5 A<12>	W NIBBLE TA GROUP 3 GH NIBBLE TA GROUP 2 CHDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2 CMDCLK_A2	AE25 AE24 AG26 DRA_CMDCLK2 AF25 DRA_CMDCLK2N AJ25 DRA_CMDCLK1N AG24 DRA_CMDCLK1N AG23 DRA_CMDCLK0N		VTT_DDR
A	1695 B DDRA_I 1665 B DDRA_I 1665 <td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td> <td>W NIBBLE TA GROUP 2 GH NIBBLE TA GROUP 1 U DDRVREF_A<3: U DDRVREF_A<3: U</td> <td>STU 1 AJ28 AJ28 AK21 AK21 AM16 AL9 AJ7 STUFF FOR E756</td> <td>PFF FOR E7500 VREF_D 2 VREF_D 2 C1143 31 1</td> <td>DR_MCH 2 -C1144 C1145 1UF 1</td>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	W NIBBLE TA GROUP 2 GH NIBBLE TA GROUP 1 U DDRVREF_A<3: U	STU 1 AJ28 AJ28 AK21 AK21 AM16 AL9 AJ7 STUFF FOR E756	PFF FOR E7500 VREF_D 2 VREF_D 2 C1143 31 1	DR_MCH 2 -C1144 C1145 1UF 1
	1665 B DDRA_I 1665 B DDRA_I 1665 B DDRA_C 1666 B DDRA_C 1665 B DDRA_C 1665 B DDRA_C	JQ2 HE21 JQ4,23 JQ1 AN28 DQ,A<(3)	GH NIBBLE RESERVED CK BITS RESERVED RESERVED RESERVED	7 D29 MCH_RSVD_Ø1 1 R94 4 B30 MCH_RSVD_Ø2 1 R7752 14 4 AK27 4.7K 5% 1 AK27 1 R47 2 Ø SMDTX		Ļ
		REU 0 5	3 OF 7	stuff fok"Etsoo		INTE 5000
	8	7	Б.	5	4	CHAN
	<u> </u>	<u> </u>	Ŭ U			U



	8	7	6	5	4	3
				01		
D	alte B DRB-I alte B DRB-I A DRB-I B DRB-I B DRB-I A DRB-I B	DQ63 AB26 DQ-B<63	IGH NIBBLE ATA GROUP 8 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<12 MA_B<1	D32 DDRB_WE_N_R H28 DDRB_CAS_N_R V32 DDRB_MA12_R C31 DDRB_MA11_R L25 DDRB_MA10_R E31 DDRB_MA9_R E31 DDRB_MA7_R F31 DDRB_MA5_R G29 DDRB_MA4_R G30 DDRB_MA3_R H30 DDRB_MA2_R K29 DDRB_MA2_R K29 DDRB_MA2_R K29 DDRB_MA2_R K29 DDRB_MA2_R	2017 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 2015 <td< th=""><th></th></td<>	
	also B DDRB_I also B DDRB_I B DDRB_I B DDRB_I B DDRB_I B DDRB_I B DDRB_I B DD	DQ51 HH31 DQ_B<51>L DQ50 AH32 DQ_B<50>L DQ49 AB27 DQ_B<49> p DQ48 Y25 DQ_B<48> DQ47 V25 DQ_B<47> DQ46 AB29 DQ_B<46> H DQ47 V25 DQ_B<46> H DQ45 AB32 DQ_B<46> H DQ45 AB32 DQ_B<45> H DQ44 Y28 DQ_B<44> H DQ514 AB30 DQ5_B<14> H DQ55 AC31 DQ_B<43	OW NIBBLE ATA GROUP 7 IGH NIBBLE ATA GROUP 5	> H27 DDRB_BA1_R > K26 DDRB_BA0_R	-OUT 2565 2264 2364 2485 -OUT 2064 2284 2485	
С	alla B DDRB_I alla B DDRB_I A DDRB_I B DDRB_I A DDR	DQ42 V26 DQ_B A2> C DQ41 AB33 DQ_B A4> C DQ40 AA29 DQ_B A4> C DQ39 W26 DQ_B A4> C DQ39 W26 DQ_B A4> C DQ37 AD32 DQ_B A3> C DQ35 AA28 DQ_B S3> C DQ35 AA28 DQ_B S3> C DQ35 AC30 DQS_B S3 D DQ35 M25 DQ_B S3 L DQ35 W25 DQ_B S3 L DQ34 AF31 DQ_B S3 L DQ33 AF33 DQ_B A3 L	OW NIBBLE ATA GROUP 5 IGH NIBBLE ATA GROUP 5 OW NIBBLE OW NIBBLE OW NIBBLE OU CS_DW/D 5	Y27 AD28 AE25 DDRB_CS5_N_R AE31 DDRB_CS4_N_R AF27 DDRB_CS3_N_R AF30 DDRB_CS2_N_R AK32 DDRB_CS1_N_R AK32 DDRB_CS0_N_R AH29 DDRB_CS0_N_R	3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 24195 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 3607 2415 <tr< td=""><td>TT_DDR R843 ∆ E7500=47 OHM J E7501=49.9 OHM</td></tr<>	TT_DDR R843 ∆ E7500=47 OHM J E7501=49.9 OHM
	alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto alto	DQ32 W27 DQ_B(32) DQ31 T25 DQ_B(31) DQ30 R28 DQ_B(30) H: DQ29 P31 DQ_B(28) DQ28 N32 DQ_B(28) DQ512 R31 DQS_B(28) DQS3 R29 DQS_B(32)	IGH NIBBLE ATA GROUP 4	2 N3Ø DDRB_RCV_EN_IN * OR25 DDRB_RCV_EN_OUT B 0430 DDRB_DRCOMP B 432 DDRCV0H_B	1 R198 2 Ø EMPTY F E7501=NO	POP
в	alio B DDRB_I alio B DDRB_I	DQ26 R26 DQ_B DQ_E LQ DQ25 P33 DQ_B Q25 p4 DQ24 P30 DQ_B Q24 Q23 Q31 DQ_B Q23 V31 DQ_B Q23 V31 DQ_B Q23 V33 DQ_B Q22 V33 DQ_B Q2 V34 DQ_B Q2 V34 Q4 Q4	OW NIBBLE H ATA GROUP 4 IGH NIBBLE () ATA GROUP 3 RESERVED	4 <u>V29 DDRCVOL_B</u> B <u>M32 1 R124 2 DDF</u> 6 _K33		1 R45 2 0 603 EMPTY E7500= 0 E7501=NOPOP
	and B DDRB_I and B DDRB_I	DQ52 U33 DQ5.B<2> DQ19 T26 DQ.B<19> DQ18 U30 DQ.B<18> DQ17 T30 DQ.B<17> DQ16 T29 DQ.B<16> DQ15 P28 DQ.B<15> DQ14 P26 DQ.B<14> DQ13 L31 DQ.B<13>	OW NIBBLE ATA GROUP 3 IGH NIBBLE ATA GROUP 2	3 _ K27 3 _ L27 2 OJ26DDRB_CMDCLK2 OUT * OK25DDRB_CMDCLK2_N OUT 1 CH28DDRB_CMDCLK1 OUT * OM28DDRB_CMDCLK1 N	2484 2484 2984	
	allo allo allo allo B DDRB_I allo B DDRB_I allo B DDRB_I allo B DDRB_I allo B DDRB_I allo B DDRB_I allo B DDRB_I DDRB_I allo B DDRB_I DDRB_I allo B DDRB_I DDRB_I allo B DDRB_I DDRB_I allo B DDRB_I DDRB_I allo B DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I DDRB_I	DQS1 N29 DQS_1(1) DQS1 M31 DQS_B<10> DQ11 P25 DQ_B<11> DQ10 P27 DQ_B<10> DQ9 K32 DQ_B<8> DQ7 N26 DQ_B<8> DQ7 N26 DQ_B<7> H3	OW NIBBLE ATA GROUP 2 IGH NIBBLE	© 0j29DDRB_CMDCLKØ_N 001 * Oj29DDRB_CMDCLKØ_N 001	2294 2294 2284	
A	alli B DDRB_I alli B DDRB_I alli B DDRB_I alli B DDRB_D alli B DDRB_D alli B DDRB_I alli B DDRB_I alli B DDRB_I alli B DDRB_I alli B DDRB_I	DQ5 G32 DQ B<5> Df DQ4 N27 DQ B<5> Df DQ59 H31 DQ5 B<5> Df DQ50 L30 DQ5 B<5> Df DQ50 L30 DQ5 B<5> Df DQ3 N25 DQ6 B<3> DQ DQ1 K30 DQ8 Df Df DQ0 F33 DQ6 B<0> Df DQ1 K30 DQ7 Df Df DQ0 F33 DQ6 Df Df	ATA GROUP 1 U DDRVREF_B<3 L & DDRVREF_B<2 L & DDRVREF_B<2 W DDRVREF_B<1 ODRVREF_B<1 ODRVREF_B<0	N33 U26 AG32 AC25	UREF_DDB_MCH 2 2 2 C1146_C1147_C 1 10F_10F_1.	<u>IN</u> BOCK 50C7 13A3 C1148 1UF
	allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo allo	CB6 AA31 CB-B H: CB5 U27 CB-B CB-B CB-B CB4 U28 CB-B CA> DQS17 Y30 DQS-B C17> DQS8 W29 DQS-B CA> CB3 AA33 CB-B CA> CB2 Y31 CB-B<	IGH NIBBLE HECK BITS OW NIBBLE HECK BITS	3 E30 1 R50 2 0 EMPTY 2 M25 1 R51 2 0 EMPTY		
		<u>CB-B<0></u> REV 0.5	4 OF 7	2 R50 & R51 C NO STUFF FOR E7501		INTEL 5000
	8	7	б	5	4	з



	8		7		6	Ę	5	4	3
	VCC1_2		U66 F750	1 2.5V			U66 E7501		U66 E7501
D	L22 UCC1_2< L20 UCC1_2< L16 UCC1_2< L16 UCC1_2< L17 UCC1_2< L14 UCC1_2< L14 UCC1_2< K11 UCC1_2< K11 UCC1_2< K11 UCC1_2< K11 UCC1_2< R15 U		UCC2_5<77> UCC2_5<76> UCC2_5<75> UCC2_5<74> UCC2_5<74 UCC2_5<74 UCC2_5<72 UCC2_5<72 UCC2_5<72 UCC2_5<72 UCC2_5<69 UCC2_5<69 UCC2_5<65 UCC2_5<65 UCC2_5<65 UCC2_5<64	⊥	TIØ GNI R11 GNI PIØ GNI M10 GNI M10 GNI AN9 GNI AD10 GNI AD10 GNI AD10 GNI AA11 GNI AB10 GNI AB7 GNI AB7 GNI AB7 GNI B27 GNI	(<75> Gh (<74> Gh (<72> Gh (<70> Gh (<70) Gh	AK25 AK26 AK150 AK163 AK164 AK164 AK164 AK164 AK164 AK164 AK164 <th>H8 GND 225> H32 GND 224> H26 GND 222> H27 GND 222> H16 GND 222> H17 GND 220> H18 GND 220> G33 GND 219> G33 GND 217> G31 GND 215> G28 GND 215> G29 GND 212> G17 GND 212> G14 GND 212></th> <th>GND<300> AJB GND<299> Y32 GND<298> Y25 GND<297> Y23 GND<295> Y17 GND<295> Y17 GND<295> Y17 GND<295> Y17 GND<295> W15 GND<291> W33 GND<292> W31 GND<291> W28 GND<292> W31 GND<293> W24 GND<288> W18 GND<288> W16 GND<286> W14</th>	H8 GND 225> H32 GND 224> H26 GND 222> H27 GND 222> H16 GND 222> H17 GND 220> H18 GND 220> G33 GND 219> G33 GND 217> G31 GND 215> G28 GND 215> G29 GND 212> G17 GND 212> G14 GND 212>	GND<300> AJB GND<299> Y32 GND<298> Y25 GND<297> Y23 GND<295> Y17 GND<295> Y17 GND<295> Y17 GND<295> Y17 GND<295> W15 GND<291> W33 GND<292> W31 GND<291> W28 GND<292> W31 GND<293> W24 GND<288> W18 GND<288> W16 GND<286> W14
С	W17 VCC1_2< W15 VCC1_2 V18 VCC1_2 U19 VCC1_2 U19 VCC1_2 U17 VCC1_2 U17 VCC1_2 U17 VCC1_2 T18 VCC1_2 T14 VCC1_2 T14 VCC1_2 R17 VCC1_2 P18 VCC1_2 P14 VCC1_2 K23 VCC1_2 K17 VCC1_2 K18 VCC1_2 E19 VCC1_2 E14 VCC1_2 E13 VCC1_2 E14 VCC1_2 Q2 Q2 Q2		VCC2_5<63 VCC2_5<66 VCC2_5<66 VCC2_5<66 VCC2_5<56 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<55 VCC2_5<54 VCC2_5<48 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45 VCC2_5<45	AJ29 AJ26 AD24 AD22 N23 AC23 AC23 AC21 AC21 AC21 AC21 AL1 AL1 AK8 AL1 AK8 AK10 AG22 AG19 AG13 AG27 Y33 Y29 Y24 U29 T33 T24 P29 P24 M22	C28 GNI L9 GNI AG9 GNI AC2 GNI AE4 GNI D4 GNI D4 GNI J233 GNI J203 GNI J203 GNI J204 GNI J205 GNI J206 GNI AA63 GNI AA63 GNI A44 GNI AA63 GNI AA63 GNI AA63 GNI A26 GNI A96 GNI A972 GNI A98 GNI A99 GNI A99 GNI M9 GNI M9 GNI A93 GNI A94 GNI A95 GNI A96 GNI A97 GNI A98 GNI A92		AG105> AG16 AF32 AF32 AF32 AF32 AF32 AF20 AF32 AF20 AF32 AF20 AF32 AF20 AF33 AF33 AF30 AF10 AF10 AF10 AF12 AF10 AF12 AE10 AF12<	G11 G11 GND<210 F9 GND<209> F9 GND<209> F9 GND<206> F27 GND<205> F27 GND<205> F21 GND<205> F21 GND<203> F15 GND<203> F15 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> F12 GND<203> C33 GND<196> C33 GND<196> C33 GND<196> C33 GND<198> C33 GND<198> C33 GND<188> C33 GND<188> C27 GND<188> C27 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188> C21 GND<188 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 GND<188 C21 C21 GND<188 C21 C21 C21 C21 C21 C21 C21 C21 C21 C21	$ \begin{array}{c c} GND < 285 \\ GND < 283 \\ GND < 283 \\ GND < 282 \\ U27 \\ GND < 282 \\ U27 \\ GND < 282 \\ U27 \\ GND < 282 \\ U19 \\ GND < 280 \\ U19 \\ GND < 279 \\ U17 \\ GND < 277 \\ U19 \\ GND < 277 \\ U15 \\ GND < 277 \\ U20 \\ GND < 277 \\ U14 \\ GND < 273 \\ U16 \\ GND < 277 \\ U16 \\ GND < 273 \\ U16 \\ GND < 263 \\ T19 \\ GND < 266 \\ T19 \\ GND < 266 \\ T17 \\ GND < 266 \\ R33 \\ GND < 263 \\ R30 \\ GND < 264 \\ R33 \\ GND < 264 \\ R33 \\ GND < 261 \\ R24 \\ GND < 260 \\ R24 \\ GND < 260 \\ R24 \\ GND < 260 \\ R20 \\ GND < 250 \\ R14 \\ \end{array}$
В	H10 VCC1_2<	B 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <t< th=""><th>VCC2_5<35> VCC2_5<33> VCC2_5<33> VCC2_5<33> VCC2_5<33> VCC2_5<32 VCC2_5<30> VCC2_5<30 VCC2_5<20 VCC2_5<20 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22</th><th>M33 L29 H33 AN26 AN18 AN18 AN14 AN10 AN10 AN13 AJ23 AJ20 AJ27 AJ14 AJ11 AF33 AJ20 AJ17 AJ14 AJ11 AF33 AE10 AD33 AD29 AD25 AD20 AD15</th><th>Mb GNI G4 GNI LB GNI J3 GNI K8 GNI H2 GNI H2 GNI H2 GNI H2 GNI AK1 GNI AG13 GNI AC13 GNI AF2 GNI AK1 GNI AG13 GNI AL7 GNI AL60 GNI AL7 GNI AL7 GNI AL4 GNI AH4 GNI AH4 GNI AH4 GNI</th><th>$\begin{array}{c} \langle 333\rangle \\ \langle 323\rangle \\ \langle 332\rangle \\ \langle 330\rangle \\ \langle 230\rangle \\ \langle 230\rangle \\ \langle 230\rangle \\ \langle 330\rangle \\ \langle 230\rangle \\ \langle 330\rangle \\ \langle 330$</th><th>ND<108> AC14 ND<106> AC14 ND<102> AB23 ND<102> AA34 ND<109> A73 SND<98> A31 SND<98> A31 SND<98> A11 SND<92> D25 SND<92> R16 SND<92> L19 SND<95 L19</th><th>C1 GND<183> B7 GND<182> B29 GND<181> B29 GND<180> B29 GND<179> B29 GND<177> B19 GND<177> B16 GND<177> B17 GND<177> B18 GND<177> B19 GND<177> B10 GND<177> B13 GND<177> B14 GND<177> B15 GND<177> B16 GND<177> AN5 GND<177> AN5 GND<177> AN13 GND<177> AN27 GND<170> AN19 GND<168> AN19 GND<166> AN19 GND<166> AM26 GND<166> AM26 GND<166> AM27 GND<166> AM283 GND<163> AM29 GND<162></th><th>GND<258> R1 GND<257> R1 GND<255> P23 GND<255> P23 GND<255> P19 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> N28 GND<2240> N24 GND<244> N5 GND<244> M30 GND<244> L33 GND<244> L32 GND<245> K28 GND<224> K28 GND<238> K20 GND<237> K18</th></t<>	VCC2_5<35> VCC2_5<33> VCC2_5<33> VCC2_5<33> VCC2_5<33> VCC2_5<32 VCC2_5<30> VCC2_5<30 VCC2_5<20 VCC2_5<20 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22 VCC2_5<22	M33 L29 H33 AN26 AN18 AN18 AN14 AN10 AN10 AN13 AJ23 AJ20 AJ27 AJ14 AJ11 AF33 AJ20 AJ17 AJ14 AJ11 AF33 AE10 AD33 AD29 AD25 AD20 AD15	Mb GNI G4 GNI LB GNI J3 GNI K8 GNI H2 GNI H2 GNI H2 GNI H2 GNI AK1 GNI AG13 GNI AC13 GNI AF2 GNI AK1 GNI AG13 GNI AL7 GNI AL60 GNI AL7 GNI AL7 GNI AL4 GNI AH4 GNI AH4 GNI AH4 GNI	$\begin{array}{c} \langle 333\rangle \\ \langle 323\rangle \\ \langle 332\rangle \\ \langle 330\rangle \\ \langle 230\rangle \\ \langle 230\rangle \\ \langle 230\rangle \\ \langle 330\rangle \\ \langle 230\rangle \\ \langle 330\rangle \\ \langle 330$	ND<108> AC14 ND<106> AC14 ND<102> AB23 ND<102> AA34 ND<109> A73 SND<98> A31 SND<98> A31 SND<98> A11 SND<92> D25 SND<92> R16 SND<92> L19 SND<95 L19	C1 GND<183> B7 GND<182> B29 GND<181> B29 GND<180> B29 GND<179> B29 GND<177> B19 GND<177> B16 GND<177> B17 GND<177> B18 GND<177> B19 GND<177> B10 GND<177> B13 GND<177> B14 GND<177> B15 GND<177> B16 GND<177> AN5 GND<177> AN5 GND<177> AN13 GND<177> AN27 GND<170> AN19 GND<168> AN19 GND<166> AN19 GND<166> AM26 GND<166> AM26 GND<166> AM27 GND<166> AM283 GND<163> AM29 GND<162>	GND<258> R1 GND<257> R1 GND<255> P23 GND<255> P23 GND<255> P19 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> P15 GND<252> N28 GND<2240> N24 GND<244> N5 GND<244> M30 GND<244> L33 GND<244> L32 GND<245> K28 GND<224> K28 GND<238> K20 GND<237> K18
Ð	Y1 VCC1-5- T1 VCC1-5- M1 VCC1-5- D1 VCC1-5- AD1 VCC1-5- (AD1 VCC1-5	CPU<22> CPU<21> CPU<21> CPU<21> CPU<21> CPU<210> CPU<20>	VCC2_5<14 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<5 VCC2_5<5 VCC2_5<5 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5<12 VCC2_5 VCC2_5<12 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2_5 VCC2	AD16 AD14 AD12 AB24 W23 AC19 AC17 AC15 AC15 AC15 AC15 AC13 AN23 AN23 AN4 R23 Y20 Y16 Y16 Y16 Y16 Y16 Y16 Y16 Y16 Y16 Y16	AG6 GNI F28 GNI J5 GNI AF9 GNI AF8 GNI D30 GNI G7 GNI AC8 GNI AK9 GNI AK9 GNI 	$\begin{array}{c} 11 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 $	SND< 86> L17 SND< 85> L13 SND 83> L11 SND 82 SND SND 81> J17 SND 80> B2 SND 78> W11 SND 76> U11 SND 76> U11 SND 76> U11 SOND 76> SOND SOND 76> U11 SOND 76> SOND SOND 76 SOND SOND 76 SOND SOND 76 SOND SOND 76 SOND SOND 200	AM17 AM14 GND<150> AM14 GND<159> AL33 GND<157> AL30 GND<155> AL27 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 GND<155> AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21 AL21	GND < 236 > K16 GND < 235 > K14 GND < 234 > J9 GND < 232 > J30 GND < 232 > J20 GND < 232 > J20 GND < 230 > J24 GND < 229 > J21 GND < 229 > J15 GND < 226 > J12 T OF 7 I C L20 . 10UF VCC1-2 1 c1496 - 100F 200 2 GND < 26 > C1496 - 100F 200 2 GND < 26 > C1496 - 100F 2 GND < 26 > C1496 - 100F - 2 GND < C1496 - 100F
		. 5	IC		VCCAHI1_2			$\begin{array}{c} \begin{array}{c} 1 \\ -\end{array} \\ -\end{array} \\ \begin{array}{c} 1 \\ -\end{array} \\ - 1 \\ -\end{array} \\ \begin{array}{c} 1 \\ -\end{array} \\ -\end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} 2 \\ -} \\ \end{array} \\ $	
	 ₽		7			ı الم ال			
			1		,	5		4	







2	1		
IRA_CBJ_R 108.00 109.00 100.00 100.00 100.00 IRA_CBJ_R 100.00 100.00 100.00 100.00 IRA_CBJ_R 100.00 100.00 100.00 100.00 IRA_CBJ_R 100.00 100.00 100.00 100.00			ם
101, 102, 173 CB(3) CB(3) CB(3) CB(3) CB(2) CB(2) CB(1) CB(2) A CB(2) A CB(2) A CB(2) A A CB(2) A A A D CB(2) A A A A A A A A A A A A A			С
			в
			Ĥ
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226	DOCUMENT NUMBER	PAGE REV 17	



۲	±	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		D
(CONN) (CONN) (CONN) (CONN) (CONN) (CONN) (CONN) (CONN) (CONN) (CONN)		С
IIE GND IIE GND IIE GND IIE GND IIE GND IIE GND IC=9, 101 IC=9, 101		В
R140 2 FMPTY 8.2K R139 2 FMPTY 8.2K R142 2 8.2K		A
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226	DOCUMENT NUMBER PAGE REV	



		2	1			
C	CBG R End Isolar instance CB5 R End Isola instance Isola instance CB4 R End Isola instance Isola instance Isola instance DOSB R End Isola instance Isola instance Isola instance DOSB R End Isola instance Isola instance Isola instance CB2 R End Isola instance Isola instance Isola instance CB1 R End Isola instance Isola instance Isola instance CB1 R End Isola instance Isola instance Isola instance				ם	
A CORPORATION W. CHANDLER BLVD DOCUMENT NUMBER PAGE REV 19 10 10 10 10 10 10 10 10 10 10	., 102, 173 CB<5 142 DDRA CB<5 135 DDRA CB<5 135 DDRA CB<3 173 D03<8 47 DDRA D03<8 51 DDRA CB<2 49 DDRA CB<2 49 DDRA CB<2 49 DDRA CB<2 49 DDRA	CONN			С	
A 1 R155 2 EMPTY 8.2K 1 R154 2 8.2K 1 R154 2 8.2K 1 R159 2 1 R159	116 124 124 6ND 132 6ND 132 6ND NC=9, 101 NC=9, 101 152 6ND NC=9, 101				В	
L CORPORATION DOCUMENT NUMBER PAGE REV W. CHANDLER BLVD DLER, AZ 85226 19	1 R155 8.2K 1 R154 8.2K 1 R159 8.2K EMPTY	С 2 С С МРТҮ 2 2			A	
	L CORPORA W. CHANI DLER, AZ	TION DLER BLVD 85226 2	OCUMENT NUMBER	PAGE REV 19		
_	8	7	б	5	4	3
---	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
	DDR CHANN	NEL A END T	ERMINATION			
ם	2 CAPS PE	R RPACK	911 10 10 10 10 10 10 10 10 10			
	RP235 RP235 RP235 RP235 RP235 RP235 RP235 RP235 RP235	RP234 RP234 RP234 RP234 RP2334 RP233 RP233 RP233 RP233 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP232 RP32 RP	к ^Б 232 кР232 кР232 кР231 кР231 кР231 кР231 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР230 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кР232 кр	RP230 RP220 RP220 RP220 RP220 NP220 NP228 NP228 NP228 NP228 NP228 RP228 NP228 RP228 NP228 RP228 NP228 RP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP228 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288 NP288	RP227 RP227 RP227 RP227 RP227 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP226 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP227 RP27 RP	$\frac{1}{8}$ $\frac{1}$
С	DO3Ø R DOS12 R DO29 R DOS17 R	DOSB R CBL R CBD R CB5 R CB5 R CB1 R CB1 R	DOS17 R MAR R DOSR R DOSR R DOSL R DOSL R DOSS R DOSS R	MALLEN MASAR MASAR MAR MENR MALNR CASNR MASAR	DQ62 R DQ51 F R DQ57 R DQ54 R DQ54 R DQ34 R DQ34 R DQ38 R DQ38 R	МА4 R МАЗ R D026 R CB5 R D031 R MA8 R D023 R
	1.705 1.864 (<u>BI</u> 1.705 1.864 (<u>BI</u> 1.705 1.864 (<u>BI</u>	E 1.172 1005 E 1015 E 1005 E 1			00 1777 1665 BI 01 1777 1665 BI 01 1778 1665 BI 01 1778 1665 BI 01 1778 1665 BI 01 1778 1666 BI 01 1778 1666 BI 01 1778 1666 BI 01 1778 1666 BI	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	11 6061 11 9061	11 COB1 11 COB1	5 200-5 5 200-5 11 20021 11 70021 11 70021 11 20021	11.0021 11.0021 11.0021 11.0021 11.0021 11.0021 11.0021	11 7081 11 2081 11 2081 11 2081	11 9061 11 9061 11 9061 11 9061
В						
				الأسلام الله الله الله الله الله الله الله ا		
	а и и и и и и и и и и и и и и и и и и и					
A	ен по59 ен по59 ен по53 ен по53 ен с52 N ен с53 N ен с53 N	е по44 е по46 е по35 е по35 е по22 е по22 е по18 е по311	е по45- е по45- е по27 е кв 22 е по27 е по32	И 1035 И 1033 А П033 А МАЯ R И СВЗ R И СВЗ R И ВАІ R И ВАІ R И ВАІ R	ив поз9 ив вед R ие по42 ие по42 ие по43 ие по25 ие по28	А МАБ К В ПОЗ К В ПОЗ 1 В ПОЗ 1 В ПОЗ К В ПОЗ К В ПОЗ В
	26 1805 1705 1805 1705 1805 1705 1805 1705 1805 1705 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1705 1707 1805 1707 1805 1705 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1707 1805 1705 1705 1805 1705 1805 1705 1805 1705 1805 1705 1805 1705 1805 170					
	19.1 19.1 19.1 19.1 19.1	16. 19. 19. 19. 19. 19. 19. 19. 19. 19. 19	101 181 192 198 198 198 198 198 198 198 198 198 198	91 91 92 91 93 93 94 94 95 95 95 95 95 95 95 95 95 95 95 95 95	24 24 191 192 192 192 192 192	• • • • • • • • • • • • • • • • • • •
	8	7	6	5	4	3



r	8	7		6		5		4		З	
		DD	R CHA PL	ANNEL Lace n	B SEI Ear 1	RIES ⁻ d I M	TERMI M	NATIO B-1	\searrow		
D											
	DDRB D0517 DDRB D058 DDRB CB1 DDRB CB2 DDRB CB2 DDRB CB3 DDRB CB3 DDRB CB3	DDRB D033 DDRB D037 DDRB D036 DDRB D035 DDRB D037 DDRB D057 DDRB D0516 DDRB D0516	DRB D063 DDRB D059 DDRB D059 DDRB D062	DDRB D056 DDRB D058 DDRB D054 DDRB D0515	DDRB DQ51 DDRB DQ60 DDRB DQ55	DDRB D048 DDRB D052 DDRB D053 DDRB D053 DDRB D053	DDRB DQ47 DDRB DQ43 DDRB DQ46 DDRB DQ46 DDRB DQ42	DDRB DOS14 DDRB DOS5 DDRB DO41 DDRB DO45	DDRB DOS13 DDRB DO38 DDRB D034 DDRB D034 DDRB D0S4	DDRB D044 DDRB D040 DDRB D035 DDRB D035 DDRB D039	DDRB CB5 DDRB CB4 DDRB DQ31 DDRB DQ31 DDRB DQ27
	RP88 RP88 RP88 RP88 RP88 RP66 RP66 RP66		RP69 RP69 RP69 RP69 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP69 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 I 8 RP66 RP66 I 8 RP66 RP66 RP66 RP66 RP66 RP66 RP66 RP	RP70 10 RP70 10	RP71 ~ 10 RP71 ~ 10 RP71 ~ 10 RP71 ~ 10 RP71 ~ 10 RP71 ~ 10	RP72 RP72 RP72 RP72 RP72 RP72 RP72 RP72	RP73 4 RP73 10 RP73 10 RP73 10 RP73 10 RP73 10 RP73 10 RP73 10	S S 4 RP74 10 10 RP74 2 2 RP74 2 10 RP74 10 10 RP74 10 10	RP75 RP75 RP75 RP75 RP75 RP75 Image 1 RP75 RP75 RP75 RP75 RP75 RP75 RP75 RP75	RP76 4 RP76 3 RP76 3	S 4 RP77 10 RP77 10 RP77 10 RP77 10 RP77 10 RP77 10
С	DDRB D0S17 R DDRB D0SB R DDRB CB1 R DDRB CB2 R DDRB CB3 R DDRB CB3 R DDRB CB5 R	DDRB D033 R DDRB D037 R DDRB D035 R DDRB D037 R DDRB D037 R DDRB D037 R DDRB D057 R DDRB D057 R	A BENN BAUT	DDRB DQS6 R DDRB DQS6 R DDRB DQ54 R DDRB DQ51 R	DDRB D051 R DDRB D060 R DDRB D055 R	DDRB D048 R DDRB D052 R DDRB D053 R DDRB D053 R	DDRB D047 R DDRB D043 R DDRB D045 R DDRB D045 R	DDRB DOS14 R DDRB DOS5 R DDRB DO41 R DDRB DO45 R	DDRB DQS13 R DDRB DQ38 R DDRB DQ34 R DDRB DQ34 R	- DDRB D044 R - DDRB D040 R - DDRB D035 R - DDRB D039 R	DDRB CB5 R DDRB CB4 R DDRB D031 R DDRB D031 R
			TE ALLE ALLE ALLE ALLE ALLE ALLE ALLE AL							b 2305 2205 d EL 148 148 148 148 148 148 148 148 148 148	
	2.403.231 2.403.231 2.404.540 2.666.541 2.666.541 2.666.541	26547 340 26547 340 26545 340 26545 340 2654 340 2654 340	2557 240 2557 241 2557 241 2557 240	2548 240 25C6 240 2548 240 2548 240	2956 241 2956 241 2956 241 2558 241	2594 240 2594 240 2594 240 2594 240	2566 241 2866 241 2566 241 2566 241	2655 240 2655 240 2655 240 2656 240	2564 240 2564 240 2564 240 2564 240		
В										$ \begin{array}{c} & 4 & \text{DRB D016} \\ 1 & 1 & \text{DRB D020} \\ & 3 & \text{DRB D020} \\ & 1 & \text{D1RB D011} \\ & 1 & \text{D1RB D010} \\ & 1 & \text{D1RB D010} \end{array} $	\lambda \u00e4
			2.5V 4					2.	5V A	RP82 RP82 RP82 RP82 RP82 RP82 RP82 RP82	
A					12000F C734+ N_0200F	ц байт С772 + 1 айт 1 + 1 айт	C770++	C768 + N 200 F N 200 F C767 + C766 +		ллкв по16 к ллкв по26 к ллкв по11 к ллкв по11 к	NDRB NGSI R NDRB DQ12-R NDRB DQ9-R NDRB DQ8-R
	$\begin{array}{c c} & & & & \\ & & & & \\ & & & & \\ & & & & $; Placi 	E 100UF	CAPS SURR	ROUNDING	CHAN B DII	÷ MMS		
	0.1 UF BACKSI 6 CAPS BETWEE	DE OR FRONTSIDE CAPS	6 6	CAD DI	NOTE: RECT A D 2 VI	ALL CAF ITTACHME AS TO G	PS SHOUL NT TO 2 ND	_D HAVE 2.5V PLA	NE,	2461 2404 23 2961 2404 23 2961 2404 23 2963 2404 23	2012 2404 23 2012 2404 24 2012 2404 20 2012 2404 20 2000 2000 20000000000000000000
L	0	7									CHAN





10 10 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 2003 200						ם
Ø2, 173 CB<5, 142 DDRB C	Z O D O					С
						В
	R169 2 8. 2K R168 2 R168 2 R166 2 R165 2 B. 2K R165 2 B. 2K	Υ Y				A
_ CORPORA W. CHANDI DLER, AZ {	TION _ER BLVD B5226 2	DOCUMENT	NUMBER 1	PAGE 22	REV	



2			1			
10.58 R 11.0 200 400 CB3 R 10.500 200 400 CB2 R 10.0 200 200 500 CB1 R 10.0 200 200 200 CB2 R 200 200 200 200 CB2 R 200 200 200 200		1				D
(CONN) (2014) (102, 173 (102, 173 (102, 173 (102, 173 (102, 173 (102, 173 (102, 173 (102, 102, 102, 102, 102, 102, 102, 102,						С
						В
П 1 R171 2 8.2К 1 R179 2 Емртү 8.2К 1 R173 2 8.2К						A
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226	DO	CUMENT	NUMBER	PAGE 23	REV	
2			1			



2			1		
URE CBC R URE CBC R URE CBC R URE CBC R URE 1058 R URE 1058 R URE CB3 R URE CB3 R URE CB1 R URE					D
101, 102, 173					С
T T T T T T T T T T T T T T					в
2 1 R189 8.2k 2 1 R197 8.2k 2 1 R191 8.2k 1 R191 8.2k EMP1	La bu				A
_ CORPORATION W. CHANDLER DLER, AZ 8522 2	I DO BLVD 26	CUMENT N	NUMBER PI	AGE RE	V

	8	7	Б	5	4	З
	DDR CHAN	NEL B ENI) TERMINA	FION 2 caps per	R RPACK	
D	1 1 1 1 					
с	a same atom (BI) DIRB (BI) RP255 a same atom (BI) DIRB MA1 RP255 a same atom (BI) DIRB MA1 RP255 a same atom (BI) DIRB MA2 RP256 a same atom (BI) DIRB MA2 RP256 a same atom (BI) DIRB (BI) RP276 a same atom (BI) DIRB (BI) RP2 RP256 a same atom (BI) DIRB (BI) RP2 RP276 a same atom (BI) DIRB (BI) RP276 a same atom (BI) DI) A same atom (BI) A same atom (BI)	7 7387 2366 V 39. 2 7 258 266 V 39. 2 7 258 267 39. 2 7 259 267 39. 2 7 259 267 39. 2 7 259 29. 2 2 2 2 259 29. 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	estina and store (EL) INICH IN0.47 R RP2559 estina and store (EL) INICH IN0.43 R RP2559 estina and store (EL) INICH IN0.46 R RP2559 estina and store (EL) INICH IN0.42 R RP2559 estina and store (EL) INICH IN0.42 R RP2559 estina and store (EL) INICH IN0.42 R RP2569 estina and store (EL) INICH IN0.45 R RP2569 estina and store (EL)	a mag and store (BI) DIDRB DOS14 R P261 39.2 a mag and store (BI) DIDRB DOS14 R P261 39.2 a mag and store (BI) DIDRB DOS14 R P261 39.2 a mag and store (BI) DIDRB DOS5 R P261 39.2 a mag and store (BI) DIDRB DOS5 R P261 39.2 a mag and store (BI) DIDRA CS4 N R P262 39.2 a mag and store (BI) DIDRA CS5 N R P262 39.2 a mag and store (BI) DIDRA CS5 N R P262 39.2 a mag and store (BI) DIDRA CS5 N R P262 39.2 a mag and store (BI) DIDRA R R P262 39.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 20.2 <td< th=""><th>a induitra i</th><th>4394 284 2101 B 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 <</th></td<>	a induitra i	4394 284 2101 B 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 <
В		C: 10F1 C: 10F2 C: 10F3 C: 10F1 C: 10F	C 10F C 10F	C1634 C1034 C1015 C1015 C1015 C1017 C1017 C1017 C1017 C11578 C1578		74 75 75 75 75 75 75 75 75 75 75 75 75 75
A	R FOR SARE SLOT EN LINER DOS LS R R 2 4 39. 2 R FOR SARE SLOT EN LINER DOS R R 2 4 39. 2 R FOR SARE SLOT EN LINER DOS R R 2 4 39. 2 R FOR SARE SLOT EN LINER R 2 4 39. 2 R FOR SARE SLOT EN LINER R 2 4 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 39. 2 R FOR SARE SLOT EN LINER R 2 5 3 30. 2 R FOR SARE SLOT EN LINER R 2 5 3 30. 2 R FOR SARE SLOT EN LINER R 2 5 3 30. 2 R FOR SARE SLOT EN LINER R 2 5 3 30. 2 R FOR SARE SLOT EN LINER R 2 5 3 30. 2 R FOR SARE SLOT EN LINER R 2 5 3 30	RP253VV39.2 8 300 2010 2017 RP252VV39.2 8 300 2010 2017 RP252VV39.2 8 300 2010 2018 D037 RP252VV39.2 8 300 2010 2018 D036 RP252VV39.2 8 300 2010 2018 D032 RP252VV39.2 9 300 2010 2018 D032 RP252VV39.2 9 300 2010 2018 D05 RP251VV39.2 9 300 2010 2018 RP251VV39.2 9 200 2018 RP251VV30.2 9 200 20	A FIGURA SERVICION (EL LA CONTRA DA LA LA CONTRA DA LA CONTRA	13 380 380 101 EI IDIRE CB3 R R 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 <th>77 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7</th> <th>A REAL REAL REAL REP246 39.2 REP246 39.2 REP247 39.2 R</th>	77 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	A REAL REAL REAL REP246 39.2 REP246 39.2 REP247 39.2 R
Ĺ	8	390 540 540 540 540 540 540 540 540 540 54		24 24 24 24 24 24 24 24 24 24 24 24 24 2		<u>х х х х х с СНАР</u> З





2			T			
• IN 34	-2 16 3683					а
						С
						в
JP25 PROTOCOL NO JUMPER PCI-X JUMPER PCI-X PIN 1-2 PCI-X PIN 2-3 PCI PIN 2-3 PCI PIN 2-3 PCI PIN 2-3 PCI	MAX FREC 133MHZ 100MHZ 66MHZ 33MHZ 100 100 100 100 100 100 100 10					A
DI INZ DLV _ CORPORATION W. CHANDLER B DLER, AZ 85226 2		CUMENT	NUMBER	PAGE 26	REV	

	8	7	6	5	4	З	2	1	
D		P64H2_1_PB_AD<63	AB1 PBAD<53> Y1 PBAD<62> W1 PBAD<62> W1 PBAD<60> U2 PBAD<50> U2 PBAD<50> U3 PBAD<57> U7 PBAD<56> U7 PBAD<56> U7 PBAD<56> U7 PBAD<56> V7 PBAD<56> V7 PBAD<56> V7 PBAD<57> V7 PBAD<56> V7 PBAD<57> V7 PBAD<56> V7 PBAD<57> V7 PBAD<56> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> V7 PBAD<57> PBAD<57> V7 PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD<57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> PBAD 57> P	U14 P64H2A PBPCIXCAP W9 P64H2_1_ PBM66EN AC5 P64H2_1_ PBACK64* V3 P64H2_1_ PBREQ64* P44P21 PB_133EN H6 PBGNT*<5> G4 P64H2_1_ PBGNT*<4> H5 P64H2_1_ PBGNT*<4> H5 P64H2_1	VCC3 2 2 2 2 2 2 2 2 2 2 2 2 2	85			ם
С		$\begin{array}{c} 53\\ 54\\ 53\\ 52\\ 52\\ 51\\ 50\\ 49\\ 49\\ 48\\ 47\\ 48\\ 47\\ 46\\ 45\\ 44\\ 43\\ 42\\ 44\\ 43\\ 42\\ 44\\ 43\\ 63\\ 39\\ 38\\ 37\\ 38\\ 37\\ 36\\ 35\\ 34\\ 33\\ 33\\ 33\\ 33\\ 33\\ 32\\ 532\\ 53\\ 32\\ 532\\ 5$	13 PBAD(534) T4 PBAD(524) T6 PBAD(52) T7 PBAD(52) R2 PBAD(50) R3 PBAD(49) R5 PBAD(48) R6 PBAD(42) P1 PBAD(42) P2 PBAD(42) P3 PBAD(42) P1 PBAD(42) P2 PBAD(42) P3 PBAD(42) P4 PBAD(42) P5 PBAD(42) P4 PBAD(43) P5 PBAD(43) N3 PBAD(43) N4 PBAD(42) N4 PBAD(33) M3 PBAD(35) M3 PBAD(35) M3 PBAD(34) M3 PBAD(34) M3 PBAD(33) M5 PBAD(34) M5 PBAD(32) M5 PBAD(32) M5 PBAD(32)	PBGNT*<(2) Hi PBGNT*<(2) Hi PBGNT*<(2) J5 P64H2_1_ PBGNT*<(2) J2 P64H2_1_ PBREQ*<(3) H2 P64H2_1_ PBREQ*<(3) H2 P64H2_1_ PBREQ*<(3) H2 P64H2_1_ PBREQ*<(4) J3 P64H2_1_ PBREQ*<(4) J3 P64H2_1_ PBREQ*<(4) J3 P64H2_1_ PBREQ*<(4) K7 P64H2_1_ PBREQ* A88 P64H2_1_ PBPERR* W7 P64H2_1_ PBTRDY* AA89 P64H2_1_ PBTRDY* AA99 P64H2_1_ PBTRDY* AB8 P64H2_1_ PBTRDY* AB9 P64H2_1_ PBTRDY* AB9 P64H2_1_ PBTRDY* AB9 P64H2_1_ PBC/BE* AC2 P64H2_1_ PBC/BE*< A22 P64H2_1_ PBC/BE*< Y2 P64H2_1_	PB_GNT1_N 9707 PB_GNT0_N 9905 PB_REQ5_N 9402 PB_REQ3_N 944 PB_REQ1_N 944 PB_RER_N 944 PB_RER_N	CS CS CS CS CS CS CS CS CS CS			с
в		$\begin{array}{c} 31 \\ 30 \\ 29 \\ 28 \\ 27 \\ 26 \\ 25 \\ 24 \\ 23 \\ 22 \\ 21 \\ 20 \\ 19 \\ 18 \\ 17 \\ 16 \\ 17 \\ 16 \\ 15 \\ 14 \\ 13 \\ 12 \\ 11 \\ 10 \\ 0 \end{array}$	AC13 PBAD<(31) AB13 PBAD<(30) Y13 PBAD<(20) W13 PBAD<(28) AB12 PBAD<(27) AA12 PBAD<(25) W12 PBAD<(25) V12 PBAD<(23) AC11 PBAD<(23) AA11 PBAD<(23) AA11 PBAD<(23) AA11 PBAD<(23) AA11 PBAD<(23) AA11 PBAD<(23) AA11 PBAD<(21) V11 PBAD<(20) AC11 PBAD<(10) ABAB PBAD<(15) AB10 PBAD<(15) AB10 PBAD<(15) AB6 PBAD<(14) AA66 PBAD<(12) V6 PBAD<(10) AD5 PBAD<(10)	PBC/BE*<4> V2 P64H2_1_ PBC/BE*<3> AD11 P64H2_1_ PBC/BE*<3> AD9 P64H2_1_ PBC/BE*<4> AC7 P64H2_1_ PBC/BE*<4> V5 P64H2_1_ PBC/BE*<4> V5 P64H2_1_ PBC/BE*<6> V5 P64H2_1_ PBPCLK0< K6 P64H2_1_ PBPCLK0< K6 P64H2_1_ PBPCLK0< K1 PBPCLK0 PBPCLK0 L7 P64H2_1_ PBPCLK0 L1 P64H2_1_ PBPCLK0 L1 P64H2_1_ PBRQ L3 D1 PBIRQ D1 P64H2_1_ PBIRQ C1 P64H2_1_ PBIRQ D1 P64H2_1_	PB_CBE4_N 342 3773 380 PB_CBE2_N 3763 380 PB_CBE1_N 3773 380 PB_CBE0_N 3783 380 PB_CBE0_N 3783 380 PB_PCLKI 33 PB_PCLK6 1 PB_PCLK6 1 PB_PCLK0_R 33 PB_PCLK0_R 33 PB_PCLK0_R 346 PB_PCLK0_R 3470 5945 PB_RST_N 000 PB_IR014 1 PB_IR012 1 PB_IR011 1	57 2 57 1/16₩ PLACE SERIES RESI 197 2 P64H2_1_PB_PCLK1 3 1 R998 2 P64H2_1_P1 33	ISTORS WITHIN 1 INCH OF ØE DUT 3703 B_PCLKØ_OUT 5995	54H2	в
A	FOR VALIDAT	В 7 6 5 4 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0	AAS PBAD(9) YS PBAD(8) AC4 PBAD(6) Y4 PBAD(6) Y4 PBAD(4) AD3 PBAD(3) AB3 PBAD(2) AA3 PBAD(1) W3 PBAD(0) 82870P2	PBIRQ<11) PBIRQ<10> F2 P64H2_1 PBIRQ<9> E2 P64H2_1 PBIRQ<8> D2 P64H2_1 PBIRQ<6> B2 P64H2_1 PBIRQ<3> E3 P64H2_1 PBIRQ<3> E3 P64H2_1 PBIRQ<3> E3 P64H2_1 PBIRQ<3> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<1> C3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> B3 P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBIRQ<0> P64H2_1 PBI	PB_IRQ11 N 3482 PB_IRQ10 3482 PB_IRQ9 3482 PB_IRQ7 3462 PB_IRQ5 N PB_IRQ1 3462 PB_IRQ1 3465 PB_IRQ1 3465 PB_IRQ1 3465 PB_IRQ5 N PB_IRQ5 3465 PB_IRQ5 3465 PB_IRQ6 N PB_IRQ5 3465 PB_IR04 N N 3465 PB_IR05 3465 PB_IR06 N N 3465 Soft N N N N N N N N N N N N N N N N N N N N N N N N N N N<	• 1 F 1 500 CHA	264H2 = 00MHZ PCI-X AND LAN CONT el corporation 0 w. chandler blyd NDLER, az 85226	# 1 SLOT ROLLER DCUMENT NUMBER PAGE REV 27	A
	8	· · · · · · · · · · · · · · · · · · ·	б	5	4	Э	2	1	





	8	7	6	5	4	3
ם		P54H2_2_PA_AD<530	V21 PAAD<63> AD20 PAAD<62> AC20 PAAD<61> AA20 PAAD<60> Y20 PAAD<59> V20 PAAD<59> V20 PAAD<58> AC19 PAAD<55> Y19 PAAD<55> Y19 PAAD<54>	U15 P64H2A PAPCIXCAP P22 P64H2_2_PA PAM66EN U20 P64H2_2_P PAACK64* AB22 P64H2_2_PA PAL133EN E23 P64H2_2_PA PAGNT*<5> E22 P64H2_2_PA PAGNT*<5> E22 P64H2_2_PA PAGNT*<5> E22 P64H2_2_PA PAGNT*<3> E23 P64H2_2_PA PAGNT*<3> E23 P64H2_2_PA PAGNT*<3> E23 P64H2_2_PA PAGNT*<3> E23 P64H2_2_PA	VCC3	
С		53 52 52 54 49 49 42 46 46 46 44 43 44 43 44 43 42 41 42 41 40 39 38 37 36 35 34 33 32 31 32 31 32 32 32 31 32 32 32 32 32 32 32 32 32 32 33 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 33 32 32 33 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33 33	AD18 PAAD<53> AB18 PAAD<52> AB18 PAAD<52> AA18 PAAD<50> AD17 PAAD<49> AD17 PAAD<49> AC17 PAAD<44> AA17 PAAD<44> AA17 PAAD<44> AC16 PAAD<44> AB16 PAAD<44> AB16 PAAD<44> Y16 PAAD<44> Y16 PAAD<44> AD15 PAAD<44> AD15 PAAD<43> AD15 PAAD<38> V15 PAAD<38> V15 PAAD<38> AD14 PAAD<33> AD14 PAAD<33> AD14 PAAD<33> F Y14 PAAD<31> F J20 PAAD<31>	PAGNT*<1> G22 PAGNT*<0> G29 PAREQ*<5> PAREQ*<5> PAREQ*<5> PAREQ*<2> PAREQ*<2> PAREQ*<2> G24 PAREQ*<2> G21 PAREQ*<2> G21 PAH2_2_PA PAREQ*<2> G21 PAH2_2_PA PAREQ*<2> G21 P64H2_2_PA PAREQ*<2> G21 P64H2_2_PA PAREQ*<2> G21 P64H2_2_PA PAPAR64 PAPAR64 PAPAR64 PAPERR* PAPERR* PASTOP* PAFRAME* PAFRAME* PAFRAME* PAFRAME* PAFRAME* PAC/BE*<5> C22 P64H2_2_PA PAPAR64 P20 P64H2_2_PA PAPAR64 P20 P64H2_2_PA PAPAR64 P21 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P22 P64H2_2_PA P24 P24 P24 P24 P24 P24 P24 P24		
В		29 28 27 25 23 22 21 22 21 22 21 22 19 18 17 16 15 14 13 12 11 10 9 8	N10 PHHD/302 K24 PAAD<28> K22 PAAD<28> K21 PAAD<220> K19 PAAD<220> L19 PAAD<220> L20 PAAD<220> M21 PAAD<220> M21 PAAD<20> M18 PAAD<18> M20 PAAD<16> M18 PAAD<16> T22 PAAD<16> T21 PAAD<16> T22 PAAD<12> U23 PAAD<10> M18 PAAD<10> PAAD<10> M21 PAAD<10> M22 PAAD<10> M23 PAAD<10> M24 PAAD<10>	HC / BE *< (2) Pite - 2 /	<u>-CBE2_N</u> <u>-CBE1_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> <u>-CBE0_N</u> </u></u>	PLACE SERIES RESISTOR WITHIN 1 INCH OF P64H2 R999 2 P64H2_2_PA_PCLKØ
A	FOR VAL JP31 JP32 NO NO JUMPER JUMPER JUMPER JUMPER JUMPER JUMPER JUMPER JUMPER JUMPER JUMPER	-7 -6 -6 -4 -3 -2 -1 -0 -1 -0 -1 -0 -1 -0 -1 -1 -1 -1 -2 -1 -1 -2 -1 -2 -1 -2 -1 -2 -2 -3 -4 -3 -5 -4 -3 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -3 -3 -4 -3 -3 -4 -3 -4 -3	w24 PAAD<7> V24 PAAD<5> AD23 PAAD<5> AC23 PAAD<3> Y23 PAAD<2> V23 PAAD<1> AC22 PAAD<2> V23 PAAD<2> PAAD<2 PAAD<2>	PAIRQ(9) PAIRQ(8) PAIRQ(7) PAIRQ(7) PAIRQ(7) PAIRQ(5) D6 P64H2_2_PA PAIRQ(5) D6 P64H2_2_PA PAIRQ(4) D6 P64H2_2_PA PAIRQ(3) B6 P64H2_2_PA PAIRQ(2) A6 P64H2_2_PA PAIRQ(2) B7 P64H2_2_PA PAIRQ(0) B7 P64H2_2_PA PAIRQ(0) B7 P64H2_2_PA PAIRQ(2) A6 P64H2_2_PA PAIRQ(2) A6 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) D7 P64H2_2_PA PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(1) PAIRQ(IRQB IRQB IRQ7 IRQ6 IRQ5 IRQ5 IRQ5 IRQ4 IRQ4 IRQ2 IRQ1 IRQ2 IRQ1 IRQ2 IRQ1 IRQ2 IRQ5 IRQ2 IRQ5 IRQ5 IRQ5 IRQ5 IRQ5 IRQ5 IRQ5 IRQ5	INTEL 5000 CHANI
	8	7	6	5	4	3
•		· ·	· -			



	8 7	б	5	4	З	2	1	
D	P64H2_2_PB_AD<630 BI ####################################	₩ P64H2A AD<63> PBPCIXCAP AD<63> PBM66EN AD<61> PBACK64* AD<60> PBRE064* AD<59> PB_133EN AD<58>	W9 P64H2_2_PB_PCIXCAP AC5 P64H2_2_PB_M66EN V3 P64H2_2_PB_ACK64_N AD2 P64H2_2_PB_RE064_N H6 P64H2_2_PB_133EN	VCC3	• 	9966 3982 3982 4882 4188		ם
С	57 U5 PB 556 U7 PB 553 T1 PB 533 T4 PB 53 T6 PB 551 T7 PB 52 T6 PB 550 R2 PB 49 R3 PB 443 P1 PB 45 P1 PB 443 P4 PB 443 P5 PB 442 P7 PB 440 N4 PB 39 N6 PB 36 M3 PB 35 M3 PB 34 M5 PB	AD ST PBGNT* PBGNT* AD ST PBGNT* PBGNT* AD PBGNT* PBFEQ* PBFEQ* AD PBREQ* PBREQ* PBREQ* PBREQ* AD AD PBREQ* PBFEQ* PBFEQ* PBFEQ* AD AD PBREQ* PBFEQ*	G4 P64H2_2_PB_GNT5_N H5 P64H2_2_PB_GNT3_N H3 P64H2_2_PB_GNT3_N H1 P64H2_2_PB_GNT3_N J1 P64H2_2_PB_GNT1_N J2 P64H2_2_PB_GNT0_N G3 P64H2_2_PB_RE05_N H4 P64H2_2_PB_RE03_N H4 P64H2_2_PB_RE03_N J5 P64H2_2_PB_RE03_N H4 P64H2_2_PB_RE03_N J5 P64H2_2_PB_RE02_N J5 P64H2_2_PB_RE03_N H2 P64H2_2_PB_RE03_N J5 P64H2_2_PB_RE03_N K7 P64H2_2_PB_RE04_N K7 P64H2_2_PB_RE04_N AR8 P64H2_2_PB_PAR AA8 P64H2_2_PB_SERR_N AA8 P64H2_2_PB_SERR_N AA9 P64H2_2_PB_IRDY_N AB9 P64H2_2_PB_RAME_N AB9 P64H2_2_PB_RAME_N AC8 P64H2_2_PB_RAME_N AC8 P64H2_2_PB_RAME_N AC8 P64H2_2_PB_RAME_N	3256 3200 4407 3857 3877 3877 3872 3873 3874 3874 3875 3874 3874 3874 3874 3874 3874 3874 3874 3874 3874 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 3974 <t< th=""><th></th><th>P34 P34 PR PR PR PR PR PR PR PR PALIDATION PROTOCOL PROTOCOL PROTOCOL PROTOCOL PROTOCOL PR</th><th>ONLY ot a-d x freq</th><th>С</th></t<>		P34 P34 PR PR PR PR PR PR PR PR PALIDATION PROTOCOL PROTOCOL PROTOCOL PROTOCOL PROTOCOL PR	ONLY ot a-d x freq	С
В	33 L1 PB 32 L2 PB 31 AC13 PB 30 AB13 PB 29 Y13 PB 28 W13 PB 25 W12 PB 22 AA12 PB 22 AA11 PB 21 Y11 PB 22 AA11 PB 23 AC11 PB 24 V12 PB 22 AA11 PB 21 Y11 PB 22 AA11 PB 18 AB10 PB 15 AD6 PB 15 AD6 PB 13 AA6 PB 11 V5 PB	AD(333) PBC/BE*(6) AD(32) PBC/BE*(5) AD(31) PBC/BE*(3) AD(29) PBC/BE*(2) AD(29) PBC/BE*(2) AD(20) PBC/BE*(2) AD(20) PBC/BE*(2) AD(20) PBC/BE*(2) AD(20) PBC/BE*(2) AD(20) PBC/BE*(0) AD(22) PBC/BE*(0) AD(22) PBPCLK0(6) AD(22) PBPCLK0(5) AD(20) PBPCLK0(3) AD(21) PBPCLK0(2) AD(10) PBPCLK0(3) AD(10) PBPCLK0(3) AD(10) PBPCLK0(1)	AA2 P64H2_2_PB_CBE6_N Y2 P64H2_2_PB_CBE5_N Y2 P64H2_2_PB_CBE5_N W2 P64H2_2_PB_CBE5_N AD11 P64H2_2_PB_CBE3_N AD9 P64H2_2_PB_CBE2_N AC7 P64H2_2_PB_CBE1_N V5 P64H2_2_PB_CBE0_N V5 P64H2_2_PB_PCLK1 K6 P64H2_2_PB_PCLK6_1 K3 33 K1 P64H2_2_PB_PCLK3_R L7 P64H2_2_PB_PCLK4_R L4 P64H2_2_PB_PCLK0_R G2 P64H2_2_PB_RST_N F1 P64H2_2_PB_IR015 E1 P64H2_2_PB_IR014 D1 P64H2_2_PB_IR014	BI 9807 987 987 489 4101 9504 987 993 493 993 493 993 493 993 493 993 493 993 493 993 9	ERIES RESISTORS 1 INCH OF P64H2 1 R1000 2 33 1 R1001 2 33 1 R1002 2 33 1 R1002 2 33 1 R1003 2	IMPER JUMPER PCI-X E NO JUMPER PCI E JMPER JUMPER PCI E JMPER JUMPER PCI E JMPER JUMPER PCI E P64H2_2_PB_PCLK3 OUT E P64H2_2_PB_PCLK1 OUT P64H2_2_PB_PCLK1 OUT E P64H2_2_PB_PCLK1 OUT	4603 3993	в
A	11 VB PB 10 AD5 PB 9 AA5 PB 8 Y5 PB 7 AC4 PB 6 AB4 PB 4 AH4 PB 4 AH3 PB 2 AB3 PB 0 AA5 PB 2 AB3 PB 0 W3 PB 0 W3 PB 0 AA5 PB	AD<11> PBIRQ<13 AD<10> PBIRQ<12> AD<9> PBIRQ<11> AD<9> PBIRQ<11> AD<8> PBIRQ<10> AD<7> PBIRQ<9> AD<6> PBIRQ<9> AD<6> PBIRQ<6> AD<5> PBIRQ<6> AD<2> PBIRQ<6> AD<2> PBIRQ<5> AD<2> PBIRQ<5> AD<2> PBIRQ<1> AD<2> PBIRQ<1> AD<2> PBIRQ<2> PBIRQ<2> AD<2> PBIRQ<2> AD<2> PBIRQ<2> PBIRQ<2> AD<20 PBIRQ<2> PBIRQ<2> AD<20 PBIRQ<2> PBIRQ<2<	DI P64H2_2_PB_IR013 C1 P64H2_2_PB_IR013 B1 P64H2_2_PB_IR011 F2 P64H2_2_PB_IR010 E2 P64H2_2_PB_IR03 D2 P64H2_2_PB_IR08 C2 P64H2_2_PB_IR07 B2 P64H2_2_PB_IR07 B2 P64H2_2_PB_IR06 A2 P64H2_2_PB_IR06 F3 P64H2_2_PB_IR03 D3 P64H2_2_PB_IR03 D3 P64H2_2_PB_IR03 D3 P64H2_2_PB_IR03 D3 P64H2_2_PB_IR01 B3 P64H2_2_PB_IR00 Y8 P64H2_2_PB_PLOCK_N	3602 4105 3602 4105 3602 4005 3602 4005 3602 4005 3602 4005 3602 4005 3602 4005 3602 4005 3602 4005 3602 3005 3602 3005 3602 3005 3602 3005 3602 3005 3602 3005 3602 3005 3602 3005 3602 3005	33	OUT	3003	Ĥ
	8 7	6	5	4	GE INTE 5000 CHAN 3	5-MHZ SLOTS L CORPORATION W. CHANDLER BLVD DLER, AZ 85226	+ 2 2A-D DCUMENT NUMBER PAGE RE 31	ĒV



8	7	6	5	4	3	
1.8V A V9 VCC<2 R15 VCC<2 R14 VCC<2 R14 VCC<2 R14 VCC<2 R14 VCC<1 P15 VCC<1 P15 VCC<1 P14 VCC<1 P11 VCC<1 P10 VCC<1	U15 P64H2A 24> VCC3<49> WB 23> VCC3<48> W17 22> VCC3<46> W11 22> VCC3<46> W11 22> VCC3<45> V7 23> VCC3<45> V7 29> VCC3<45> V7 29> VCC3<44> V19 8> VCC3<42> V13 7> VCC3<42> V13 5> VCC3<42> V10 19	GNDK 1589 GNDK 1599 GNDK 1	66666666666666666666666666666666666666	66666666666666666666666666666666666666		
N13 N12 VCC<1 M13 VCC<1 M12 VCC<1 L14 VCC<4 L15 VCC<1 L14 VCC<4 L14 VCC<4 L11 VCC<4 L14 VCC<4 L14 VCC<4 L11 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 L14 VCC<4 CCC<4 L14 VCC<4 CCC<4 CCC<4 VCC<4 CCC<4 VCC<4 CCC<4 VCC<4 CCC<4 VCC<4 VCC<4 CCC<4 VCC<4 CCC<4 VCC<4 VCC<4 CCC<4 VCC<4 CCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC<4 VCC VCC VCC VCC VCC VCC VCC VC	$\begin{array}{c ccccc} 4 & & & & & & & & & & & & & & & & & & $	K12 J122 GND J122 GND CND CND CND CND CND CND CND C				● HDZ GNU< 1 <>
→ F17 TPØ J13 VCC1_6 J12 VCC1_6 H13 VCC1_6 G9 VCC1_6 G16 VCC1_6 G15 VCC1_6 G14 VCC1_6 F16 VCC1_6 F13 VCC1_6 F14 VCC1_6 F15 VCC1_6 F12 VCC1_6 F13 VCC1_6 F10 VCC1_6	VCC3<22> NB VCC3<21> NB VCC3<20> N17 VCC3<19> N16 VCC3<19> N16 VCC3<19> MB VCC3<19> MB VCC3<16> M9 VCC3<16> M7 8<15> VCC3<15> M19 8<12> VCC3<12> L6 8<11> VCC3<10> J9 8<10> VCC3<10> J9 8<3> VCC3<6> J16 8<5> VCC3<5> H9 8<4> VCC3<3> H18 8<3> VCC3<3> H17 8<4> VCC3<3> H18 8<3> VCC3<3> H18 8<3> VCC3<1> H17 8<1> VCC3<1> H17 8<1> VCC3<1> H16					. 105
8287	70P2 IC					• - - - -
2	7	5	5	4	POWE Int 500 Cha	



1	8	7	6	5	4	З
	P64H2 -	#1 PCI BL	IS A PULL-	UPS	P64H2	2 #1 PCI BU
D	3687 2684 3673 2684 367 2694 367 2694 367 2694 367 2694 81 954H2_ 954H2_ 954H2_	VCC3 RP131 RP131 1.PA_CBE5_N 2 1.PA_CBE5_N 3 1.PA_CBE4_N 4 8.2K	2644 (BI)	VCC3 A RP120 1 RP120	arte 6985 3787 BI P64H2_1_PB 5965 3787 arca P64H2_1_PB 5965 3783 arca P64H2_1_PB 5965 3783 arca P64H2_1_PB	VCC3 RP138 <u>CBE7_N 2</u> <u>PAR64 3</u> <u>CBE6_N 4</u> 8.2K R4000
C	63 62 61 60 59 59 59 57 57 55	RP126 1 3 4 5 8.2K RP125 1 8.2K 8.2K 8.2K 8.2K 8.2K	2644 3555 2644 3556 2644 21_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF 264H2_1_PF	RP121 a_IR05 4 5 a_IR05 4 5 a_IR05 4 5 a_IR06 1 8 a_IR08 2 7 a_IR08 2 7 a_IR09 4 5 a_IR09 5 a_IR0	62 61 62 62 62 62 62 62 62 62 62 62 62 648	8.2K 5% R4001 8.2K 5% R4002 8.2K 5% R4003 8.2K 5% R4003 8.2K 5% R4003 8.2K 5% R4003 8.2K
	55 54 53 52 52 51 50 49 49 48	RP124 1 8 2 7 3 4 5 8.2K RP123 1 8.2K 8.2K 8.2K 8.2K	3667 2664 BI P64H2_1_P6 3667 2664 BI P64H2_1_P6 3667 2664 BI P64H2_1_P6_I 3667 2664 BI P64H2_1_P6_I 3667 2664 BI P64H2_1_P6_I	RP132 RAME_N 1 RD132 RAME_N 1 RD132 RDY_N 2 TOP_N 4 8.2K	0 55 54 53 55 56 51 37 36 32	RP146 1 2 3 4 5 8.2K RP147 1 8.2K RP147 1 4 5 5 8.2K 8.2K
В	47 46 45 44 44 44 44 44 44 41 40	RP130 1 2 3 4 5 8.2к RP129 1 8 2 7 5 4 5 5 8.2к 8 2 5 5 6 4 5 5 8.2к 8 8 2 5 5 6 5 5 6 5 5 6 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 6 5 5 5 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	3602 2604 BI P54H2_1_PA_P 3602 2604 BI P54H2_1_PA_P 3602 2604 BI P54H2_1_PA_P 3607 2604 BI P54H2_1_PA_R	RP133 <u>LOCK_N 2</u> <u>FRR_N 2</u> <u>FRR_N 4</u> 8.2K <u>RP134</u> <u>EQ64_N 1</u> <u>CK64_N 2</u> <u>FP134</u> <u>B124</u> <u>CK64_N 2</u> <u>FP134</u> <u>B124</u> <u>FP134</u> <u>FP134</u> <u>FP134</u> <u>FP134</u> <u>FP134</u> <u>FP135</u> <u>FR134</u> <u>FP135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR135</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR155</u> <u>FR1555</u> <u>FR1555</u> <u>FR15555</u> <u>FR1555555555555555555555555555555555555</u>	 47 44 45 45 46 46 48 42 41 40 	RP140 1 2 3 3 4 5 8.2k RP148 1 8.2k 8.2k 8.2k 8.2k
A	39 38 37 36 36 36 35 34 34 33 32	RP128 1 2 3 4 5 8.2K RP127 1 8.2K 8.2K 8.2K 8.2K	2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604 2604	RP135 EQ2_N 8 1 EQ1_N 7 2 EQ3_N 6 3 EQ4_N 5 4 8.2K RP119 RQ14 2 7 RQ12 3 7 RQ14 2 7 RQ12 3 5 66EN 4 5 5.6K 5% SM . 063W	43 33 34 P54H2_1	RP149 1 2 3 5 6 4 5 8.2K RP150 1 8.2K RP150 1 7 5 5 -PB_REQ0_N 4 8.2K
			2644 26442_1_PA_I 2654 B1 2654 B1 P64H2_1_PA_I P64H2_1_PA_I P64H2_1_PA_I P64H2_1_PA_I	$\begin{array}{c} RP9\\ R011 2 \\ R014 3 \\ R015 4 \\ B. 2k \\ 5\% \end{array}$	P64H2_1_	

З

P64H2_1_PA_AD<63..0>

- BI 2607 36A2 36A7 36C7









2	L L	
1	VCC 11224 1127 11 11 11 1224 1 1 1 1 1 2 1 2 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	D
	VCC3	С
$\begin{array}{c} -12 \forall PC \\ \downarrow \\ $	$2 \qquad 2 \qquad$	В
↓ PCIX SLOT P64H2 #1, IDSEL = AD REQ#/GNT# IRQ#<47> PCLK1	↓ 18 (100MHZ) PCI BUS B 18 = 1	A
CORPORATION W. CHANDLER BLVD DLER, AZ 85226	DCUMENT NUMBER PAGE REV	
	_	





2	I	
	VCC A C415 1 C416 1 C685 .1UF 22UF 2 2 1210	D
4186 4186 4180		С
$-12VPC$ $\downarrow CCC$ $\downarrow C419$ 2 $\downarrow C419$ 2 2 $+$ 1 2 2 $+$ 1	2 2 2 2 2 2 2 2 2 2 2 2 2 2	В
PCIX SLOT P64H2 #2, IDSEL = AI REQ#/GNT# IRQ#<47> PCLK1	÷ 28 (66MHZ) PCI BUS B)18 = 1	A
CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2	CUMENT NUMBER PAGE REV 39 1	









2	1	
		D
B_LDRQ1_N IN 5643 B_LFRAME_N IN 5646 0 ICH3_LAD ICH3_LAD 1 ICH3_LAD ICH3_LAD 1 ICH3_LAD ICH3_LAD 1 ICH3_PDDREQ ICH3_PDDREQ ICH3_PDDRCK_N ICH3_PDIORDY ICH3_PDIOR_N ICH3_PDIOR_N ICH3_PDICS1_N ICH3_PDCS3_N ICH3_PDA1 ICH3_PDA1	- 0 - BI - SSA5 55A7 55D3 56C7 78A7 - 0	0
ICH3_PDA0 IS 14 13 12 12 11 10 9 8 7 5 4 3 2 1 0 9 8 7 5 4 3 2 1 R390 4.7K 7K	VCC3	в
		ſ
_ CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2	DOCUMENT NUMBER PAGE REV 43 1	



1.8∨ Δ C1094 ¹ .1∪F 2 C1095 2 C1095
BY1_8 Δ 1_C1085 2 • vcc3 1.8v
L CORPORATION DOCUMENT NUMBER PAGE REV W. CHANDLER BLVD DLER, AZ 85226 2 1



2	1	
		D
		С
IDR_20 2 4 6 8 10 12		В
14 16 18 22 24 26 30 32 34 1DE_PRI_CBL 32 35 1CH3_PDA2 36 1CH3_PDA2 38 1CH3_PDCS3_N 40 1 1 1 1 1 1 1 1 1 1 1 1 1	L3 14 15 ICH3_PDD<150 BI 4384 4544 -DET BI 4396 4306 4302 N IN 4302	A
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2	DOCUMENT NUMBER PAGE REV 45 1	

	8	7	6	5	4	3	2	1	
D		ICH3 (P	ART 4 C)F 4)		- - D 1			Ľ
С		L3 K23 GND < 52 K22 GND < 51 K22 GND < 40 K21 GND < 48 K13 GND < 47 K11 GND < 47 K11 GND < 45 H19 GND < 45 H19 GND < 45 H19 GND < 44 G20 GND < 42 F22 GND < 42 F22 GND < 43 F22 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E19 GND < 38 E19 GND < 38 E18 GND < 38 E18 GND < 36 E17 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E19 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E18 GND < 38 E19 GND < 38 E18 GND < 38 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1	GND<104> A22 GND<103> AC13 GND<102> AC23 GND<101> AC8 GND<100> AC1 GND<100> AC1 GND<99> AB8 GND<99> AA20 GND<99> AA20 GND<98> AA22 GND<98> AA22 GND<98> AA22 GND<98> AA22 GND<97> AA20 GND<95> AA12 GND<95> AA12 GND<95> AA43 GND<92> Y8 GND<92> Y8 GND<90> W14 GND<89> W14 GND<88> W10 GND<85> V20 GND<85> V20 GND<83> T22		SAFE_MODE	ICH3_SAFE_MODE OUT 4396 ICH3_GNTA_N IN 4397 ICH3_GNTA_N IN 4397			c
в		D17 GND<30 D16 GND<29 D13 GND<28 D9 GND<27 C22 GND<26 C22 GND<26 C20 GND<24 C19 GND<22 C19 GND<22 C17 GND<22 C17 GND<22 C17 GND<22 C17 GND<22 C17 GND<20 C15 GND<19 C14 GND<19 C14 GND<10 B22 GND<15 B22 GND<15 B22 GND<15 B19 GND<12 B13 GND<10 SND<20 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 GND<12 C15 C15 C15 C15 C15 C15 C15 C15 C15 C15	GND<82> T20 GND<81> T4 GND<81> T4 GND<81> R23 GND<70> R21 GND<77> R3 GND<76> P22 GND<77> P3 GND<77> P20 GND<77> N23 GND<77> N23 GND<77> N23 GND<70> N14 GND<69> N13 GND<667> N10 GND<65> N10 GND<65> N12 GND<65> M20 GND<662> M13 GND<62> M13 GND<61> M12						E
A		B10 GND<8 B8 GND<7 A23 GND<5 A20 GND<5 A17 GND<4 A16 GND<2 A1 GND<2 A1 GND<1 T	GND<560> GND<59> GND<58> GND<58> GND<57> L14 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND<55> L12 GND GND GND GND GND GND GND GND	4485 <u>IN</u>	NO_REBOOT NO_REBOOT N JP7 1×2HDR 1 0 2 1 R399 2 2.2K ICH3_SPKR	1 R397 2 33 33 1 MMBT3904 1 R396 2 XSTR 68 1/16W 5% T EMPTY	VCC3	ZZER	F
					STRAP OPTIO	NS AND SPEAKE	R CIRCUITRY El corporation 2 W. chandler blyd Ndler, az 85226	DCUMENT NUMBER PF	AGE REV 46
, L	0				1				



2	1
T N I O	
_ING	VCC3
	Δ
4289 RT ICH3_PIRQH_($\frac{RP198}{\Delta} 8$
4283 BI ICH3_PIRQF_(
4203 BI ICH3_PIRQG_(<u>GPI04_3</u>
4283 BI ICH3_PIRQE_(<u>8.2K</u>
	RP199
A283 2895 OUT ICH3_PIRQH_N	
42893 3285 OUT ICH3_PIRQD_N	
47C7 4283	
	8.2K V V
12A7 BI	
42A7 BI ICH3_REQ1_N	7
42A7 BI ICH3_REQ4_N	<u> </u>
42A7 BI ICH3_REQ3_N	45
786 4287 BI ICH3_FRAME_N	
4287 47C4 OUT ICH3_REQØ_N	<u> </u>
4784 4287 OUT	<u>4</u> 5 8 .2K
	RESAS
4788 4287 OUT ICH3_TRDY_N	
4788 4287 OUT ICH3_STOP_N	<u> 2 </u>
47B4 42B7 OUT ICH3_DEVSEL	
4784 4287 OUTICH3_PLOCK_N	8.2K
4788 OUT PCI33_SDONE	
4788 OUT PCI33_SBO_N	2 ~ ~ ~ ~ •
47B4 42B7 OUT ICH3_PERR_N	<u> </u>
4784 4287 OUT	<u>4</u> 5 8 .2K
P64H2_1_PB_DE	RP204 VSEL_N 1 A A 8
4707 OUTPCI33_TMS	
ATCT OUT PCI33_TDI	3 10 5
97C3 27C4 OUT	SERR_N 4 5
	5.0
2	A A
37D3 27C4 BI	<u>REQ1_N 1 K51462</u> 8.2K 5%
_ CORPORATION D	OCUMENT NUMBER PAGE REV
W. CHANDLER BLVD	47
2	
<u> </u>	-



	8	7	Б	5	4	З
ם			vu NCC∃	B7 _ CFG15_RMD2 A6 _ CFG14_RMD1 E8 _ CFG13_RMD0 B9 _ CFG12_RMA14 E9 _ CFG12_RMA14 A7 _ CFG10_RMA15 B12 _ CFG(9)	U54 vcc3 6900 A vcc_I0<11> L5 vcc_I0<10> N9 vcc_I0<9> L12 vcc_I0<9> L12 vcc_I0<7> K13 vcc_I0<5> K11 vcc_I0<5> K11 vcc_I0<3> J8 vcc_I0<3> J8 vcc_I0<2> H7 vcc_I0<1> G8	
С			VCC3	P13 GPI04 P13 GPI07	VCC_IO <i> VCC_IO<Ø> G7 P<35> P12 P<34> R12 P<32> M11 P<32> M12 P<33> R11 P<32> M12 P<33> R11 P<20> R11 P<20> R11 P<20> R11 P<20> R10 P<20> R10 P<22> M10 P<22> L10 P<22> L10 P<22> L10 P<22> L10 P<22> L10 P<22> L10 P<22> R10 P<22> L10 P<22> L10 P<22> L10 P<22> L10 P<22> R10 P<22> L10 P<22> L10 P<22> L10 P<22> R10 P<22> L10 P<22> R10 P<22> L10 P<22> R10 P<22> R10 P<22 R10 P<22 R10 P<22 R10 P<22 R10 P<22 R10 P<22 R10 P<22 R10 P<22 R10 R10 R10 R10 R10 R10 R10 R10</i>	
В				F1Ø VCC_MEM<7'> G10 VCC_MEM<5> G11 VCC_MEM<4> G13 VCC_MEM<4> G14 VCC_MEM<2> K15 VCC_MEM<2> K15 VCC_MEM<2> VCC_MEM<2> VCC_MEM<2> K15 VCC_MEM<2> L9 VCC_MEM<0> B15 N/C<46> B15 N/C<45> C15 N/C<43> E15 N/C<42> F15 N/C<42> F15 N/C<42> B16 N/C<42>	P<113> R8 P<12> R8 P<12> M8 P<12> M8 P<12> M8 P<12> M8 P<12> M8 P<12> M8 P<10> L8 P<10> L8 P<30> P7 P<30> L7 P<30> P7 P<30> P13 P<313 P14 P<313 P14 P<313 P14 P<313 P14 P<31 P14 P<31 P14 P<31 P14 P<31 P14 P<31 P14 P<31 P14 <th></th>	
A				C16 N/C<38 D16 N/C<37 E16 N/C<36 F16 N/C<35 G16 N/C<32 H16 N/C<32 K16 N/C<32 K16 N/C<32 N16 N/C<29 B2 N/C<29 B2 N/C<26 D5 N/C<26	VP<10>P14 VP<9>T14 VP<9>T14 VP<9>R15 VP<7>L14 VP<6>M15 VP<5>P15 VP<4>N14 VP<3>M16 VP<2>P16 VP<2>P16 VP<2>P16 VP<2>T15 VP<0>N15 VP<0>R3 P3 P3 IC	
	8	7	6	VIC 5	E () 4	INTEL 5000 Chane

_ CORPORATION	DO	CUMENT	NUMBER	PAGE	REV
W. CHANDLER BLVD DLER, AZ 85226				49	
2			1		

A

В

D

2 1		
	2	1











2 1	
CAD NOTE: Lenghts must be > 3" routed length matched	D
CAD NOTE: BE > 3" ROUTED LENGTH MATCHED H_CLKINN DUT H_CLKINN DUT H_CLKINN DUT H_CLKINN DUT H_CLKI TTT CAD NOTE: IGHTS MUST BE > 3" ROUTED LENGTH MATCHED CPUI BCLKI TTT	U
$\begin{array}{c} CPUI_BCLK0 \\ 0 \\ 1 \\ 548 \text{ R547} \\ 9 \ 49.9 \\ 1 \\ 69 \\ 32 \\ 69 \\ 69 \\ 69 \\ 9 \\ 9 \\ 49.9 \\ 1 \\ 60 \\ 9 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 69 \\ 49.9 \\ 12 \\ 60 \\ 60 \\ 7 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10 \\ 10$	В
±	Æ
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2 1 DDUMENT NUMBER PAGE REV 54 1	_




2	1
	USBY3_3
DRESS IS 2E VCC3 1 R933 2 8.2K 1% SSAS 42A7	с
1 C885 1 C885 2 10F 10F 10F 10F 10F 10F 10F 10F	BB9 HUF W N R 3 B
	A
L CORPORATION DC W. CHANDLER BLVD DLER, AZ 85226 2	DCUMENT NUMBER PAGE REV 56 1







2	1
U79	иссз
SERRY CAD11 P64H2 1	PB SERR N
PERR* AF11 P64H2_1.	PB_PERR_N BI MA 1 R660 2 1
ZP_COMP W4ZP_COMP	24.9 1% R664 603 CH R664
	R938 603 CH C
TX_DATA<6> A6 TX_DATA<5> B6 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B6 B25 B7 B7 B7 B7 B7 B7 B7 B7 B7 B7 B7 B7 B7	Б03 1К 5% СН — 544EI_TESTВІ 5994
$\begin{array}{c c} \hline & & \\ \hline \\ \hline$	4 5 680 5% 580 5%
	25.000MHZ
RX_DATA<7> B11 RX_DATA<6> C11 RX_DATA<6> A10	
RX_DATA<4> D10 RX_DATA<3> A9 RX_DATA<3> B9	C1271 C1270
RX_DATA(1) D9 RX_DATA(0) A8 RC0 B13	
RBCI A12	
RX_ACTIVITY* X X_ACTIVITY* R4 LINK_AC LINK1Ø* R3	
LINK100* <u>R2 LINK100_</u> LINK1000* <u>R1 LINK1000_</u>	
XTAL1 <u>B4 XTAL1</u> XTAL2 <u>C4 XTAL2</u> REF <u>E3</u>	
MDI_0- <u>C1MDIO_N</u> MDI_0+ <u>C2MDIO</u> MDI_1- <u>D1MDI1_N</u>	BI 6188 2.49K 1% BI 6188 2.49K 1% BI 603 CH
MDI_1+MDI1 MDI_2MDI2_N MDI_2+MDI2	
MDI_3- F1MDI3_N MDI_3+ F2MDI3	
$\begin{array}{c} - & TMS UI JTAG_TR \\ & TRST * \\ \hline \\ 2 & OF 4 \end{array}$	<u>2 к 1</u>
IC	
R652	
L CORPORATION	
JLŁK, AZ 85226 2	1



	2			1			
N4 N3 M17 M16 M15 M14 M13 M12 M11 M12		U7 82544E 66 66 66 66	D N14 D N15 D N16 D N16 D N16 D P10 D P10 D P11 D P12 D P12 D P13	•			D
M4 M3 M1 L16 L14 L13 L14 L13 L14 L14 L13 L14 L14 N13 N12 L1 K15 K14 K132 K14 K132 K14 K132 K14 K132 K14 C26 C25	GND GND GND GND GND GND GND GND GND GND	66666666666666666666666666666666666666	ID P14 ID P15 ID P16 ID P17 ID R10 ID R12 ID R13 ID R14 ID R16 ID R17 ID R14 ID R14 ID R14 ID R14 ID R14 ID T12 ID T14 ID T15 ID T16 ID U13 ID U14 ID U14				С
C24 C21 C18 C16 C9 N11 C6 C3 B26 B25 B24 B12 B32 B24 B12 B32 B24 B12 A25 A24 A24 A24 A24 A21	GND GND GND GND GND GND GND GND GND GND	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	U24 W3 W24 AA3 AA3 AA4 AA3 AA4 AA4 <				В
HI	GND	GP GP GP GP GP GP GP GP GP GP GP GP GP G	10 HE3 10 AE23 10 AE24 10 AE24 10 AE25 10 AF2 10 AF2 10 AF25 10 AF25 10 AF25 10 AF26 4 C				A
L COR W. C DLER,	PORATI HANDLE AZ 85 2	ON D R BLVD 226	OCUMENT	NUMBER 1	PAGE 60	REV	

8	7	6	5	4	З	2	1
D	VCC3 $1 - C_{1623} + 1 - C_{1624} + C_{1625} + 1 - C_{1625} + 1 $	589 auF av NT 28			5991 IN LIN	IK_ACT_N IK_UP_N IK_UP_N CR68 IK_UP_N IK_UP_N	UCC3 1 R662 2 1K 5% 603 CH
B	3N 3	1 R670 49.9 12 2 2 2 2 2 2 2 2 2 2 2 2 2		$ \begin{array}{c} $		INK1000_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N INK100_N IN	C LAN_AGND BI BE BI VCC3 1 1 85651 300 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH 5% CH C C C C C C C C C C C C C C C C C C
Ĥ		7 K Do 71 49.9 49.9 1.2 1.2 1.2 603 2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.3 1.2 1.4 1.2 1.5 1.2 1.4 1.2 1.5 1.2 1.4 1.2 1.5 1.2 1.4 1.2 1.5 1.2 1.5 <	ц 1 1 1 1 1 1 1 1 2 500 2 500 2 500 2 500 500 1 1 1 1 1 1 1 2 500 500 500 1 500 500 500 500	AND CONNECTOR	1 2 B 4 (B 7 5 5 1 C 1 5 25 1 C 1 5 25 2 LAN_AGND (IN 100 51) INTE 5000 CHAN	CAD NOTE: CREATE A FLOOD WIT AROUND RJ45 CONNEC AROUND RJ45 CONNEC W. CHANDLER BLVD W. CHANDLER BLVD DLER, AZ 85226	H "LAN_AGND" TOR A DCUMENT NUMBER PAGE REV 61
8	7	б	5	4	З	2	1
			1	I		l	

	8	7	6	5	4	3	2	1	
D		305 54H2_2_PA_AD<17> 1 R579 2 300 1000 1 1 D575 2	■ <u>IN</u> <u>P64H2_2_PA_PCLKØ</u> ■ <u>IN</u> <u>P64H2_2_PA_GNTØ_N</u> <u>K676</u> <u>2</u> <u>1</u> <u>R674</u> <u>2</u>	AIC	U78 _7902A INTA* AB3 P64H2_2. INTA* AB3 P64H2_2. PREQ* AF1 P64H2_2. PREQ* AC15 P64H2_2. R4 AC15 P64H2_2. P64H2_2.	PA_IRQ0 PA_IRQ1 PA_REQ0_N PA_REQ0_N PA_ACK54_N PA_ACK54_N PA_ACK54_N PA_ACK54_N PA_ACK54_N PA_ACK54_N PA_ACK54_N PA_ACK54_N	SEE ADAPTEC [*] AIC-	7902	D
С	- 		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	P4 TDI AC17 AD<63> AD17 AD<62> AE17 AD<61> AF17 AD<60> AC18 AD<59> AD19 AD<56> AD19 AD<56> AD19 AD<55> AE19 AD<54> AC20 AD<51> AE20 AD<51> AF20 AD<50> AE21 AD<49> AE21 AD<47> AE22 AD<45> AE22 AD<45> AE22 AD<45> AE22 AD<445	REQ64* HD15 P64H2_2_F PAR64 AF16 P64H2_2_F FRAME* AD7 P64H2_2_F PAR AD9 P64H2_2_F PAR AD9 P64H2_2_F DEVSEL* AD8 P64H2_2_F STOP* AE8 P64H2_2_F STOP* AE8 P64H2_2_F SERR* AC9 P64H2_2_F CBE* AC16 P64H2_2_F CBE* AE15 P64H2_2_F CBE* AE16 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE29 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE19 P64H2_2_F CBE* AE19	H_REQ04_N B 300.4 \$36.6 PA_PAR54 B 306.4 \$36.6 PA_IRDY_N B 306.4 \$35.6 PA_IRDY_N B 306.4 \$35.6 PA_DARS B 306.4 \$35.6 PA_DARS B 306.4 \$35.6 PA_DEVSEL_N B 306.4 \$35.6 PA_DEVSEL_N B 306.4 \$35.6 PA_FRR_N B 306.4 \$35.6 PA_SERR_N B 306.4 \$35.6 PA_SER_N B 306.4 \$35.	DESIGN-IN HANDBO INFORMATION REGA SEEPROM IMPLIMEN 3.3 VOLT PAR UG4 AT93C46A_6 <u>3 DI</u> CS 004	OK FOR RDING TATION T ONLY VCC3 56	С
в		TO ASSIGN	43 42 41 40 39 38 37 36 35 31 32 31 29 28 27 26 27 28 27 25 24 23 23	AD23 AD AD AE23 AD AD AF23 AD AD AF23 AD AD AF24 AD AD AF24 AD AD AF24 AD AD AF26 AD AD AF25 AD AD AF26 AD AD AF25 AD AD AE25 AD AD AD26 AD AD AD25 AD AD AD26 AD AD AD26 AD AD AD26 AD AD AD27 AD AD AD2 AD AD AD2 AD AD AD3 AD AD AF3 AD AD AF4 AD AD AF4 AD< AD	MWE* T23 ROMCS* N23 BRDWE AB23 MA<18> N24 MA<16> T25 MA<110> P25 MA<110> P25 MA<110> P25 MA<10> P20 MA<10> P20 MA<10> L223 MA<5> U224 MA<5> U226 MA<3> U223		Z SK NC6 6 VCC=8 I C GND=5 I C N/C=7 VCC=VCC3	1 R578 2 2.7K 5% 503 CH CI312 .euv 1 -	В
A			$\begin{array}{c} \begin{array}{c} 22 \\ 20 \\ 19 \\ 18 \\ 17 \\ 16 \\ 17 \\ 15 \\ 15 \\ 15 \\ 13 \\ 12 \\ 11 \\ 10 \\ 9 \\ 9 \\ 8 \\ 7 \\ 6 \\ 5 \\ 5 \\ 6 \\ 5 \\ 6 \\ 5 \\ 6 \\ 5 \\ 6 \\ 6$	HDV 22/> AD5 AD<(21) AE5 AD<(20) AF5 AD<(19) AC6 AD<(18) AD6 AD<(15) AE6 AD<(15) AC10 AD<(15) AC10 AD<(15) AC11 AD<(12) AD10 AD<(13) AC11 AD<(12) AD11 AD<(2) AC12 AD<(5) AE13 AD<(3) AC14 AD<(2) AD14 AD<(1) AE14 AD<(0) P2 RSVD1 R2 RSVD3 SAME AS V4 RSVD3 SAME AS V3 TEST10 AM AS	Int (2) V24 MA(1) V25 MA(0) W23 MD(7) AA23 MD(5) Y25 MD(5) Y25 MD(3) Y25 MD(3) Y25 MD(3) Y25 MD(3) Y24 MD(3) Y23 MD(2) W26 MD(1) W25 MD(1) W24 SEECD0 AC24 SCSI_SE SEED1 AC23 SCSI_SE RSVD4 W4 AIC7902_TE RSVD5 AA24 AA25 RSVD6 AA25 AA25 RSVD5 AB25 AB25 IC7902 1 0F 6	ECK EDO EDI ST2 BI 6547			A
	*Other names and brand	ls may be claimed as the	property of others.		IC	INTE 5000 Chan	L CORPORATION) W. CHANDLER BLVD NDLER, AZ 85226	DCUMENT NUMBER PAGE	REV
	8	7	6	5	4	3	2	1	

_	8	7	6	5	4	3	2	1	
D			AIC 79	SCSI CO	NTROLLE	R			ם
С		BI LVSCDAP15 secs 6707 BI LVSCDAP14 secs 6707 BI LVSCDAP13 secs 6707 BI LVSCDAP12 secs 6707 BI LVSCDAP11 secc 6707 BI LVSCDAP19 secc 6707 BI LVSCDAP19 secc 6707 BI LVSCDAP19 secc 6707 BI LVSCDAP3 secc 6707 BI LVSCDAP5 secc 6707 BI LVSCDAP2 secs 6707 BI LVSCDAP4 secs 6707 BI LVSCDAP4 secs 6707 BI LVSCDAP4 <th>D17 SCDAP<15> SCDAI B16 SCDAP<14> SCDAI D15 SCDAP<13> SCDAI A15 SCDAP<12> SCDAI G24 SCDAP<12> SCDAI F23 SCDAP<10> SCDAI F23 SCDAP<3> SCDAI F23 SCDAP<5> SCDAI C21 SCDAP<6> SCDAI A20 SCDAP<3> SCDAI C19 SCDAP<3> SCDAI C19 SCDAP<3> SCDAI C18 SCDAP<2> SCDAI A17 SCDAP<0> SCDAI A17 SCDAPLP M G22 ATNAP M A123 BSYAP M</th> <th>1<15> D16 LVSCDAM15 1<14> C16 LVSCDAM14 1<13> C15 LVSCDAM13 1<12> B15 LVSCDAM12 1<13> C25 LVSCDAM11 1<14> G25 LVSCDAM11 1 G25 LVSCDAM10 1 F24 LVSCDAM10 AM<9> F26 LVSCDAM8 AM<7 D21 LVSCDAM5 AM<65 B20 LVSCDAM5 AM<5 D20 LVSCDAM5 AM<2 B19 LVSCDAM3 AM<2 B19 LVSCDAM4 AM<2 B19 LVSCDAM3 AM<2 B19 LVSCDAM4 AM<2 B18 LVSCDAM1 AM<2 B18 LVSCDAM1 AM<0 B18 LVSCDAM1 AM<0 B18 LVSCDAM1 AM<0 B18 LVSCDAPHM AN<0 B18 LVSCDAPHM AN<0 B17 LVSCDAPHM AN<0 B18 LVSCDAPHM AN<0 B18</th> <th>5776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5905 6776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5775 5904 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 570 6905 570 6905 570 6905 570 <th>LVSCDBP15 M2 SCDB LVSCDBP14 M4 SCDB LVSCDBP13 N1 SCDB LVSCDBP12 N3 SCDB LVSCDBP10 B6 SCDB LVSCDBP10 B6 SCDB LVSCDBP8 B5 SCDB LVSCDBP7 G1 SCDB LVSCDBP5 H1 SCDB LVSCDBP5 H1 SCDB LVSCDBP4 H3 SCDB LVSCDBP4 H3 SCDB LVSCDBP3 J1 SCDB LVSCDBP1 K2 SCDB LVSCDBP1 K2 SCDB</th><th>U78 AIC_7902A AIC_7902A</th><th>CDBM15 BI 67/28 66C1 CDBM13 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM10 BI 67/28 66C1 CDBM11 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM3 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C1 CDBM1 BI 67/28 66C1 CDBM0 BI 67/28 66C1</th><th>С</th></th>	D17 SCDAP<15> SCDAI B16 SCDAP<14> SCDAI D15 SCDAP<13> SCDAI A15 SCDAP<12> SCDAI G24 SCDAP<12> SCDAI F23 SCDAP<10> SCDAI F23 SCDAP<3> SCDAI F23 SCDAP<5> SCDAI C21 SCDAP<6> SCDAI A20 SCDAP<3> SCDAI C19 SCDAP<3> SCDAI C19 SCDAP<3> SCDAI C18 SCDAP<2> SCDAI A17 SCDAP<0> SCDAI A17 SCDAPLP M G22 ATNAP M A123 BSYAP M	1<15> D16 LVSCDAM15 1<14> C16 LVSCDAM14 1<13> C15 LVSCDAM13 1<12> B15 LVSCDAM12 1<13> C25 LVSCDAM11 1<14> G25 LVSCDAM11 1 G25 LVSCDAM10 1 F24 LVSCDAM10 AM<9> F26 LVSCDAM8 AM<7 D21 LVSCDAM5 AM<65 B20 LVSCDAM5 AM<5 D20 LVSCDAM5 AM<2 B19 LVSCDAM3 AM<2 B19 LVSCDAM4 AM<2 B19 LVSCDAM3 AM<2 B19 LVSCDAM4 AM<2 B18 LVSCDAM1 AM<2 B18 LVSCDAM1 AM<0 B18 LVSCDAM1 AM<0 B18 LVSCDAM1 AM<0 B18 LVSCDAPHM AN<0 B18 LVSCDAPHM AN<0 B17 LVSCDAPHM AN<0 B18 LVSCDAPHM AN<0 B18	5776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5901 6776 5905 6776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6903 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5776 5905 6905 5775 5904 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 5778 6905 570 6905 570 6905 570 6905 570 <th>LVSCDBP15 M2 SCDB LVSCDBP14 M4 SCDB LVSCDBP13 N1 SCDB LVSCDBP12 N3 SCDB LVSCDBP10 B6 SCDB LVSCDBP10 B6 SCDB LVSCDBP8 B5 SCDB LVSCDBP7 G1 SCDB LVSCDBP5 H1 SCDB LVSCDBP5 H1 SCDB LVSCDBP4 H3 SCDB LVSCDBP4 H3 SCDB LVSCDBP3 J1 SCDB LVSCDBP1 K2 SCDB LVSCDBP1 K2 SCDB</th> <th>U78 AIC_7902A AIC_7902A</th> <th>CDBM15 BI 67/28 66C1 CDBM13 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM10 BI 67/28 66C1 CDBM11 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM3 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C1 CDBM1 BI 67/28 66C1 CDBM0 BI 67/28 66C1</th> <th>С</th>	LVSCDBP15 M2 SCDB LVSCDBP14 M4 SCDB LVSCDBP13 N1 SCDB LVSCDBP12 N3 SCDB LVSCDBP10 B6 SCDB LVSCDBP10 B6 SCDB LVSCDBP8 B5 SCDB LVSCDBP7 G1 SCDB LVSCDBP5 H1 SCDB LVSCDBP5 H1 SCDB LVSCDBP4 H3 SCDB LVSCDBP4 H3 SCDB LVSCDBP3 J1 SCDB LVSCDBP1 K2 SCDB LVSCDBP1 K2 SCDB	U78 AIC_7902A AIC_7902A	CDBM15 BI 67/28 66C1 CDBM13 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM12 BI 67/28 66C1 CDBM10 BI 67/28 66C1 CDBM11 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM9 BI 67/28 66C1 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM5 BI 67/28 66C4 CDBM3 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C4 CDBM2 BI 67/28 66C1 CDBM1 BI 67/28 66C1 CDBM0 BI 67/28 66C1	С
В	BI DIFFSENSEA_R ¹ P54H2-2_PA_RST_N 1	BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BILLING BIL	A24 ACKAP U) F A25 RESETAP RES B25 MSGAP N C26 SELAP S D26 CDAP S D26 IOAP IU H25 DIFFSENSEA LVF AD1 PRST* RS J25 RESV10 RS K23 RESV9 PCIRST J24 IDDATA STPV M26 IDDATA STPV B10 SCLKINP WIDE 802 2	ACKAM B24 LVACKAM A25 LVRSTAM A25 LVRSTAM A25 LVRSTAM A25 LVRSTAM A25 LVSELAM CDAM C24 LUMSGAM B26 LVSELAM CDAM C25 LVCDAM IOAM E26 LVIOAM EXTI B9 4 99K R681 12 EXTZ B9 4 99K R681 12 SVD11 B13 SVD12 B12 OUT* N26 EDA* N26 LCTLA J26 CHA_TERMEN OUT PSA* J23 OF 6 22 R751	67785 6864 67785 6864 67785 6866 67785 68785 67785 6865 67785 6865 67785 6865 67785 6865 6966 6778 6966 6778 6978 6778 6966 6778 6978 6778 67	LUSCDBPHP L2 LUSCDBPLP F3 SCDB LUATNBP F1 ATNB LUBSYBP E3 BSYB LUACKBP E1 ACKB LURSTBP D2 RESE LUMSGBP C2 MSGB LUSELBP B1 SELB LUSELBP B3 SCDB SCDB LUSELBP B3 REOB LUSEDP B3 REOB LUTOBP C4 IOBP 765 2 DIFFSENSEB D9 28 M24 IDDA	PHP SCDBPHM L3 LVS PLP SCDBPLM F4 LVS F4 LVS F4 LVS F4 LVS F4 LVS F2 LVA F2 LVA	CDBPHM CDBPLM TNBM SYBM SYBM SYBM SYBM SYBM SYBM SYBM SYBM STR SGBM SELBM B B SELBM B B STR SGBM SELBM B STR SGBM SELBM CTR SGBM SELBM STR SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM SGBM S SGBM SGBM SGBM SGBM SGBM SGBM SGB	в
A				IC	34 < TY			1 2 R683 4.7К 1 2 R685 4.7К	A
		_				INTE 5000 Char	L CORPORATION W. CHANDLER BLVD NDLER, AZ 85226	DCUMENT NUMBER PAGE REV	
	8	7	Б	5	4	3	2	1	







	8	7	6	5	4	3	2	1
D		500	SI CON	INECTOF	rs a a	ND B		
С		VCC	2.6A RT32 FUSE		VCC	47 RD320 3 1 RT42 AK FUSE	LVTRMPWR_BOUT	> 5542 5005
в		BERNERSE BILLUSCDAP12 1 LUSCDAP13 2 BELLUSCDAP13 2 BELLUSCDAP14 3 BELLUSCDAP15 4 LUSCDAP15 4 LUSCDAP4 5 BELLUSCDAP2 6 BELLUSCDAP2 8 BELLUSCDAP3 9 BELLUSCDAP3 9 BELLUSCDAP3 9 BELLUSCDAP3 1 BELLUSCDAP5 11 BEC6657 BELLUSCDAP5 12 BEC657 BELLUSCDAP5 12 BEC657 BELLUSCDAP5 12 BEC657 BELLUSCDAP5 12 BEC657 BELLUSCDAP5 12 BELLUSCDAP5 12 BELLUSCDA	J37 4X17SCSIRA 0 0 35 LVSCDAM12 0 0 36 LVSCDAM13 0 37 LVSCDAM14 0 0 38 LVSCDAM14 0 0 38 LVSCDAM15 0 0 40 LVSCDAM0 0 40 LVSCDAM0 0 41 LVSCDAM1 0 0 41 LVSCDAM1 0 0 43 LVSCDAM1 0 0 43 LVSCDAM3 0 44 LVSCDAM3 0 44 LVSCDAM3 0 45 LVSCDAM5 0 46 LVSCDAM5 0 46 LVSCDAM5 0 46 LVSCDAM5 0 46 LVSCDAM5 0 48 LVSCDAM5 0 50 51 0 0 52 0 51 0 0 52 0 51 0 0 52 0 51 0 0 52 0 53 0 0 55 0 0 0 0	B 63C5 8981 53C5 8601 53C5 8604 53C5 8604 53C5 8604 53C5 8604	6933 63C4 69C3 63C4 69C5 6	4×1 LVSCDBP12 1 LVSCDBP13 2 LVSCDBP14 3 LVSCDBP15 4 LVSCDBP15 4 LVSCDBP15 4 LVSCDBP2 8 LVSCDBP2 8 LVSCDBP2 8 LVSCDBP3 9 LVSCDBP3 9 LVSCDBP5 11 LVSCDBP5 11 LVSCDBP5 11 O LVSCDBP5 12 O LVSCDBP5 14 O LVSCDBP5 11 O LVSCDBP5 14 O LVSCDBP5 12 O LVSCDBP5 14 O LVSCDBP5 14 O LVSCDBP2 8 O LVSCDBP5 14 O LVSCDBP2 8 O LVSCDBP5 14 O LVSCDBP5 14 O LVSCDBP2 0 O LVSCDBP5 14 O LVSCDBP3 9 O LVSCDBP5 14 O LVSCDBP5 14 O LVSCDBP3 9 O LVSCDBP5 14 O LVSCDBP5 14 O LVSCDBP1 7 LVSCDBP2 14 O LVSCDBP5 14 O LVSCDBP2 14 O LVSCDBP2 14 O LVSCDBP2 14 O LVSCDBP3 0 O LVSCDBP5 14 O LVSCDBP5 14 O LVSCDBP2 14 O LVSCDBP2 14 O LVSCDB7 13 O LVSCDB7 13 O LVSCDB7 13 O LVSCDB7 14 O LVSCDB7 14 O LVS	J 38 7SCSIRA 	201 6991 301 6901 301 6901 301 6901 301 6901 301 6901 301 6901 301 6904 301 6904 301 6904 301 6904 301 6904 301 6904
A		BEC 6567 BILLVBYAP 23 BELLVBSYAP 23 BELLVBCKAP 24 LVACKAP 24 LVACKAP 24 LVACKAP 24 LVACKAP 24 LVSCDAP 25 BELLVSELAP 27 BELLVSELAP 27 BELLVSELAP 27 BELLVSELAP 27 BELLVSELAP 29 BELLVEQAP 29 BELLVEQAP 30 BELLVSCDAP8 31 LVSCDAP9 32 BELLVSCDAP10 33 BELLVSCDAP10 33 BELLVSCDAP11 34	O SS LUATINAM O 56 O S7 LUBSYAM O S8 LVACKAM O S9 LURSTAM O 62 LUMSGAM O 61 LVSELAM O 63 LUROAM O 64 LUIOAM O 65 LVSCDAMB O 65 LVSCDAM10 O 66 LVSCDAM10 O 68 LVSCDAM11 NC=69, 70 DSUB	B 1 5855 	9324 B 9224 B 9224 B 9226 B <td< th=""><th>LURSTBP 23 LUACKBP 24 LUACKBP 24 LUACKBP 25 LUACSBP 25 LUSSELBP 27 LUSELBP 27 LUSELBP 28 LUSELBP 30 LUSEDBPB 30 LUSCDBP9 32 LUSCDBP10 33 LUSCDBP11 34 NC=6</th><th>0 55 57 LVBSYBM 58 LVACKBM 59 LVRSTBM 59 LVRSTBM 60 LUMSGBM 61 LVSELBM 62 LVCBM 63 LVREQBM 65 LVSCDBMB 65 LVSCDBMB 66 LVSCDBM10 67 LVSCDBM10 68 LVSCDBM11 81 9,70 DSUB</th><th>301 694 391 694 391 694 391 695 391 695 391</th></td<>	LURSTBP 23 LUACKBP 24 LUACKBP 24 LUACKBP 25 LUACSBP 25 LUSSELBP 27 LUSELBP 27 LUSELBP 28 LUSELBP 30 LUSEDBPB 30 LUSCDBP9 32 LUSCDBP10 33 LUSCDBP11 34 NC=6	0 55 57 LVBSYBM 58 LVACKBM 59 LVRSTBM 59 LVRSTBM 60 LUMSGBM 61 LVSELBM 62 LVCBM 63 LVREQBM 65 LVSCDBMB 65 LVSCDBMB 66 LVSCDBM10 67 LVSCDBM10 68 LVSCDBM11 81 9,70 DSUB	301 694 391 694 391 694 391 695 391
	8	7	б	5	4	INTE 5000 Chan 3	U CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2	OCUMENT NUMBER PAGE REV 67 1









2	1
	B HDR -DR SMBUS_0_VSBY5_0
	SMBUS_1_VCC3
1 1 1 1 1 1 1 1 1 1 1 1 1 1	B B B B B B
1 1 2 2 2 2 2 2 2 2 2 2 2 2 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12 12	SMBUS_3_VCC3 K BI 1784 1844 1944 2244 2344 2484 5444 7248 AT BI 1784 1844 1944 2244 2344 2484 5444 7245 AT BI 1784 1844 1944 2244 2344 2484 5444 7245 AT BI 1784 1844 1944 2244 2344 2484 5444 7245 AT BI 1845 1944 2244 2344 2484 5444 7245 K BI 2865 367 377 387 387 487 4185 AT BI 2865 3285 367 377 387 387 487 4185 K BI 2865 7248 528 553 763 AT BI 563 782 763 1266 7245 K BI 563 786 7265 5597 AT BI 5826 7248 7265 5597 AT BI 5826 5748 7265 7248 7264
L CORPORATION W. CHANDLER BLVD DLER, AZ 85226 2	CUMENT NUMBER PAGE REV 71 1



	8	7	б	5	4	3 2 1	
						SPARE GATES	
ם		FAN HEAI)ERS			$\begin{array}{c} U57 \\ 74 LVC 00A \\ 9 \\ \hline 10 \\ $	D
						IC UCC3=14 GND=7 VCC3=VSBY3_3 U72 Z4UC14	
						74LVCØ8AD $74LVCØ8AD$ 9 $1C$ $VCC3=14$ $CC3=14$ $CC3$	
C						$\begin{array}{c} 10^{\circ} \text{ SNL}^{+} \\ \text{VCC3=VSBY3_3} \\ \text{U82} \\ 74\text{ECT04} \\ 74\text{EVC08AD} \\ 9 \\ 9 \\ 9 \\ 9 \\ 9 \\ 9 \\ 9 \\ 9 \\ 9 \\ $	С
						IC UCC3=14 IC GND=7 UCC3=14 UCC3=14 UCC=VSBY5_0	
		-				2 3 74ACT04 11 10 10 10 10 10 10 10 10 10	
			MOUNT	tng ho		UCC=14 ↓ UCC=VSBY5_Ø ↓ UCC=VCC3	
В	MH1 MTG_H(L MH: DLE	з <u>М</u> н	Б МН'	7 MHS	9 MH11	В
	2 3 4 5 6 7	MTG_H 2 3 4 5 5	OLE MTG_H	OLE MTG_H	DLE MTG_H0	OLE MTG_HOLE	
		TG_SPOKE_PKG	TG_SPOKE_PKG	TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPOKE_PKG TG_SPO	TG_SPOKE_PKG = M NC=		
A		MH2	MH4		MH8	MH1Ø	A
		MTG_HOLE	MTG_HOLE 2 3 4 5 5 5 5 5 5		MTG_HOLE 2 3 4 5 5 5 5	MTG_HOLE	
		MTG_SPOKE_PKG NC=1	T MTG_SPOKE_PKG NC=1		MTG_SPOKE_PKG NC=1	MTG_SPOKE_PKG NC=1	
						INTEL CORPORATION DOCUMENT NUMBER PAGE F 5000 W. CHANDLER BLVD 73 CHANDLER, AZ 85226	ξĘŲ
	8	7	б	5	4	3 2 1	