

# Flexible Small Form Factor Board Design Using the Intel<sup>®</sup> 855GME and Intel<sup>®</sup> 852GM Graphics Memory Controller Hubs

White Paper

August 2005

Order Number: 308964-001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL<sup>®</sup> PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life-saving, life-sustaining, critical control or safety systems, or in nuclear-facility applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel<sup>®</sup> 852GM and 855GME Graphics and Memory Controller Hubs for Embedded Applications may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document. Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at http://www.intel.com.

AlertVIEW, AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Connect, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Iogo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside Iogo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play Iogo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, LANDesk, LanRover, MCS, MMX, MMX Iogo, Optimizer Iogo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, Shiva, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, Trillium, VoiceBrick, Vtune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation 2005. All rights reserved.



# **Contents**

1	Intro	duction	5
	1.1	Feature Comparison	5
	1.2	Related Documents	6
	1.3	Package Mechanical Comparison	6
2	Ballo	out Comparison	8
3	Layo	out and Schematic Comparison	8
	3.1	Nominal Board Stack-up	8
	3.2	Front Side Bus (FSB) Design Guidelines	8
	3.3	System Memory Design Guidelines	9
	3.4	Major Schematic Differences (Signal Pins)	9
	3.5	Layout Considerations	9
	3.6	Integrated Graphic Design Guidelines	10
		3.6.1 DVO Port Design Guidelines	10
		3.6.2 AGP Port Design Guidelines	10
	3.7	Hub Interface Design Guidelines	10
4	Platfo	orm Power Delivery Comparison	11
5	Platfo	orm Clock Routing Comparison	11
6	Conc	clusion	11

# **Figures**

Figure 1	Package Dimensions (Top View)	. 6
Figure 2	Package Dimensions (Side View)	. 7
Figure 3	Package Dimensions (Bottom View)	. 7

## **Tables**

Table 1	Feature Comparison	5
Table 2	Related Documents	6
Table 3	Ballout Comparison	8
Table 4	Signal Pin Comparison	9
Table 5	Intel® 855GME GMCH System Memory Length Matching Formula	9
Table 6	Intel® 852GM GMCH System Memory Length Matching Formula	10
Table 7	Intel® 855GME GMCH RCOMP Resistor Values	11
Table 8	Intel® 852GM GMCH RCOMP Resistor Values	11



## **Revision History**

Date	Revision	Description
August 2005	001	Initial release.



# 1 Introduction

Small form factors are widely used for market segments such as industrial applications, consumer products, point of sale/information terminals, medical devices, communications, transportation, education terminals, traffic control, and many more.

Intel chipsets are widely used as the building block for small form factor design by third party board vendors. The Intel<sup>®</sup> 855GME Graphics Memory Controller Hub (GMCH) and Intel<sup>®</sup> 852GM GMCH are good embedded small form factor solutions with low BOM costs.

Because both GMCHs share similar features and both are physically and electrically compatible, it is clear that a flexible system board design for small form factor should be possible. This document will attempt to outline the minimal BOM, layout, and schematic changes required to achieve this. This implementation will lower inventory expenses, shorten design time, and speed up feature integration.

## 1.1 Feature Comparison

The table below provides an overview of the features supported by both GMCHs. Designers should use this table to determine which GMCH they require.

	Intel <sup>®</sup> 855GME GMCH	Intel <sup>®</sup> 852GM GMCH
Processor	Intel <sup>®</sup> Celeron <sup>®</sup> M or Intel <sup>®</sup> Pentium <sup>®</sup> M Processor	Intel <sup>®</sup> Celeron <sup>®</sup> M Processor
System Bus	400 MHz	400 MHz
Memory Interface	Single channel DDR SDRAM and has advanced power management logic.	Single channel DDR SDRAM and has advanced power management logic.
	Support 128 Mbit, 256 Mbit, and 512 Mbit memory densities providing maximum capacity of 1 GByte when utilizing x16 devices and up to 2 GBytes with high density 512 Mbit technology.	Support 128 Mbit, 256 Mbit, and 512 Mbit memory densities providing maximum capacity of 1 GByte when utilizing x16 devices.
	Support 72-bit wide modules with ECC.	Without ECC.
	One channel of PC1600/2100/2700 SO-DIMM DDR SDRAM memory.	One channel of PC1600/2100 SO-DIMM DDR SDRAM memory.
	200/266/333-MHz (SSTL_2) DDR DRAM supported	200/266-MHz (SSTL_2) DDR DRAM supported
Display	Four display ports: Analog monitor, dedicated dual channel LVDS LCD panel, and two DVO devices.	Three display ports: analog monitor, dedicated dual channel LVDS LCD panel, and one DVO device.
	A single AGP component is supported by the AGP interface, which is capable of 1x/2x/4x AGP signaling and 2x/4x Fast Write.	ADD interface handles DVO signals.
South Bridge	Supports ICH4	Supports ICH4

#### Table 1 Feature Comparison



### 1.2 Related Documents

The following table provides a list of collateral that is referenced by this document.

### Table 2 Related Documents

Name	Internet Address	File Name
852GM GMCH Documentation	www.intel.com/design/chipsets/mobile/documentation852gm.htm	Design Guide: 25303803.pdf
855GME GMCH Documentation	http://developer.intel.com/design/chipsets/embedded/docs/855gme.htm#guide_c2	Design Guide: 30066904.pdf

## 1.3 Package Mechanical Comparison

The 855GME and 852GM GMCH both use the same 732-pin micro-FCBGA package with similar ballout. Thus, it is feasible to implement one footprint that can accommodate both GMCHs. This will speed up the redesign process by reducing schematic and layout modification.

### Figure 1 Package Dimensions (Top View)





Figure 2 Package Dimensions (Side View)









# 2 Ballout Comparison

The following table lists the ballout differences between the 852GM and 855GME GMCHs.

#### Table 3Ballout Comparison

Row	Column	852GM Signal Name	855GME Signal Name
М	5	RSVD	DVOBD[11]
Ν	5	RSVD	DVOBD[6]
Ν	3	RSVD	DVOBD[9]
Ν	2	RSVD	DVOBD[8]
Р	5	RSVD	DVOBD[5]
Р	4	RSVD	DVOBDCLK#
Р	3	RSVD	DVOBDCLK
Р	2	RSVD	DVOBD[7]
R	6	RSVD	DVOBD[2]
R	5	RSVD	DVOBD[1]
R	4	RSVD	DVOBD[3]
R	3	RSVD	DVOBD[0]
Т	6	RSVD	DVOBHSYNC
Т	5	RSVD	DVOBHSNYC
М	1	RSVD	DVOBD[10]

# 3 Layout and Schematic Comparison

This section discusses the critical schematic and layout guidelines that must be considered to ensure a flexible design.

### 3.1 Nominal Board Stack-up

Both GMCHs assume a target impedance of 55  $\Omega \pm 15\%$ , yielding similar board stack-up requirements. Please refer to the platform design guides for further stack-up details for small form factor or embedded designs.

## 3.2 Front Side Bus (FSB) Design Guidelines

The 855GME GMCH supports the Intel<sup>®</sup> Pentium<sup>®</sup> M and Celeron<sup>®</sup> M Processors. The 852GM GMCH supports the Celeron M processor. The Celeron M processor can be used in the small form factor design since it is supported by both GMCHs.

It is necessary that the system designer meet the timing and voltage specifications of each component. The FSB signal groups, pin connections, schematic, and layout considerations are the same. Please refer to the platform design guides for further FSB design considerations.



## 3.3 System Memory Design Guidelines

Both GMCHs have DDR SDRAM system memory interface consisting of SSTL-2 compatible signals. These signals have been divided into several signal groups: data, control, command, CPC, clock, and feedback signals.

## 3.4 Major Schematic Differences (Signal Pins)

SO-DIMM memory is suggested in the small form factor design. A signal pin comparison for the 852GM and 855GME GMCHs is shown in the table below.

### Table 4Signal Pin Comparison

	Intel <sup>®</sup> 852GM GMCH	Intel <sup>®</sup> 855GME GMCH
Clock Signals	SCK [4,3,1,0] SCK# [4,3,1,0]	SCK [5:0], SCK#[5:0]
Data Signals	SDQ [63:0] Data Bus SDQS [7:0] Data Strobe SDM [7:0] Data Mask	SDQ [63:0] Data Bus SDQ [71:64] Check bit for ECC function SDQS [8:0] Data Strobe SDM [8:0] Data Mask

Three differential clock pairs are routed to each DIMM connector in the 855GME GMCH while two differential clock pairs are routed to each DIMM connector in the 852GM GMCH.

The 855GME GMCH has eight additional data check bit signals SDQ [71:64] for ECC function. Due to these extra ECC check bit signals, SDM [8] and SDQS [8] are also added to the 855GME GMCH. Designers are urged to take note of this while routing signals on these two different platforms.

### 3.5 Layout Considerations

Layout considerations for the memory portion of both platforms are the same. All signal groups are length matched per slot to the DDR clocks for both platforms except clock and feedback signal groups for both chipsets. Swapping of the byte lanes is also allowed for both platforms to facilitate routing SDQ [63:0]. Bit swapping within the SDQ [71:64] byte lane is not allowed.

### Table 5 Intel<sup>®</sup> 855GME GMCH System Memory Length Matching Formula

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock – 2.0 inches	Clock - 0.5 inches
Command to Clock	Clock – 2.0 inches	Clock + 2.0 inches
CPC to Clock	Clock – 2.0 inches	Clock – 1.0 inches
Strobe to Clock	Clock – 2.0 inches	Clock + 0.5 inches
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils

Note: Length matching formula is based on total length of the GMCH die pad to SO-DIMM pin.



#### Table 6Intel<sup>®</sup> 852GM GMCH System Memory Length Matching Formula

Signal Group	Minimum Length	Maximum Length
Control to Clock	Clock - 1.0 inches	Clock + 0.5 inches
Command to Clock	Clock - 1.0 inches	Clock + 2.0 inches
CPC to Clock	Clock - 1.0 inches	Clock + 0.5 inches
Strobe to Clock	Clock - 1.0 inches	Clock + 0.5 inches
Data to Strobe	Strobe - 25 mils	Strobe + 25 mils

Note: Length matching formula is based on total length of the GMCH die pad to SO-DIMM pin.

### 3.6 Integrated Graphic Design Guidelines

The 852GM GMCH contains three display ports: an analog CRT port, a dedicated LVDS port, and a 12-bit Digital Video Out (DVO) port.

The 855GME GMCH contains four display ports: an analog CRT port, a dedicated LVDS port, and two 12-bit DVO ports: DVOB and DVOC.

### 3.6.1 DVO Port Design Guidelines

The 855GME GMCH supports a flexible, modular design for the DVOB and DVOC ports, connected to the GMCH through a generic connector. The 852GM does not have this feature.

The design and layout considerations are the same for all DVO ports on both platforms, as documented in the *Intel*<sup>®</sup> 855GME GMCH Design Guide. The DVO interface trace length mismatch requirement is also the same.

Please refer to the platform design guides for details when designing additional DVO ports.

### 3.6.2 AGP Port Design Guidelines

The 855GME GMCH has an AGP interface and acts as a multiplexer for the ADD interface or external graphic interface. The AGP interface supports 1x/2x/4x AGP signaling and 2x/4x Fast Writes.

The 852GM GMCH does not have an AGP interface, and all DVO signals will be routed to the ADD interface.

Please refer to the platform design guides for detailed AGP interface functionality (e.g., protocols, rules, signaling mechanisms) and for design and routing considerations.

### 3.7 Hub Interface Design Guidelines

The hub interface connects the ICH4 to the GMCHs. Except for the differences in RCOMP resistor values show in the tables below, both platforms have the same design guidelines for hub interface design.

Please refer to the platform design guides for voltage divider circuit designs for HLVREF and HISWING.



### Table 7 Intel<sup>®</sup> 855GME GMCH RCOMP Resistor Values

Component	Trace Impedance	Value	Tied To
Intel <sup>®</sup> 82801DB ICH4	55 Ω ±15%	48.7 Ω ±1%	Vcc1.5
Intel <sup>®</sup> 855GME GMCH	55 Ω ±15%	37.4 Ω ±1%	Vcc1.35

### Table 8 Intel<sup>®</sup> 852GM GMCH RCOMP Resistor Values

Component	Trace Impedance	Value	Tied To
Intel <sup>®</sup> 82801DB ICH4	55 Ω ±15%	48.7 Ω ±1%	Vcc1.5
Intel <sup>®</sup> 852GM GMCH	55 Ω ±15%	27.4 Ω ±1%	Vcc1.2

# 4 Platform Power Delivery Comparison

Both GMCHs use IMVP IV for voltage level generation. The power and power sequencing requirements are also the same. On both platforms, the power rails should be stable before PWROK is asserted. Please refer to the platform design guides for platform power delivery guidelines.

# 5 Platform Clock Routing Comparison

Both GMCHs use the same clock synthesizer/driver component: the CK408 Clock Generator. The system clocks are considered as a subsystem in themselves. Several vendors offer suitable products, as defined in the Intel<sup>®</sup> CK408 Synthesizer/Driver Specification. Please refer to the platform design guides for platform clock routing guidelines.

# 6 Conclusion

Designers can use either the 855GME or 852GM GMCH in the small form factor design without major modifications in layout or schematics. The 855GME has several additional features not found on the 852GM. In short, only minor design changes are needed to design a platform to work with either GMCH.