



# Intel<sup>®</sup> Pentium<sup>®</sup> M Processor and the Intel<sup>®</sup> E7501 Chipset Platform

*For use with the Intel<sup>®</sup> Pentium<sup>®</sup> M Processor and the Intel<sup>®</sup>  
Pentium<sup>®</sup> M Processor on the 90 nm process with 2-MB L2 cache*

---

*Design Guide*

*January 2007*



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel® Pentium® M Processor and Intel® E7501 Chipset Platform may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All rights reserved.

# Contents

---

<b>1</b>	<b>Introduction</b> .....	19
1.1	Reference Documents .....	19
1.2	Terminology .....	21
1.3	System Overview.....	24
1.3.1	Intel® Pentium® M Processor .....	24
1.3.1.1	Architectural Features.....	25
1.3.1.2	Packaging/Power .....	25
1.3.1.3	Enhanced Intel® SpeedStep® Technology .....	25
1.3.2	Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache .....	26
1.3.3	Intel® E7501 Chipset .....	27
1.3.3.1	Intel® E7501 Memory Controller Hub (MCH).....	27
1.3.3.2	I/O Controller Hub 3 (Intel® 82801CA ICH3-S) Features.....	28
1.3.3.3	PCI/PCI-X 64-bit Hub 2 (Intel® P64H2) Features .....	28
1.3.4	Peak Bandwidth Summary .....	29
1.3.5	System Configurations.....	29
<b>2</b>	<b>Component Quadrant Layout</b> .....	31
2.1	Intel® Pentium® M Processor Quadrant Layout.....	32
2.2	Intel® E7501 Chipset MCH Quadrant Layout .....	33
2.3	Intel® ICH3-S Quadrant Layout .....	34
2.4	Intel® P64H2 Quadrant Layout .....	35
<b>3</b>	<b>Baseboard Requirements</b> .....	37
3.1	Platform Stack-Up.....	37
3.2	Processor Thermal Solution Placement and Recommended Keep-Outs.....	38
<b>4</b>	<b>Platform Clock Routing Guidelines</b> .....	39
4.1	Platform Clock .....	39
4.2	HOST_CLK Clock Group.....	42
4.2.1	HOST_CLK Clock Topology .....	42
4.2.1.1	BCLK Length Matching Requirements (mFCPGA).....	45
4.2.2	HOST_CLK General Routing Guidelines.....	45
4.2.3	CK408 vs. CK408B Requirement .....	46
4.3	CLK66 Clock Group.....	47
4.3.1	CLK66 Skew Requirements.....	48
4.4	CLK33_ICH3-S Clock Group .....	50
4.5	CLK33 Clock Group.....	50
4.6	CLK14 Clock Group.....	52
4.7	USBCLK Clock Group .....	53
4.8	Clock Driver Decoupling .....	54
4.9	Clock Driver Power Delivery .....	55
<b>5</b>	<b>System Bus Routing Guidelines</b> .....	57
5.1	Intel® Pentium® M Processor System Bus Design Recommendations.....	57
5.1.1	System Bus Signals.....	57
5.1.2	Processor System Bus Termination.....	58



5.1.3	Recommended Stack-up Routing and Spacing Assumptions .....	59
5.1.4	Trace Space to Trace - Reference Plane Separation Ratio .....	59
5.1.4.1	Trace Space to Trace Width Ratio.....	59
5.1.4.2	Processor RESET# Signal.....	60
5.1.5	Source Synchronous Signals.....	61
5.1.5.1	Source Synchronous General Routing Guidelines .....	61
5.1.5.2	Source Synchronous – Data .....	62
5.1.5.3	Source Synchronous – Address .....	63
5.1.6	Common Clock Signals .....	64
5.1.7	Asynchronous Signals .....	65
5.1.7.1	Topologies .....	65
5.1.7.2	Voltage Translation Logic .....	69
5.1.8	AGTL+ I/O Buffer Compensation.....	70
5.1.8.1	Intel® Pentium® M Processor AGTL+ I/O Buffer Compensation .....	70
5.1.8.2	Intel® E7501 Chipset AGTL+ I/O Buffer Compensation .....	70
5.1.9	Intel® Pentium® M Processor System Bus Strapping.....	71
5.1.10	Intel® Pentium® M Processor VCCSENSE/VSSSENSE Design Recommendations.....	72
<b>6</b>	<b>Memory Interface Routing Guidelines .....</b>	<b>73</b>
6.1	DDR Channel Impedance Requirements .....	74
6.2	DIMM Types .....	75
6.3	Dual Channel DDR Overview .....	76
6.3.1	Dual Channel Source Synchronous Signal Group Routing .....	78
6.3.2	Dual Channel Command Clock Routing.....	82
6.3.3	Dual Channel Source Clocked Signal Group Routing .....	83
6.3.4	Dual Channel Chip Select Routing .....	84
6.3.5	Dual Channel Clock Enable Routing .....	85
6.3.6	Dual Channel DC Biasing Signals .....	86
6.3.6.1	Dual Channel Receive Enable Signal (RCVEN#) .....	87
6.3.6.2	Dual Channel DDRCOMP.....	87
6.3.6.3	Dual Channel DDRVREF and ODTCOMP .....	88
6.3.6.4	Dual Channel DDRCVO.....	90
6.3.7	Dual Channel DDR Signal Termination and Decoupling .....	90
6.3.8	2.5 Volt Decoupling Requirements .....	91
6.4	Single Channel DDR Overview.....	94
6.4.1	Unused Channel Termination.....	96
6.4.2	Single Channel Source Synchronous Signal Group Routing.....	97
6.4.3	Single Channel Command Clock Routing .....	100
6.4.4	Single Channel Source Clocked Signal Group Routing.....	101
6.4.5	Single Channel Chip Select Routing.....	102
6.4.6	Single Channel Clock Enable Routing.....	103
6.4.7	Single Channel DC Biasing Signals.....	104
6.4.7.1	Single Channel Receive Enable Signal (RCVEN#) .....	104
6.4.7.2	Single Channel DDRCOMP .....	104
6.4.7.3	Single Channel DDRVREF and ODTCOMP .....	105
6.4.7.4	Single Channel DDRCVO .....	107
6.4.8	Single Channel DDR Signal Termination and Decoupling.....	108
6.4.9	2.5 V Decoupling Requirements .....	109



<b>7</b>	<b>Hub Interface</b> .....	<b>113</b>
7.1	Signal Naming Convention .....	113
7.2	Hub Interface 2.0 Implementation.....	114
7.2.1	Hub Interface 2.0 High-Speed Routing Guidelines .....	114
7.2.2	Hub Interface 2.0 Generation/Distribution of Reference Voltages .....	117
7.2.3	Hub Interface 2.0 Resistive Compensation.....	118
7.2.4	Hub Interface 2.0 Decoupling Guidelines .....	119
7.2.5	Unused Hub Interface 2.0 Interfaces .....	119
7.3	Hub Interface 1.5 Implementation.....	120
7.3.1	Hub Interface 1.5 High-Speed Routing Guidelines .....	120
7.3.2	Hub Interface 1.5 Generation/Distribution of Reference Voltages .....	121
7.3.3	Hub Interface 1.5 Resistive Compensation.....	122
7.3.4	Hub Interface 1.5 Decoupling Guidelines .....	122
<b>8</b>	<b>Intel® 82870P2 (Intel P64H2)</b> .....	<b>123</b>
8.1	PCI/PCI-X Design Guidelines .....	123
8.1.1	General PCI-X Routing Guidelines .....	124
8.1.2	PCI/PCI-X Routing Requirements (No Hot-Plug Switch) .....	125
8.1.3	PCI/PCI-X Hot-Plug Switch Routing Requirements .....	125
8.1.4	Riser Card Topologies .....	126
8.1.5	PCI-X Two Devices Down-Routing Requirements.....	128
8.1.6	Clock Configuration .....	129
8.1.7	Loop Clock Configuration .....	130
8.1.8	IDSEL Implementation .....	131
8.1.9	SMBus Address .....	131
8.2	Hot-Plug Implementation .....	132
8.2.1	Standard Usage Model .....	132
8.2.1.1	Hot-Removals .....	133
8.2.1.2	Hot-Insertions.....	133
8.2.2	Hot-Plug Switch Implementation.....	134
8.2.2.1	Manually-Operated Retention Latch Sensor .....	134
8.2.2.2	Optional Attention Button .....	135
8.2.3	LED Indicator Outputs .....	135
8.2.4	Hot Plug Interrupt Routing Requirements .....	135
8.2.5	Hot-Plug Interrupt Routing Requirements.....	136
8.2.6	Disabling/Enabling an Intel® P64H2 Hot-Plug Controller.....	136
8.2.6.1	Hot-Plug Strapping Options .....	136
8.2.6.2	Hot-Plug Registers' Visibility .....	136
8.2.7	Single-Slot Parallel Mode .....	136
8.2.7.1	Required Additional Logic .....	136
8.2.7.2	PCI Clock .....	137
8.2.7.3	Debounced Hot-Plug Switch Input .....	137
8.2.7.4	Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins .....	137
8.2.7.5	Tri-State Buffer or 2:1 Multiplexer for HPx_SLOT[2:0].....	137
8.2.7.6	Hot-Plug Multiplexed Signals in Single-Slot Parallel Mode .....	138
8.2.7.7	SMBus Address Considerations .....	139
8.2.7.8	Single-Slot Parallel SMBus Circuit.....	140
8.2.7.9	Pull-Ups/Pull-Downs in Single-Slot Parallel Mode .....	140
8.2.7.10	Reference Schematic for Single-Slot Parallel Mode .....	140
8.2.8	Dual-Slot Parallel Mode .....	141
8.2.8.1	Required Additional Logic .....	141

8.2.8.2	Debounced Hot-Plug Switch Input .....	142
8.2.8.3	Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins .....	142
8.2.8.4	Tri-State Buffer or 2:1 Multiplexer for HPx_SLOT[2:0].....	142
8.2.8.5	HPx_SID Output Signal .....	142
8.2.8.6	Pull-Ups/Pull-Downs in Dual-Slot Parallel Mode.....	142
8.2.8.7	Hot-Plug Multiplexed Signals in Dual-Slot Parallel Mode .....	142
8.2.8.8	SMBus Address Considerations .....	144
8.2.8.9	Reference Schematic for Dual-Slot Parallel Mode.....	144
8.2.9	Three or More Slot Serial Mode.....	145
8.2.9.1	Hot-Plug and Non-Hot-Plug Combinations .....	145
8.2.9.2	Required Additional Logic .....	146
8.2.9.3	Debounced Hot-Plug Switch Input .....	146
8.2.9.4	Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins .....	146
8.2.9.5	HPx_SLOT[2:0].....	146
8.2.9.6	Stutter Logic for Implementing Fewer Than Six Slots.....	146
8.2.9.7	Pull-Ups/Pull-Downs in Three or More Slot Serial Mode .....	147
8.2.9.8	Reference Schematic for Serial Mode .....	148
8.2.10	Intel® P64H2 PCI Interface PCIXCAP and M66EN Pins .....	148
8.2.10.1	PCIXCAP Pin Requirements.....	148
8.2.10.2	M66EN Pin Requirements .....	149
<b>9</b>	<b>I/O Controller Hub 3 (Intel® ICH3-S).....</b>	<b>153</b>
9.1	IDE Interface.....	153
9.1.1	Cabling.....	153
9.1.2	Cable Detection for Ultra ATA/66 and Ultra ATA/100.....	153
9.1.2.1	Combination Host-Side/Device-Side Cable Detection .....	154
9.1.3	IDE Connector Requirements.....	155
9.2	SPKR Pin Consideration.....	156
9.3	PCI.....	156
9.4	USB .....	157
9.4.1	General Routing and Placement.....	157
9.4.2	USB Routing Parameters .....	158
9.4.3	EMI Considerations .....	158
9.4.4	USB Power Line Layout Topologies.....	158
9.5	Intel® ICH3-S SMBus/SMLink Interface .....	159
9.5.1	SMBus Design Considerations.....	160
9.5.2	Unified VCC_CORE Architecture .....	161
9.5.3	High Power/Low Power Mixed Architecture.....	161
9.5.4	Calculating The Physical Segment Pull-Up Resistor .....	162
9.6	Real Time Clock (RTC).....	163
9.6.1	RTC External Circuit.....	164
9.6.2	RTC External RTCRST# Circuit .....	164
9.6.3	External Capacitors .....	165
9.6.3.1	<i>Example with Load Capacitance</i> .....	165
9.6.4	RTC Layout Considerations.....	166
9.6.5	RTC External Battery Connection.....	166
9.6.6	VBIAS DC Voltage and Noise Measurements.....	166
9.6.7	SUSCLK .....	167
9.6.8	RTC-Well Input Strap Requirements .....	167
9.7	Internal LAN Layout Guidelines.....	168
9.7.1	LCI (LAN Connect Interface) Guidelines .....	169

9.7.1.1	Bus Topology .....	169
9.7.1.2	LCI Routing Parameters .....	169
9.7.2	General LAN Routing Guidelines and Considerations .....	170
9.7.2.1	General Trace Routing Considerations .....	170
9.7.2.2	Trace Geometry and Length .....	171
9.7.2.3	Signal Isolation .....	171
9.7.2.4	Power and Ground Connections .....	172
9.7.2.5	General Power and Ground Plane Consideration .....	172
9.7.2.6	Board Design .....	173
9.7.2.7	Common Physical Layout Issues .....	173
9.7.3	Intel® 82562ET/Intel® 82562EM Guidelines .....	175
9.7.3.1	Intel® 82562ET/Intel® 82562EM Component Placement Guidelines .....	175
9.7.3.2	Crystals and Oscillators .....	175
9.7.3.3	Intel® 82562ET/Intel® 82562EM Termination Resistors .....	176
9.7.4	Critical Dimensions .....	176
9.7.4.1	Distance from Magnetics Module to RJ45 (Distance A) .....	177
9.7.4.2	Distance from Intel® 82562ET to Magnetics Module (Distance B) .....	177
9.7.5	Terminating Unused Connections .....	177
9.7.5.1	Termination Plane Capacitance .....	178
<b>10</b>	<b>Debug Port and Logic Analyzer Interface .....</b>	<b>179</b>
10.1	ITP Support .....	179
10.1.1	Overview .....	179
10.1.2	Implementation .....	179
10.2	Recommended Onboard ITP700FLEX Implementation .....	180
10.2.1	ITP Signal Routing Guidelines .....	180
10.2.1.1	TDI, TMS and TRST# Routing Requirements .....	180
10.2.1.2	TCK and TDO Routing Requirements .....	181
10.2.1.3	BPMx# Routing Requirements .....	181
10.2.1.4	RESET# Routing Guidelines .....	182
10.2.1.5	BCLK Routing Requirements .....	182
10.2.1.6	ITPFLEX Routing Requirement Summary .....	182
10.3	Intel® Pentium® M Processor Logic Analyzer Support .....	184
10.3.1	Overview .....	184
10.3.2	Implementation .....	184
10.4	Logic Analyzer Interface (LAI) .....	184
10.4.1	Mechanical Considerations .....	185
10.4.2	Electrical Considerations .....	185
<b>11</b>	<b>Platform Power Delivery Guidelines .....</b>	<b>187</b>
11.1	Processor Voltage Regulator Power Delivery Architectural Block Diagram .....	188
11.2	Customer Reference Board Power Delivery .....	188
11.2.1	Processor Core Voltage (VCC_CORE) .....	190
11.2.2	System Bus Voltage (VCCP 1.05 V) .....	190
11.2.3	2.5 V .....	190
11.2.4	1.25 V .....	190
11.2.5	1.8 V .....	191
11.2.6	1.2 V .....	191
11.2.7	5 VSB .....	191
11.2.8	3.3 VSB .....	191
11.2.9	1.8 VSB .....	191
11.2.10	Power Summary .....	191



11.3	Processor Power Delivery Design Guidelines .....	192
11.3.1	Processor PLL Power Delivery .....	192
11.3.2	Voltage Identification for Intel® Pentium® M Processor .....	192
11.3.3	V <sub>CC_CORE</sub> Power Sequencing .....	194
11.3.4	VCCP Output Requirements.....	194
11.3.5	Thermal Power Dissipation.....	195
11.3.6	Voltage Regulator Topology .....	196
11.3.7	Voltage Regulator Design Recommendations.....	197
11.3.7.1	High Current Path, Top MOSFET Turned ON .....	197
11.3.7.2	High Current Paths During Abrupt Load Current Changes.....	198
11.3.7.3	High Current Paths During Switching Dead Time.....	198
11.3.7.4	High Current Path With Bottom MOSFET(s) Turned ON.....	199
11.3.7.5	General Layout Recommendations .....	199
11.3.8	Processor Decoupling Recommendations.....	201
11.3.8.1	Transient Response.....	201
11.3.8.2	High/Mid Frequency and Bulk Decoupling.....	201
11.3.8.3	Processor Core Voltage Plane and Decoupling.....	201
11.3.8.4	Processor Side Bus Voltage Plane Decoupling .....	202
11.3.8.5	GTLREF Layout and Routing Recommendations.....	202
11.4	MCH Power Delivery Guidelines .....	203
11.4.1	DDR_VTT (1.25 V) Decoupling .....	203
11.4.2	CPU_VCC (1.05 V Power Plane) .....	203
11.4.3	DDR (2.5 V Power Plane).....	204
11.4.4	Hub Interface (1.2 V Power Plane).....	205
11.4.5	Intel® E7501 Chipset Filter Specifications (1.2 V Power Plane).....	205
11.4.6	MCH Power Sequencing Requirement.....	206
11.5	Intel® ICH3-S Power Delivery Guidelines .....	207
11.5.1	1.8 V/3.3 V Power Sequencing.....	207
11.5.2	3.3V / V5REF Sequencing.....	209
11.5.3	Intel® ICH3-S Power Rails .....	210
11.5.4	Intel® ICH3-S Decoupling Recommendations .....	210
11.6	Intel® P64H2 Power Requirements .....	212
11.6.1	Intel® P64H2 Current Requirements .....	212
11.6.2	Intel® P64H2 Decoupling Requirements .....	212
11.6.3	PCIRST# Implementation .....	213
11.6.4	Intel® P64H2 Power Sequencing Requirement .....	213
<b>12</b>	<b>High-Speed Design Concerns .....</b>	<b>215</b>
12.1	Return Path.....	215
12.2	Decoupling Theory.....	215
12.2.1	Bulk Decoupling.....	216
12.2.2	High-Frequency Decoupling .....	216
12.3	Serpentine Routing .....	217
12.4	EMI Design Considerations .....	218
12.4.1	Brief EMI Theory.....	218
12.4.2	EMI Regulations and Certifications.....	218
12.5	EMI Design Considerations .....	219
12.5.1	Spread Spectrum Clocking (SSC) .....	219
12.5.2	Differential Clocking.....	220
12.5.3	PCI Bus Clock Control .....	221
12.5.4	EMI Test Capabilities.....	221



12.6	Length Tuning .....	222
12.6.1	Signal to Strobe Flight Time Relationships .....	222
12.6.2	Flight Time Segment Analysis .....	225
12.6.3	Length Tuning Equation Derivation .....	226
12.6.4	Bus Length Tuning Methodology .....	228
12.7	Processor Bus Tuning .....	228
12.7.1	Compensating for Package Trace Length Differences .....	228
12.7.2	Length Matching Equation .....	229
12.7.3	System Bus Length Matching Example .....	231
12.8	Intel® Pentium® M Processor Signal Package Lengths .....	232
12.9	Common Layout Pitfalls .....	233
12.9.1	Group Like Signals Under BGAs .....	233
12.9.2	Fill Areas Under BGAs .....	235
12.9.3	Signal Parallelism .....	236
12.9.4	Via Sharing .....	237
12.9.5	Necking Down .....	239
12.9.6	Signals Crossing Plane Splits .....	241
<b>13</b>	<b>Schematic Checklist .....</b>	<b>243</b>
13.1	Processor Schematic Checklist .....	243
13.2	MCH Schematic Checklist .....	248
13.3	Intel® ICH3-S Schematic Checklist .....	252
13.4	Intel® 82870P2 (Intel P64H2) Schematic Checklist .....	260
13.5	CK408 Schematic Checklist .....	265
<b>14</b>	<b>Layout Checklist .....</b>	<b>267</b>
14.1	Processor Checklist .....	267
14.2	Intel® E7501 MCH Layout Checklist .....	271
14.3	Intel® ICH3-S Layout Checklist .....	275
14.4	Intel® P64H2 Layout Checklist .....	279

## Figures

1	Intel® Pentium® M Processor and Intel® E7501 Chipset-Based System Configuration Example .....	30
2	Intel® Pentium® M Processor Quadrant Layout (Top View) .....	32
3	Intel® E7501 Chipset MCH Quadrant Layout (Top View) .....	33
4	Intel® ICH3-S Quadrant Layout (Top View) .....	34
5	Intel® P64H2 Quadrant Layout (Top View) .....	35
6	Ten Layer Stack-up, 50 Ω Board with 5-Mil Traces .....	37
7	System Clocking Diagram Example .....	41
8	Shunt Source Termination .....	42
9	Clock Skew As Measured from Agent to Agent .....	44
10	Trace Spacing for HOST_CLK Clocks .....	45
11	Stuffing Options for CK408 and CK408B .....	46
12	Topology for CLK66 .....	47
13	Clock Skew Requirements .....	48
14	Example of Adding a Single Connector .....	49
15	Example of Adding Two Connectors and/or a Riser .....	49
16	Topology for CLK33_ICH3-S .....	50
17	Topology for CLK33 to PCI Device Down .....	50
18	Topology for CLK33 to PCI Slot .....	51
19	Topology for CLK14 .....	52
20	Topology for USB_CLK .....	53
21	Decoupling Capacitors Placement and Connectivity .....	54
22	Processor System Bus Topology .....	58
23	Trace Spacing vs. Trace-Reference Plane Example .....	59
24	Trace Spacing vs. Trace Width Example .....	60
25	Processor RESET# Signal Routing Topology With NO ITP700FLEX Connector .....	60
26	Processor RESET# Signal Routing Topology With ITP700FLEX Connector .....	61
27	Routing Illustration for Topology 1A .....	66
28	Routing Illustration for Topology 1B .....	66
29	Routing Illustration for Topology 1C .....	67
30	Routing Illustration for Topology 2A .....	68
31	Routing Illustration for Topology 3 .....	69
32	Voltage Translation Circuit .....	70
33	Resistor Divider Circuit For The MCH's HXSWNG And HYSWNG .....	71
34	Trace Width and Spacing for All DDR Signals Except CMDCLK_x[3:0]/CMDCLK_x[3:0]# .....	75
35	DIMM Connector Styles Supported .....	76
36	1-DIMM per Channel Implementation .....	77
37	2-DIMMs per Channel Implementation .....	77
38	Example of Proper Single and Dual Rank Mixing .....	78
39	Example of Incorrect Single and Dual Rank Mixing .....	78
40	Dual Channel Source Synchronous Topology DIMM Solution .....	81
41	Trace Length Matching Requirements for Source Synchronous Routing .....	81
42	Dual Channel 2-DIMM Command Clock Topology .....	83
43	Dual Channel Source Clocked Signal Topology .....	84
44	Dual Channel Chip Select Topology .....	85
45	Dual Channel CKE Topology .....	86
46	Dual Channel Receive Enable Signal Routing Guidelines .....	87
47	Dual Channel DDRCOMP Resistive Compensation .....	88
48	DDR VREF Voltage Regulator .....	88

49	DDR VREF Voltage Divider .....	89
50	Dual Channel Routing DDRVREF and ODTCOMP .....	89
51	Dual Channel DDRCVO Routing Guidelines .....	90
52	DDR VTerm Plane .....	91
53	1-DIMM Per Channel Decoupling .....	92
54	2-DIMMs Per Channel Decoupling .....	93
55	Single Channel 2-DIMM Implementation .....	94
56	Single Channel 4-DIMM Implementation .....	95
57	Example of Proper Single Channel Rank Mixing .....	95
58	Example of Incorrect Single Channel Rank Mixing .....	96
59	Single Channel Source Synchronous Topology DIMM Solution .....	99
60	Trace Length Matching Requirements for Single Channel Source Synchronous Routing .....	99
61	Single Channel 2-DIMM Command Clock Topology .....	100
62	Single Channel Source Clocked Signal Topology .....	101
63	Single Channel Chip Select Topology .....	102
64	Single Channel CKE Topology .....	103
65	Single Channel Receive Enable Signal Routing Guidelines .....	104
66	Single Channel DDRCOMP Resistive Compensation .....	105
67	DDR VREF Voltage Regulator .....	106
68	DDR VREF Voltage Divider .....	106
69	Routing Single Channel DDRVREF and ODTCOMP .....	107
70	Single Channel DDRCVO Single Channel Routing Guidelines .....	108
71	DDR VTerm Plane .....	109
72	Single Channel 2-DIMM Decoupling .....	110
73	Single Channel 4-DIMM Decoupling .....	111
74	Signal Naming Convention on Both Sides of the Hub Interfaces .....	113
75	Hub Interface 2.0 Length Matching .....	116
76	Hub Interface 2.0 Routing Guidelines for Device Down Solutions .....	117
77	Hub Interface 2.0 Routing Guidelines for Hub Interface Connector Solutions .....	117
78	Hub Interface 2.0 with Locally Generated Voltage Divider Circuit .....	118
79	Hub Interface 2.0 RCOMP Circuits .....	119
80	8-Bit Hub Interface 1.5 Routing .....	120
81	Hub Interface 1.5 Locally Generated Reference Divider Circuits .....	121
82	Hub Interface 1.5 RCOMP Circuits .....	122
83	Typical PCI/PCI-X Bus Topology .....	125
84	Typical Hot-Plug Topology .....	126
85	PCI-X Riser Card Topology .....	127
86	Device Down Before PCI-X Riser Card Topology .....	127
87	Device Down After PCI-X Riser Card Topology .....	128
88	Device Down with Stub Before PCI-X Riser Card Topology .....	128
89	Two Devices Down Card Topology .....	129
90	Hot-Plug Clock Topology .....	129
91	No Hot-Plug Clock Topology .....	130
92	Loop Clock Topology .....	130
93	IDSEL Sample Implementation Circuit .....	131
94	Manually-Operated Retention Latch Sensor .....	134
95	Attention Button Implementation .....	135
96	Tri-State Buffer Circuit Example .....	138
97	MUX Circuit Example .....	138
98	Single-Slot Parallel SMBus Circuit .....	140



99	Reference Schematic for Single-Slot Parallel Mode.....	141
100	Dual-Slot Parallel SMBus Circuit.....	144
101	Reference Schematic for Dual-Slot Parallel Mode.....	145
102	Four-Slot Stutter Logic Implementation Example.....	147
103	Reference Schematic for Serial Mode.....	148
104	M66EN Isolation Switch Solution.....	150
105	M66EN Diode Solution.....	151
106	Combination Host-Side/Device-Side IDE Cable Detection.....	154
107	Connection Requirements for IDE Connector.....	155
108	Example Speaker Circuit.....	156
109	PCI Bus Layout Example.....	157
110	Suggested USB Downstream Power Connection.....	159
111	Intel® ICH3-S SMBus / SMLink® Interface.....	160
112	Unified VCC3_3 Architecture.....	161
113	High Power/Low Power Mixed VCC_SUSPEND/ VCC_CORE Architecture.....	161
114	RTCX1 and SUSCLK Relationship.....	163
115	RTC Connection When Not Using Internal RTC.....	163
116	Example of RTC External Circuitry.....	164
117	Platform LAN Connect.....	168
118	Point-to-Point Interconnect Guideline.....	169
119	LAN_CLK Routing Example.....	170
120	Routing a 90-Degree Bend.....	171
121	Ground Plane Separation.....	172
122	Intel® 82562ET/Intel® 82562EM Termination.....	176
123	Critical Dimensions for Component Placement.....	176
124	Termination Plane.....	178
125	ITP700FLEX Debug Port Signals.....	180
126	Processor Voltage Regulator Block Diagram.....	188
127	Power Delivery Example.....	189
128	Power On Sequencing Timing Diagram.....	194
129	VCCP Block Diagram.....	195
130	Voltage Regulator Multi-Phase Topology Example.....	197
131	Buck Voltage Regulator Example.....	197
132	High Current Path With Top MOSFET Turned ON.....	198
133	High Current Path During Abrupt Load Current Changes.....	198
134	High Current Path With Top and Bottom MOSFETs Turned Off (Dead Time).....	199
135	High Current Path With Bottom MOSFET(s) Turned ON.....	199
136	Intel® Pentium® M Processor GTLREF0 Voltage Divider Network.....	203
137	MCH Decoupling (Backside View).....	204
138	Filter Topology for VCCA1_2 (DDR Interface).....	205
139	Filter Topology for VCCAHI1_2 (Hub Interface).....	206
140	Filter Topology for VCCACPU1_2 (E7501 System Bus).....	206
141	Power Sequencing Requirement for MCH.....	206
142	Sample 2.5 V Output Enable Control Logic.....	207
143	Example 1.8 V/3.3 V Power Sequencing Circuit.....	208
144	Another Example 1.8 V/3.3 V Power Sequencing Circuit.....	209
145	Example 3.3 V/V5REF Sequencing Circuitry.....	209
146	Intel® P64H2 3.3 V PCI/PCI-X (V <sub>CC_3.3</sub> ) Capacitor Placement on Backside.....	213
147	Proper Decoupling Capacitor Placement with Respect to Vias.....	216
148	Serpentine Routing.....	217





149	Serpentine Spacing-Spacing to Reference Plane Height Ratio.....	217
150	Spread Spectrum Modulation Profile .....	219
151	Impact of Spread Spectrum Clocking on Radiated Emissions .....	220
152	Cancellation of H-fields Through Inverse Currents.....	220
153	Length Tuning Parameters .....	222
154	Signal Length Solution Space with One Strobe.....	223
155	Signal Length Solution Space with Two Strokes.....	223
156	Signal Length Solution Space with Maximum Tolerance Strokes .....	224
157	Signal Length Solution Space with Matched Strokes .....	224
158	Total Signal Length with Two Components .....	225
159	Package Trace Length Differences .....	228
160	Example of PLC Compensation on the Motherboard .....	229
161	Illustration of PLC Length Matching.....	230
162	CPU Like-Signals Grouped.....	234
163	MCH Like-Signals Grouped .....	234
164	MCH Fill .....	235
165	Signal Parallelism .....	236
166	Improper Via Sharing.....	237
167	Correct Via Sharing .....	238
168	Improper Necking Down .....	239
169	Correct Necking Down.....	240
170	Signal Crossing Plane Splits.....	241

## Tables

1	Reference Documents.....	19
2	Conventions and Terminology.....	21
3	Intel® Pentium® M Processor or Intel® E7501 Chipset Platform Peak Bandwidth Summary.....	29
4	Board Requirements.....	38
5	CK408 Clock Groups.....	39
6	Platform System Clock Reference.....	39
7	HOST_CLK[1:0]# Routing Guidelines.....	43
8	CLK66 Routing Guidelines.....	47
9	CLK33_ICH3-S Routing Guidelines.....	50
10	CLK33 Routing Guidelines for PCI Device Down.....	51
11	CLK33 Routing Guidelines for PCI Slot.....	51
12	CLK14 Routing Guidelines.....	52
13	USBCLK Routing Guidelines.....	53
14	System Bus Signal Groups.....	57
15	System Bus Routing Summary.....	58
16	Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector.....	61
17	2X and 4X Signal Groups.....	61
18	Intel® Pentium® M Processor System Bus Data Source Synchronous Signal Trace Length Match Mapping.....	62
19	Intel® Pentium® M Processor System Bus Source Synchronous Data Signal Routing Guidelines.....	63
20	Intel® Pentium® M Processor System Bus Address Source Synchronous Signal Trace Length Mismatch Mapping.....	63
21	Intel® Pentium® M Processor System Bus Source Synchronous Address Signal Routing Guidelines.....	64
22	Intel® Pentium® M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines.....	65
23	Layout Recommendations for Topology 1A.....	66
24	Layout Recommendations for Topology 1B.....	67
25	Layout Recommendations for Topology 1C.....	67
26	Layout Recommendations for Topology 2A.....	68
27	Layout Recommendations for Topology 2B.....	68
28	Layout Recommendations for Topology 3.....	69
29	ITP Signal Default Strapping When ITP Debug Port Not Used.....	71
30	DDR Channel Signal Groups.....	73
31	Trace Width to Impedance Requirements.....	74
32	DQ/CB to DQS Mapping.....	78
33	Dual Channel Source Synchronous Signal Group Routing Guidelines.....	80
34	Dual Channel Command Clock Pair Routing Guidelines.....	82
35	Dual Channel Source Clocked Signal Group Routing Guidelines.....	83
36	Dual Channel Chip Select Routing Guidelines.....	84
37	Dual Channel Clock Enable Routing Guidelines.....	86
38	Receive Enable Routing Guidelines.....	87
39	DDRCOMP Routing Guidelines.....	87
40	DDRCVO Routing Guidelines.....	90
41	Channel B Signal Terminations.....	96
42	Single Channel DQ/CB to DQS Mapping.....	97
43	Single Channel Source Synchronous Signal Group Routing Guidelines.....	98
44	Single Channel Command Clock Pair Routing Guidelines.....	100



45	Single Channel Source Clocked Signal Group Routing Guidelines.....	101
46	Single Channel Chip Select Routing Guidelines.....	102
47	Single Channel Clock Enable Routing Guidelines.....	103
48	Single Channel Receive Enable Routing Guidelines.....	104
49	DDRCOMP Routing Guidelines.....	105
50	DDRCVO Routing Guidelines.....	107
51	Hub Interface 2.0 Signal/Strobe Association.....	114
52	Hub Interface 2.0 Signal Groups.....	114
53	Hub Interface 2.0 Routing Parameters.....	114
54	Hub Interface 2.0 Reference Circuit Specifications.....	118
55	Hub Interface 2.0 RCOMP Resistor Values.....	119
56	Hub Interface 1.5 Signal Groups.....	120
57	Hub Interface 1.5 Routing Parameters.....	121
58	Hub Interface 1.5 Reference Circuit Specifications.....	121
59	Hub Interface 1.5 RCOMP Resistor Values.....	122
60	PCI/PCI-X Frequencies.....	123
61	Simulated Timing Critical Signals.....	124
62	PCI/PCI-X Mode and Frequency Ordering.....	124
63	Intel® P64H2 PCI/PCI-X Length Requirements.....	125
64	Intel® P64H2 Hot-Plug Length Requirements.....	126
65	PCI-X Riser Card Length Requirements.....	127
66	Device Down Before PCI-X Riser Card Length Requirements.....	127
67	Device Down After PCI-X Riser Card Length Requirements.....	128
68	Device Down with Stub Before PCI-X Riser Card Length Requirements.....	128
69	Two Devices Down Length Requirements.....	129
70	Hot-Plug Clock Routing Length Parameters.....	129
71	No Hot-Plug Clock Routing Length Parameters.....	130
72	Loop Clock Configuration Routing Length Parameters.....	131
73	SMBus Address Configuration.....	132
74	Hot-Plug Mode.....	136
75	Frequency Matrix for Non-Hot Plug Designs.....	137
76	Single-Slot Parallel Mode Hot-Plug Signal Table.....	138
77	Hot-Plug Controller Output Signal Reset Values.....	139
78	Dual-Slot Parallel Mode Hot-Plug Signals Table.....	143
79	Shift Register Input Data.....	147
80	Bus Capacitance Reference Chart.....	162
81	Bus Capacitance/Pull-Up Resistor Relationship.....	162
82	Internal LAN Layout Guidelines.....	168
83	LAN Design Guide Section Reference.....	168
84	LCI Routing Parameter Summary.....	170
85	Recommended ITP700FLEX Signal Terminations.....	183
86	Power Summary.....	191
87	VID vs. V <sub>CC_CORE</sub> Voltage.....	193
88	V <sub>CC_CORE</sub> Decoupling Guidelines.....	202
89	VCCP Decoupling Guidelines.....	202
90	Intel® ICH3-S Power Rail Terminology.....	210
91	Intel® ICH3-S Decoupling Recommendations.....	210
92	Intel® P64H2 Max Sustained Currents.....	212
93	Decoupling Capacitor Recommendations.....	212
94	Intel® Pentium® M Processor Signal Package Lengths.....	232



95	Processor Schematic Checklist .....	243
96	MCH Schematic Checklist .....	248
97	Intel® ICH3-S Schematic Checklist.....	252
98	Intel® P64H2 Schematic Checklist .....	260
99	CK408 Schematic Checklist .....	265
100	Processor Layout Checklist .....	267
101	Intel® E7501 Chipset MCH Layout Checklist.....	271
102	Intel® ICH3-S Layout Checklist.....	275
103	Intel® P64H2 Layout Checklist .....	279



## Revision History

Date	Revision	Description
January 2007	007	Updated Table 1, "Reference Documents" on page 19.
August 2004	006	Added support for Intel® Pentium® M Low Voltage 738 Processor.
June 2004	005	Added support for the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 cache Updated recommendation for TEST[1] pin.
July 2003	004	Changes to the command clock and chip select routing in the Memory Interface Guidelines chapter.
June 2003	003	In chapter 13 section 13.1 table 95 (Sheet 4 of 5), recommendation for TEST[3:1] should be No Connect. For testing purposes leave stuffing options to pull-down to Vss.
		In chapter 6 section 6.4.1 table 41, added text to state CMDCLK_B[3:0] and CMDCLK_B[3:0]# signals may be left as No Connect (no termination required).
April 2003	002	In part 2 of 4 of the ICH3 schematics (PDF page 322, schematic page 40), the PSI# signal was moved from GPIO21 (output only) to GPIO6 (input only).
April 2003	001	Initial release of this document.



# Introduction

# 1

This design guide documents Intel’s design recommendations for systems based on the Intel® Pentium® M processor or the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache and Intel® E7501 Chipset. In addition to providing board design recommendations (e.g., layout and routing guidelines), this document addresses system design issues (e.g., power delivery).

Carefully follow the design information, board schematics, debug recommendations, and system checklists provided in this document. These design guidelines have been developed to ensure maximum flexibility for board designers while reducing the risk of board related issues.

Note that the guidelines recommended in this document are based on experience, simulation work and platform validation completed at Intel while developing the Intel® Pentium® M Processor and Intel® E7501 Chipset-based systems. Recommendations are subject to change.

Board designers may use the associated Intel schematics as a reference. While the schematics cover a specific design implementation, the core schematics remain the same for most Intel® Pentium® M Processor / Intel® E7501 Chipset-based platforms. The schematic set provides a reference schematic for each Intel® E7501 Chipset component as well as common motherboard options. Additional flexibility is possible through other permutations of these options and components.

**Note:** Unless otherwise noted, all design considerations for the Intel® Pentium® M Processor may also be used for the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache. Please refer to the *Intel® Pentium® M Processor Datasheet* and *Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache Datasheet* for detailed processor information.

## 1.1 Reference Documents

**Table 1. Reference Documents (Sheet 1 of 2)**

Document	Document Number/Source
<i>Intel® Pentium® M Processor Datasheet</i>	<a href="http://www.intel.com/design/chipsets/datashts/252612.htm">http://www.intel.com/design/chipsets/datashts/252612.htm</a>
<i>Intel® Pentium® M Processor Specification Update</i>	<a href="http://www.intel.com/design/intarch/specupdt/252665.htm">http://www.intel.com/design/intarch/specupdt/252665.htm</a>
<i>Intel® Pentium® M Processor Thermal Design Guide for Embedded Applications</i>	<a href="http://www.intel.com/design/intarch/designgd/273885.htm">http://www.intel.com/design/intarch/designgd/273885.htm</a>
<i>CK-408 Clock Synthesizer/Driver Specification</i>	Contact your Intel Field Representative
<i>CK-408B Clock Synthesizer/Driver Specification</i>	Contact your Intel Field Representative
<i>ITP700 Debug Port Design Guide</i>	<a href="http://www.intel.com/design/Xeon/guides/249679.htm">http://www.intel.com/design/Xeon/guides/249679.htm</a>
<i>Intel® Pentium® M Debug Port Design Guide</i>	Contact your Intel Field Representative
<i>Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet</i>	<a href="http://developer.intel.com/design/chipsets/e7500/datashts/290733.htm">http://developer.intel.com/design/chipsets/e7500/datashts/290733.htm</a>

**Table 1. Reference Documents (Sheet 2 of 2)**

Document	Document Number/Source
<i>Intel® PCI-64 Hub 2 (P64H2) Thermal and Mechanical Design Guidelines</i>	<a href="http://developer.intel.com/design/chipsets/designex/252175.htm">http://developer.intel.com/design/chipsets/designex/252175.htm</a>
<i>Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet</i>	<a href="http://developer.intel.com/design/chipsets/e7500/datashts/290732.htm">http://developer.intel.com/design/chipsets/e7500/datashts/290732.htm</a>
<i>PCI Bus Power Management Interface Specification, Revision 1.1</i>	<a href="http://www.pcisig.com/specifications/conventional/pci_bus_power_management_interface">http://www.pcisig.com/specifications/conventional/pci_bus_power_management_interface</a>
<i>PCI Local Bus Specification, Revision 2.2</i>	<a href="http://www.pcisig.com/specifications/conventional">http://www.pcisig.com/specifications/conventional</a>
<i>PCI Hot Plug Specification, Revision 1.1</i>	<a href="http://www.pcisig.com/specifications/conventional/pci_hot_plug">http://www.pcisig.com/specifications/conventional/pci_hot_plug</a>
<i>PCI-to-PCI Bridge Architecture Specification, Revision 1.1</i>	<a href="http://www.pcisig.com/specifications/conventional/pci_to_pci_bridge_architecture">http://www.pcisig.com/specifications/conventional/pci_to_pci_bridge_architecture</a>
<i>PCI-X Specification, Revision 1.0a</i>	<a href="http://www.pcisig.com/specifications/pcix_20/pci_x">http://www.pcisig.com/specifications/pcix_20/pci_x</a>
<i>PCI Standard Hot-Plug Controller and Subsystem Specification, Revision 1.0</i>	<a href="http://www.pcisig.com/specifications/conventional/pci_hot_plug">http://www.pcisig.com/specifications/conventional/pci_hot_plug</a>
<i>System Management Bus Specification (SMBus), Revision 1.1</i>	<a href="http://www.smbus.org/specs/">http://www.smbus.org/specs/</a>
<i>Universal Serial Bus Specification, Revision 1.1</i>	<a href="http://www.usb.org/developers/docs/">http://www.usb.org/developers/docs/</a>
<i>AP-728 Intel® ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions</i>	<a href="http://developer.intel.com/design/chipsets/aplnots/292276.htm">http://developer.intel.com/design/chipsets/aplnots/292276.htm</a>
<i>Intel® E7501 Chipset Memory Controller Hub (MCH) Datasheet</i>	<a href="http://www.intel.com/design/chipsets/datashts/251927.htm">http://www.intel.com/design/chipsets/datashts/251927.htm</a>
<i>Intel® E7500/E7501/E7505 Chipset Thermal Design Guide</i>	<a href="http://www.intel.com/design/chipsets/e7500/guides/298647.htm">http://www.intel.com/design/chipsets/e7500/guides/298647.htm</a>
<i>Intel® E7500 and Intel® E7501 Chipsets MCH Thermal Design Guide for Embedded Applications</i>	<a href="http://developer.intel.com/design/chipsets/e7501/guides/273819.htm">http://developer.intel.com/design/chipsets/e7501/guides/273819.htm</a>
<i>Distinguishing Between Single-Rank and Double-Rank Registered DDR DIMM Modules Application Note (AP-727)</i>	<a href="http://developer.intel.com/design/chipsets/aplnots/292275.htm">http://developer.intel.com/design/chipsets/aplnots/292275.htm</a>
<i>Intel® Pentium® M Processor on the 90 nm Process with 2-MB L2 Cache Datasheet</i>	<a href="http://developer.intel.com/design/mobile/datashts/302189.htm">http://developer.intel.com/design/mobile/datashts/302189.htm</a>
<i>Intel® Pentium® M Processor on the 90 nm Process with 2-MB L2 Cache Specification Update</i>	<a href="http://developer.intel.com/design/mobile/specupdt/302209.htm">http://developer.intel.com/design/mobile/specupdt/302209.htm</a>

**Note:** Contact your Intel Field Representative for additional reference documentation.



## 1.2 Terminology

This section defines terminology used throughout the design guide.

**Table 2. Conventions and Terminology (Sheet 1 of 4)**

Terminology	Description
Aggressor	A network that transmits a coupled signal to another network.
AGTL+	The processor system bus uses a bus technology called Assisted Gunning Transceiver Logic (AGTL+). AGTL+ buffers are open-drain, and require pull-up resistors to provide the high logic level and termination. AGTL+ output buffers differ from GTL+ buffers with the addition of an active pMOS pull-up transistor to assist the pull-up resistors during the first clock of a low-to-high voltage transition.
Asynchronous GTL+	Legacy input signals such as A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PWRGOOD, SMI#, SLP#, and STPCLK# utilize GTL+ input buffers. Legacy output signals (FERR# and IERR#) and non-AGTL+ signals (THERMTRIP# and PROCHOT#) also utilize GTL+ output buffers. All of these signals follow the same DC requirements as AGTL+ signals, however the outputs are not actively driven high (during a logical 0 to 1 transition) by the processor (the major difference between GTL+ and AGTL+). These signals do not have setup or hold time specifications in relation to BCLK[1:0], and are therefore referred to as Asynchronous GTL+ Signals. All of the Asynchronous GTL+ signals must be asserted for at least two BCLKs in order for the processor to recognize them.
Bus Agent	A component or group of components that, when combined, represent a single load on the system bus.
Core Power	Core power refers to a power rail that is on only during full-power operation. These power rails are on when the active-low PSON signal is asserted to the power supply. The core power rails that are distributed directly from the power supply are: +12 V, +5 V, and +3.3 V.
Crosstalk	The reception on a victim network of a signal imposed by aggressor network(s) through inductive and capacitive coupling between the networks. <ul style="list-style-type: none"> <li>Backward Crosstalk – Coupling that creates a signal in a victim network that travels in the opposite direction as the aggressor's signal.</li> <li>Forward Crosstalk – Coupling that creates a signal in a victim network that travels in the same direction as the aggressor's signal.</li> <li>Even Mode Crosstalk – Coupling from a signal or multiple aggressors when all the aggressors switch in the same direction that the victim is switching.</li> <li>Odd Mode Crosstalk – Coupling from a signal or multiple aggressors when all the aggressors switch in the opposite direction that the victim is switching.</li> </ul>
Derived Power	A derived power rail is any power rail that is generated from another power rail using an on-board voltage regulator. For example, +2.5 V is derived from a +5 V power rail using a voltage regulator.
Uni-Processor (UP)	Used to specify a system configuration using one processor.
Electromagnetic Compatibility (EMC)	The successful operation of electronic equipment in its intended electromagnetic environment.
Electromagnetic Interference (EMI)	Electromagnetic radiation from an electrical source that exceeds the federally regulated limits.

Table 2. Conventions and Terminology (Sheet 2 of 4)

Terminology	Description
Flight Time	<p>Flight time is a term in the timing equation that includes the signal propagation delay, any effects the system has on the <math>T_{CO}</math> of the driver, plus any adjustments to the signal at the receiver needed to ensure the setup time of the receiver. More precisely, flight time is defined as:</p> <ul style="list-style-type: none"> <li>The time difference between a signal at the input pin of a receiving agent crossing the switching voltage (adjusted to meet the receiver manufacturer's conditions required for AC timing specifications i.e., ringback, etc.) and the output pin of the driving agent crossing the switching voltage when only the driver may drive a test load used to specify the driver's AC timings.</li> <li>Maximum and Minimum Flight Time – Flight time variations are caused by many different parameters. The more obvious causes include variation of the board dielectric constant, changes in load condition, crosstalk, power noise, variation in termination resistance, and differences in I/O buffer performance as a function of temperature, voltage, and manufacturing process. Some less obvious causes include effects of Simultaneous Switching Output (SSO) and packaging effects.</li> <li>Maximum flight time is the largest acceptable flight time that a network experiences under all conditions.</li> <li>Minimum flight time is the smallest acceptable flight time that a network experiences under all conditions.</li> </ul>
Full-power	During full-power operation, all components on the motherboard remain powered. Note that full-power operation includes both the full-on operating state, and the S1 (processor stop-grant) state.
GTLREF	Reference voltage for AGTL+ input pins.
Intel® x4 SDDC	<p>Intel® x4 Single Device Data Correction - DDR Memory correction methodology:</p> <ul style="list-style-type: none"> <li>Dual channel mode - corrects any number of errors contained in a 4-bit nibble and detects all errors contained entirely within two 4-bit nibbles.</li> <li>Single Channel mode - corrects single bit errors contained in a 4-bit nibble and detects single bit errors contained entirely within two 4-bit nibbles</li> </ul>
X/Y	Format used to signify trace width and space width. X = width and Y = space.
X:Y	Format used to signify trace width and space width <b>ratio</b> . X = width and Y = space.
Inter-Symbol Interference (ISI)	The effect of a previous signal (or transition) on the interconnect delay. For example, when a signal is transmitted down a line, and the reflections due to the transition have not completely dissipated, the following data transition launched onto the bus is affected. ISI is dependent upon frequency, time delay of the line, and the reflection coefficient at the driver and receiver. ISI may impact both timing and signal integrity.
Network	The network is the trace of a Printed Circuit Board (PCB) that completes an electrical connection between two or more components.
Overshoot	The maximum voltage observed for a signal at the device pad, measured with respect to VCC.
Pad	The electrical contact point of a semiconductor die to the package substrate. A pad is only observable in simulations.
Pentium M processor	The Intel® Pentium® M Processor or the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache. Both processors share a common design guide.
Pin/Ball	The contact point of a component package to the traces on a substrate, such as the motherboard. Signal quality and timings may be measured at the pin.

**Table 2. Conventions and Terminology (Sheet 3 of 4)**

Terminology	Description
Power-Good	Power-Good, PWRGOOD, or CPUPWRGOOD (an active high signal) indicates that all of the system power supplies and clocks are stable. PWRGOOD should go active a predetermined time after system voltages are stable and should go inactive as soon as any of these voltages fail their specifications.
Power Rails	A power supply has five power rails: +12 V, -12 V, +5 V, +3.3 V, and +5 VSB. In addition to these power rails from the power supply, several other power rails are derived on the motherboard by on-board regulators.
Ringback	The voltage to which a signal changes after reaching its maximum absolute value. Ringback may be caused by reflections, driver oscillations, or other transmission line phenomena.
PSB	The processor system bus is the bus that connects the processor to the MCH.
Setup Window	The time between the beginning of Setup to Clock (TSU_MIN) and the arrival of a valid clock edge. This window may be different for each type of bus agent in the system.
Simultaneous Switching Output (SSO)	Effects which are differences in electrical timing parameters and degradation in signal quality. This is caused by multiple signal outputs simultaneously switching voltage levels in the opposite direction from a single signal or in the same direction. These are called odd mode and even mode switching, respectively. This simultaneous switching of multiple outputs creates higher current swings that may cause additional propagation delay ("push-out") or a decrease in propagation delay ("pull-in"). These SSO effects may impact the setup and/or hold times and are not always taken into account by simulations. System timing budgets should include margin for SSO effects.
Standby Power Rail	Standby power is supplied by the power supply during times when the system is powered down. The purpose is to maintain functions that always need to be enabled, such as the date and time-of-day within the BIOS. The power supply provides a +5 VSB power rail.
Stub	The branch from the bus trunk terminating at the pad of an agent.
Trunk	The main connection, excluding interconnect branches, from one end agent pad to the other end agent pad.
Undershoot	The minimum voltage extending below VSS observed for a signal at the device pad.
CPU_VCC	CPU_VCC is the core power for the processor. The system bus is terminated to CPU_VCC.
Victim	A network that receives a coupled crosstalk signal from another network is called the victim network.
Voltage Regulator Down (VRD)	A VRD refers to a processor voltage regulator which is placed directly onto the system motherboard.
Voltage Regulator Module (VRM)	A VRM refers to a processor voltage regulator which is designed on an add-in card that interfaces with the system design through a connector on the platform.
MCH	A component of the Intel® E7501 Chipset, the Intel® E7501 Memory Controller Hub contains an integrated processor and DRAM interface.
Intel ICH3-S	A component of the Intel E7501 chipset, the Intel® 82801CA I/O Controller Hub 3-S contains the primary PCI interface, LPC interface, USB, ATA-100, and other legacy functions.

**Table 2. Conventions and Terminology (Sheet 4 of 4)**

Terminology	Description
Intel P64H2	A component of the Intel E7501 chipset, the Intel® 82870P2 PCI / PCI-X 64-bit Hub 2 Bus Controller.
Hub Interface (HI)	Intel high speed proprietary hub interconnect, known as the Hub Interface (HI), that interfaces the Intel E7501 chipset to the Intel® ICH3-S and Intel® P64H2.
In Target Probe (ITP)	In Target Probe - A debug tool that is needed to debug BIOS, logic, signal integrity, general software, and hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in a platform.

## 1.3 System Overview

The Intel® E7501 Chipset is Intel’s server/embedded chipset validated for use with the Intel® Pentium® M Processor and the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache. The chipset architecture provides the performance and feature-set required for uni-processor based servers in the entry-level and mid-range, front-end, and general-purpose server and embedded market segments. A chipset component interconnect, the Hub Interface 2.0 (HI2.0), is designed into the Intel® E7501 Chipset to provide more efficient communication between chipset components for high-speed I/O. Each HI2.0 provides 1.066 Gbytes/s I/O peak bandwidth. The Intel® E7501 MCH has three HI2.0 connections, delivering 3.2 Gbytes/s peak bandwidth for high-speed I/O, which may be used for PCI/PCI-X bridges. The system bus is used to connect the processor with the Intel® E7501 Chipset. The Intel® Pentium® M Processor system bus uses a 400 MHz transfer rate for data transfers, delivering 3.2 Gbytes/s. The Intel® E7501 Chipset architecture supports a 144-bit wide, 200 MHz DDR memory interface also capable of transferring data at 3.2 Gbytes/s.

In addition to these performance features, Intel® E7501 Chipset-based platforms also provide the RASUM (Reliability, Availability, Serviceability, Usability, and Manageability) features required for entry-level and mid-range servers. These features include: Intel® x4 Single Device Data Correction (x4 SDDC) technology ECC for memory, ECC for all high-performance I/O, out-of-band manageability through SMBus target interfaces on all chipset components, memory scrubbing and auto-initialization, processor thermal monitoring, and Hot-Plug PCI. For a complete list of the features on this platform, refer to the component datasheets listed in [Table 1](#).

### 1.3.1 Intel® Pentium® M Processor

The Intel® Pentium® M Processor is a high performance, lower voltage processor with several micro-architectural enhancements over existing Intel mobile processors. Some key features of the Intel® Pentium® M processor micro-architecture include Dynamic Execution, data pre-fetch logic, 400-MHz source-synchronous Intel® Pentium® M processor system bus, on-die 1-Mbyte second level (L2) cache with Advanced Transfer Cache Architecture, Streaming SIMD Extensions 2 (SSE2), and Enhanced Intel® SpeedStep® technology.

The Intel® Pentium® M Processor system bus uses a source-synchronous transfer of address and data to improve performance and enables addressing at 2X the system bus frequency and data transfers at 4X the system bus frequency of 100 MHz. This allows the 400 MHz system bus support to transfer data at 3.2 Gbytes/s.

The Intel® Pentium® M Processor with 1-Mbyte L2 cache includes the advanced micro-architecture features described in the following sections:

### 1.3.1.1 Architectural Features

- Supports Intel Architecture with Dynamic Execution
- High performance, low-power core
- On-die, primary 32-kbyte instruction cache and 32-kbyte write-back data cache
- On-die, 1-MByte second level cache with Advanced Transfer Cache Architecture
- Advanced Branch Prediction and Data Prefetch Logic
- Streaming SIMD Extensions 2 (SSE2)
- 400-MHz, Source-Synchronous Processor System Bus
- Advanced Power Management features including Enhanced Intel® SpeedStep® Technology

### 1.3.1.2 Packaging/Power

- 479-ball Micro-FCBGA packages
- 478-pin Micro-FCPGA packages
- VCC-CORE: 1.484 V (highest frequency mode) to 0.956 V (lowest frequency mode)
- VCCA (1.8 V)
- VCCP (1.05 V)

### 1.3.1.3 Enhanced Intel® SpeedStep® Technology

The Intel® Pentium® M Processor features Enhanced Intel® SpeedStep® Technology. Unlike previous implementations of Intel SpeedStep technology, this technology enables the processor to switch between multiple frequency and voltage points instead of two. This will enable superior performance with optimal power savings. Switching between states is software controlled unlike previous implementations where the GHI# pin is used to toggle between two states. Following are the key features of Enhanced Intel SpeedStep technology:

- Multiple frequency and voltage operating points provide optimal performance at the lowest power.
- Frequency and voltage selection is software controlled by writing to processor MSRs (Model Specific Registers) thus eliminating chipset dependency.
  - If the target frequency is higher than the current frequency, Vcc is ramped up by placing a new value on the VID pins and the PLL then locks to the new frequency.
  - If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the Vcc is changed through the VID pin mechanism.
  - Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until its completion.
- The processor controls voltage ramp rates internally to ensure glitch free transitions.
- Low transition latency and large number of transitions possible per second.
  - Processor core (including L2 cache) is unavailable for up to 10 μs during the frequency transition.
  - The bus protocol (BNR# mechanism) is used to block snooping.

- No bus master arbiter disable required prior to transition and no processor cache flush necessary.
- Improved Intel Thermal Monitor mode.
  - When the on-die thermal sensor indicates that the die temperature is too high, the processor may automatically perform a transition to a lower frequency/voltage specified in a software programmable MSR.
  - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up transition to the previous frequency/voltage point occurs.
  - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system level thermal management.

### 1.3.2 Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache

All features of the Intel Pentium M processor are supported by the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache. The processors also utilize the same package and footprint. This section only lists the additional on-die enhancements. For more details, see the *Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache Datasheet*.

New features on the Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 Cache include:

- On-die 2-MB second level cache
- Strained silicon process technology
- Voltage and Power Changes:
  - Intel® Pentium® M Processor 745 (90nm, 2MB L2 Cache, 1.8GHz, 400MHz FSB):
    - $V_{CC-CORE (HFM)}$ : 1.276V – 1.340V
    - $V_{CC-CORE (LFM)}$ : 0.988V
    - $V_{CCA}$ : 1.8V only
    - TDP: 21 W
  - Intel® Pentium® M Processor Low Voltage 738 (90 nm, 2 MB L2 Cache, 1.4 GHz, 400 MHz FSB):
    - $V_{CC-CORE (HFM)}$ : 1.052 V
    - $V_{CC-CORE (LFM)}$ : 0.956 V
    - $V_{CCA}$ : 1.8 V and 1.5 V supported
    - TDP: 10 W

### 1.3.3 Intel® E7501 Chipset

The Intel® E7501 Chipset consists of three major components:

- The Intel® E7501 Chipset Memory Controller Hub (referred to throughout this document as the MCH).
- The Intel® 82801CA I/O Controller Hub 3 (hereafter referred to as ICH3-S).
- The Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (abbreviated to Intel® P64H2).

The chipset components communicate through Hub Interfaces (HIs). The MCH provides four Hub Interface connections: one HI1.5 for the ICH3-S and three HI2.0s for high-speed I/O using Intel P64H2 components. The Hub Interfaces are point-to-point and therefore only support two components (the MCH plus one I/O device). Therefore, the system supports a maximum of three Intel P64H2 devices.

#### 1.3.3.1 Intel® E7501 Memory Controller Hub (MCH)

The MCH is a 1005-ball FC-BGA package. For this platform, the MCH supports the following functionality:

- Platform System Bus:
  - Supports single Intel® Pentium® M Processor at 100 MHz (x4 transfers) - use 400 MHz system bus (2X address, 4X data)
  - Supports PSB peak bandwidth of 3.2 Gbytes/s (400 MHz)
  - Supports Intel Pentium M processor 32-bit system bus addressing model
  - 12 deep in-order queue, two deep defer queue
- Platform Memory Bus:
  - Single or dual channel DDR memory support
  - 144-bit wide, DDR200 memory interface with memory peak bandwidth of 3.2 Gbytes/s
  - Supports x72, ECC, registered DDR200 using 128-Mb, 256-Mb and 512-Mb DRAMs
  - Supports a maximum of 4 Gbytes of memory
  - Error correction:
    - Dual Channel supports Single 4-bit Error Correct, Double 4-bit Error Detect (S4EC/D4ED) using Intel® x4 Single Device Data Correction (x4 SDDC)
    - Single Channel supports Single bit Error Correct, Double bit Error Detect (SEC/DED) using Intel® x4 Single Device Data Correction (x4 SDDC)
  - Supports up to 32 simultaneous open pages
- I/O:
  - Provides Hub Interface 1.5 (HI1.5) connection for ICH3-S (Hub Interface\_A):
    - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
    - 8-bit wide, 66 MHz base clock, 4X data transfer
    - Parallel termination mode for longer trace lengths
    - 64-bit inbound addressing, 32-bit outbound addressing
  - Provides three Hub Interface 2.0 (HI2.0) Connections for Intel P64H2 devices (Hub Interfaces B, C and D):

- 1.066 Gbytes/s point-to-point connection per HI2.0 for I/O bridges with ECC protection for up to 3.2 Gbytes/s bandwidth when three devices are used
- 16-bit wide, 66 MHz base clock, 8X data transfer
- Parallel termination mode for longer trace lengths
- 64-bit inbound addressing, 32-bit outbound addressing

- Power Management:
  - Supports C0, C1, C2, S0, S1, and S5 power states (**Does not** support C3, C4, S2, S3 and S4 states)

### 1.3.3.2 I/O Controller Hub 3 (Intel® 82801CA ICH3-S) Features

The I/O Controller Hub 3 (ICH3-S) provides the legacy I/O subsystem for Intel® E7501 Chipset-based platforms. Additionally, it integrates many advanced I/O functions. The ICH3-S includes the following features:

- Provides Hub Interface 1.5 connection to MCH:
  - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
  - 8-bit wide, 66 MHz base clock, 4X data transfer
  - Parallel termination mode for longer trace lengths
  - 64-bit inbound addressing, 32-bit outbound addressing
- Two channel ultra ATA/100 bus master IDE controller
- Three Universal Host Controller Interface (UHCI) USB 1.1 compliant host controllers (capabilities for six ports)
- I/O APIC
- *System Management Bus (SMBus) Specification*, Version 2.0 compliant controller
- Low Pin Count (LPC) interface
- *AC'97 Component Specification*, Revision 2.2, compliant interface
- *PCI Local Bus Specification*, Revision 2.2, compliant interface
- Integrated LAN controller

### 1.3.3.3 PCI/PCI-X 64-bit Hub 2 (Intel® P64H2) Features

The Intel® P64H2 provides PCI/PCI-X, high-performance I/O capabilities including:

- 16-bit Hub Interface 2.0 Connection to MCH:
  - 1.066 Gbytes/s point-to-point connection for I/O bridges with ECC protection
  - 16-bit wide, 66 MHz base clock, 8X data transfer
  - Parallel termination mode for longer trace lengths
  - 64-bit inbound addressing, 32-bit outbound addressing
- Two independent, 64-bit PCI/PCI-X interfaces:
  - *PCI-X Specification*, Revision 1.0, compliant
  - *PCI Local Bus Specification*, Revision 2.2, compliant



- *PCI-PCI Bridge Architecture Specification*, Revision 1.1, compliant
- *PCI Hot-Plug Specification*, Revision 1.1, compliant
- One PCI Hot-Plug Controller (PHPC) per PCI/PCI-X interface
- One IOxAPIC per PCI/PCI-X Interface (16 external, eight internal interrupts)
- SMBus target for access to all internal PCI registers

### 1.3.4 Peak Bandwidth Summary

Table 3 describes the clock maximum speed, sample rate, and peak bandwidth for each of the interfaces in the Intel® E7501 Chipset-based platform.


**Table 3. Intel® Pentium® M Processor or Intel® E7501 Chipset Platform Peak Bandwidth Summary**

Interface	Clock Speed (MHz)	Samples per Clock	Data Width (Bytes)	Bandwidth (Mbytes/s)
System Bus (Data)	100	4	8	3200
DDR Interface <ul style="list-style-type: none"> <li>• Dual Channel</li> <li>• Single Channel</li> </ul>	100	2	16	3200 (Dual Channel) 2200 (Single Channel)
Hub Interface A	66	4	1	266
Hub Interface B, C, D	66	8	2	1066
PCI-X	133	1	8	1066

### 1.3.5 System Configurations

Figure 1 illustrates an example Intel® E7501 Chipset-based system configuration for server or embedded platforms using the Intel® Pentium® M Processor.

Figure 1. Intel® Pentium® M Processor and Intel® E7501 Chipset-Based System Configuration Example



# Component Quadrant Layout

---

# 2


The following figures show only general quadrant information, not exact component pin count. Designers should use only the exact pin assignment to conduct routing analyses. Reference the following documents for exact pin assignment information.

- *Intel<sup>®</sup> Pentium<sup>®</sup> M Processor Datasheet*
- *Intel<sup>®</sup> Pentium<sup>®</sup> M Processor on the 90 nm process with 2-MB L2 cache Datasheet*
- *Intel<sup>®</sup> 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet*
- *Intel<sup>®</sup> PCI-64 Hub 2 (P64H2) Datasheet*
- *Intel<sup>®</sup> E7501 Memory Controller Hub (MCH) Datasheet*

## 2.1 Intel® Pentium® M Processor Quadrant Layout

Figure 2 shows the top view of the Intel® Pentium® M Processor quadrant layout.


Figure 2. Intel® Pentium® M Processor Quadrant Layout (Top View)



## 2.2 Intel® E7501 Chipset MCH Quadrant Layout

Figure 3 shows the top view of the Intel® E7501 Chipset MCH quadrant layout.


Figure 3. Intel® E7501 Chipset MCH Quadrant Layout (Top View)



## 2.3 Intel® ICH3-S Quadrant Layout

Figure 4 shows the top view of the Intel® ICH3-S quadrant layout.


Figure 4. Intel® ICH3-S Quadrant Layout (Top View)



## 2.4 Intel® P64H2 Quadrant Layout

Figure 5 shows the top view of the Intel® P64H2 quadrant layout.

Figure 5. Intel® P64H2 Quadrant Layout (Top View)







# Baseboard Requirements

# 3

This chapter summarizes the stack-up used for all platform simulations and the placement of components on the motherboard.


## 3.1 Platform Stack-Up

Figure 6 shows the recommended 10 layer platform stack-up. All layers are 1 oz copper. The processor requires 2 oz of copper to deliver power and 2 oz of copper to deliver ground.

Route signal layers as microstrip on layers 1 and 10. Route signal layers as asymmetric stripline on layers 3, 5, 6 and 8. The signal layers must reference ground on layers 2, 4, 7 or 9 only. Route signals on layers 5 and 6 orthogonally with respect to routes on signal layers to reduce crosstalk between the layers.

Intel strongly recommends that system designers use the stack-up shown in Figure 6 and recommendations in Table 4 when designing their boards. Intel realizes numerous ways exist to achieve these targeted impedance tolerances; contact your board vendor for these specifics. Intel encourages platform designers to perform comprehensive simulation analysis to ensure all timing specifications are met. This is particularly important when a design deviates from the design guidelines provided.

**Figure 6. Ten Layer Stack-up, 50 Ω Board with 5-Mil Traces**



**Table 4. Board Requirements**

Board Factor	Recommendation
Material	<ul style="list-style-type: none"> <li>Standard FR4 Tg 170 Epoxy.</li> </ul>
Impedance Requirements	<ul style="list-style-type: none"> <li>50 <math>\Omega</math> impedance <math>\pm</math> 10% Layers 1, 3, 5, 6, 8 and 10 (except lower left corner SCSI interface).</li> <li>SCSI interface 83 <math>\Omega</math> single-ended, 122 <math>\Omega</math> differential pair <math>\pm</math> 10% (layer 1 reference layer 3 and layer 10 reference layer 8 using the reference stack-up).</li> </ul>
Etch	<ul style="list-style-type: none"> <li>5-mils trace width and space minimum inner/outer.</li> </ul> <p><b>SCSI interface:</b> 6-mils separation within a pair, 20-mils space between adjacent pairs.</p>
Finished Via Size	<ul style="list-style-type: none"> <li>Minimum via size is 0.014 mil, finished in a 0.025-mil land with 0.035-mil antipad.</li> <li>Approximately 15,000 plated through holes total.</li> </ul>
Finish	<ul style="list-style-type: none"> <li>Solder Mask On Bare Copper (SMOBC)</li> </ul>
Soldermask Type	<ul style="list-style-type: none"> <li>SM-840 minimum web 0.004 mils.</li> </ul>
Fabrication	<ul style="list-style-type: none"> <li>Edge Routed.</li> </ul>
Component Technology	<ul style="list-style-type: none"> <li>Through hole / SMT.</li> <li>QFP, BGA, front side.</li> <li>Discrete 0603, 0805 back side.</li> </ul>

## 3.2 Processor Thermal Solution Placement and Recommended Keep-Outs

For thermal solution mechanical keep-outs in embedded form factors please refer to the *Intel® Pentium® M Processor for Embedded Applications Thermal Design Guide*.

# Platform Clock Routing Guidelines 4

## 4.1 Platform Clock

To minimize jitter, improve routing, and reduce cost, Intel® E7501 chipset-based systems should use a single chip clock solution, the CK408 or CK408B. The difference between the CK408 and the CK408B is the CK408B provides one additional 100 MHz differential outputs pair. The clock chip provides three (CK408) or four (CK408B) 100 MHz differential output pairs for the processor and MCH, including the ITP connector, and six 66 MHz speed clocks that drive all I/O buses. Figure 7 illustrates the clock architecture. Table 5 presents the CK408 clock groups. Table 6 presents the platform system clock reference. For more information on CK408 or CK408B compliance, contact your Intel representative.

**Table 5. CK408 Clock Groups**

Clock Group Name	Frequency (MHz)	Receiver
Host_CLK	100	Processor, Debug Port and MCH
CLK66	66	MCH, Intel® ICH3-S, and Intel® P64H2
CLK33_ICH3-S	33	Intel ICH3-S
CLK14	14.318	Intel ICH3-S and SIO
CLK33	33	PCI Connector, SIO, BMC, and FWH
USBCLK	48	Intel ICH3-S

**Table 6. Platform System Clock Reference (Sheet 1 of 2)**


Clock Group	CK-408 Pin	Component	Component Pin Name
Host_CLK	CPUCLKT<3>	Debug Port	CPUCLKT<3>
	CPUCLKC<3>	Debug Port	CPUCLKC<3>
	CPUCLKT<0>	Processor	CPUCLKT<0>
	CPUCLKC<0>	Processor	CPUCLKC<3>
	CPUCLKT<2>	MCH	CPUCLKT<2>
	CPUCLKC<2>	MCH	FSB_HCLKINN
CLK66	66BUF	MCH	66IN
		Intel® ICH3-S	CLK66
		Intel® P64H2	CLK66
CLK33_ICH3-S	PCIF	Intel ICH3-S	PCICLK
CLK14	REF0	Intel ICH3-S	CLK14
		SIO	CLOCKI
		PCI Video Down	REFCLK
		LPC	LPC_CLK



**Table 6. Platform System Clock Reference (Sheet 2 of 2)**

Clock Group	CK-408 Pin	Component	Component Pin Name
CLK33	PCI	32-bit PCI Connector	CLK
		PCI Video Down	CLK
		LPC Clock	CLK
		FWH	CLK
		SIO	PCI_CLK
USBCLK	USB-48MHZ	Intel ICH3-S	CLK48

Figure 7. System Clocking Diagram Example



## 4.2 HOST\_CLK Clock Group

The clock synthesizer provides four sets of 100 MHz differential clock outputs. For this platform three sets of 100 MHz differential clock outputs are used. The 100 MHz differential clocks are driven to the Processor, the MCH, and the processor's debug port as shown in Figure 7.

The clock driver differential bus output structure is a Current Mode Current Steering output that develops a clock signal by alternately steering a programmable constant current to the external termination resistors 'Rt'. The resulting amplitude is determined by multiplying IOU<sub>T</sub> by the value of R<sub>t</sub>. The current IOU<sub>T</sub> is programmable by a resistor and an internal multiplication factor so the amplitude of the clock signal may be adjusted for different values of 'R' to match impedances or to accommodate future load requirements. Unused clocks pull-up to V<sub>3\_3</sub> with a 10 kΩ resistor.

### 4.2.1 HOST\_CLK Clock Topology

The recommended termination for the differential bus clock is a 'Shunt Source Termination'. See Figure 8 for an illustration of this termination scheme. Parallel R<sub>t</sub> resistors perform a dual function, converting the current output of the clock driver to a voltage and matching the driver output impedance to the transmission line. The series resistors 'R<sub>s</sub>' provide isolation from the clock driver's output parasitics that would otherwise appear in parallel with the termination resistor R<sub>t</sub>.

The value of R<sub>t</sub> should be selected to match the characteristic impedance of the motherboard, and R<sub>s</sub> should be 33 Ω ± 5%. Simulations have shown that R<sub>s</sub> values above 33 Ω provide no benefit to signal integrity but only degrade the edge rate.

- Mult0 pin (pin #43) is pulled-up through a 10 KΩ to VCC setting the multiplication factor 6.
- IREF pin (pin # 42) is connected to ground through a 475 Ω ± 1% resistor – making the IREF 2.32 mA.

Figure 8. Shunt Source Termination






Table 7. HOST\_CLK[1:0]# Routing Guidelines (Sheet 1 of 2)

Layout Guideline	Value	Reference	Notes
HOST_CLK Skew between Agents	300 ps total budget: 150 ps for clock driver 150 ps for interconnect	Figure 8 and Figure 9	1,2,3,4
Reference Plane	Ground Referenced (contiguous over the entire length)		
Trace Width	5 mils	Figure 10	7
Differential Pair Spacing	5 mils	Figure 10	5,6
Spacing to Other Traces	25 mils	Figure 10	
Serpentine Spacing	Maintain a minimum S/h ratio of > 26:5.	Figure 10	14
Motherboard Impedance – Differential	100 $\Omega$ typical		8
Motherboard Impedance – Single Ended	50 $\Omega \pm 10\%$		9
Processor, ITP, and MCH Routing Length – L1, L1': Clock Driver to Rs	0 – 0.5"	Figure 8	11
Processor, ITP, and MCH Routing Length – L2, L2': Rs to Rs-Rt Node	0 – 0.2"	Figure 8	11
Processor, ITP, and MCH Routing Length – L3, L3': Rs-Rt Node to Rt	0 – 0.2"	Figure 8	11
Processor, ITP, and MCH Routing Length – L4, L4': Rs-Rt Node to Load	0 – 20"	Figure 8	12
Processor to MCH Length Matching (LT)	-400 mils $\pm$ 50 mils (mFCPGA)	Figure 8	10
Processor to ITP Length Matching (LT)	See the <i>ITP700 Port Design Guide</i> .	Figure 8	13
HOST_CLKn – HOST_CLKn# (differential pair) Length Matching	$\pm$ 25 mils		

Table 7. HOST\_CLK[1:0]# Routing Guidelines (Sheet 2 of 2)

Layout Guideline	Value	Reference	Notes
Rs Series Termination Value	$33 \Omega \pm 5\%$	Figure 8	
Rt Shunt Termination Value	$49.9 \Omega \pm 1\%$ (for $50 \Omega$ board impedance)	Figure 8	

**NOTES:**

1. The skew budget includes clock driver output pair to output pair jitter (differential jitter) and skew, clock skew due to interconnect process variation, and static skew due to layout differences between clocks to all bus agents.
2. This number does not include clock driver common mode (cycle to cycle) jitter or spread spectrum clocking.
3. The interconnect portion of the total budget for this specification assumes clock pairs are routed on a single layer and routed no longer than the maximum recommended lengths.
4. Skew measured at the load between any two-bus agents. Measured at the crossing point.
5. Edge to edge spacing between the two traces of any differential pair. Uniform spacing should be maintained along the entire length of the trace.
6. Clock traces are routed in a differential configuration. Maintain the minimum recommended spacing between the two traces of the pair. Do not exceed the maximum trace spacing because this degrades the noise rejection of the network.
7. Set line width to meet correct motherboard impedance. The line width value provided here is a recommendation to meet the proper trace impedance based on the recommended stack up.
8. The differential impedance of each clock pair is approximately  $2 * Z_{single-ended} * (1 - 2 * K_b)$  where  $K_b$  is the backwards cross-talk coefficient. For the recommended trace spacing,  $K_b$  is very small, and the effective differential impedance is approximately equal to two times the single-ended impedance of each half of the pair.
9. The single ended impedance of both halves of a differential pair should be targeted to be of equal value. They should have the same physical construction. When the HOST\_CLK traces vary within the tolerances specified, both traces of a differential pair must vary equally.
10. Values are based on the 478-pin Micro-FCPGA socket dimensions/tolerances/parasitics. In general terms, a  $4 \text{ mm} \pm 5\%$  socket with a lumped parasitic model. Length compensation for the processor socket and package delay is added to chipset routing to match electrical lengths between the chipset and the processor from the die pad of each. Therefore, the system board trace length for the chipset shall be longer than that for the processor (e.g., if Clock Driver-to-MCH = 4.0", then Clock Driver-to-Process = 3.6"  $\pm 50$  mils).
11. Minimize L1, L2 and L3 lengths. Long lengths on L2 and L3 degrade effectiveness of source termination and contribute to ringback.
12. **Do not change routed layers.** The goal of constraining all bus clocks to one physical routing layer is to minimize the impact on skew due to variations in  $E_r$  and the impedance variations due to physical tolerances of circuit board material.
13. When an ITP is implemented, ITP HOST\_CLK lengths need to be length matched to the processor HOST\_CLK lengths as specified in the *ITP700 Debug Port Design Guide*.
14. Parameter 'S' is the distance between the two segments of the serpentine trace. Parameter 'H' is the distance between the signal and the referenced plane. The ratio is specified as S/H.

Figure 9. Clock Skew As Measured from Agent to Agent







Figure 10. Trace Spacing for HOST\_CLK Clocks



#### 4.2.1.1 BCLK Length Matching Requirements (mFCPGA)

To compensate for the extra delay introduced by the processor socket dimensions/tolerances/parasitics as well as the package parasitics, the Clock Driver-to-MCH ( $L1 + L2 + L4$ ) motherboard routing will be longer than Clock Driver-to-Processor ( $L1 + L2 + L4$ ) motherboard routing. **Clock Driver-to-MCH routing should be 400 mils  $\pm$  50 mils longer than Clock Driver-to-Processor routing** (i.e., the following relationship should be adhered to):

$$\text{Clock Driver-to-Processor } (L1 + L2 + L4) = \text{Clock Driver-to-MCH } (L1 + L2 + L4) - 400 \text{ mils } \pm 50 \text{ mils}$$

In order to minimize the clock skew between the processor and the MCH, the L1/L1' segments of the two PSB agents should be exactly trace length matched if possible. The routing should be done such that the shortest L1/L1' segment of the processor is matched within  $\pm 10$  mils of the longest L1/L1' segment of the MCH (i.e., the following relationship should be adhered to):

$$\text{Processor shortest}(L1/L1') = \text{MCH longest}(L1/L1') \pm 10 \text{ mils.}$$

Additionally, the routing of each half of the host clock pair for the Intel® Pentium® M processor and MCH should be trace length matched within  $\pm 10$  mils of its complement's routing (i.e., the following relationships should be adhered to):

$$\text{Processor } (L1 + L2 + L4) = \text{Processor } (L1' + L2' + L4') \pm 10 \text{ mils}$$

and

$$\text{MCH } (L1 + L2 + L4) = \text{MCH } (L1' + L2' + L4') \pm 10 \text{ mils}$$

#### 4.2.2 HOST\_CLK General Routing Guidelines


- When routing the differential clocks, do not split up the two halves of a differential clock pair between layers. Route to all agents on the same physical routing layer referenced to ground.
- Do not change routed layers. The goal of constraining all bus clocks to one physical routing layer is to minimize the impact on skew due to variations in  $E_r$  and the impedance variations due to physical tolerances of circuit board material.
- Do not place vias between adjacent complementary clock traces, and avoid differential vias. Vias placed in one half of a differential pair must be matched by a via in the other half. Differential vias may be placed within length L1, between clock driver and  $R_s$ , when needed to shorten length L1.

### 4.2.3 CK408 vs. CK408B Requirement

The CK408 and CK408B are pin compatible. The only difference between the two chips is the CK408B replaces two signals on the CK408 with a fourth HOST\_CLK pair. The fourth HOST\_CLK pair is connected to the debug port also known as the In Target Probe (ITP). The ITP is preferred by board designers for preliminary testing and validation. While the CK408B's fourth HOST\_CLK pair pins are connected to the ITP, the CK408 pins require the following stuffing options:

- Add one  $10\text{ k}\Omega \pm 5\%$  pull-up resistor close to the clock driver before the  $33\ \Omega \pm 5\%$  ( $R_s$ ) series resistor on each ITP signal trace (CPU3, CPU3#). This would give the option to use the CK408 instead of the CK408B.
- When using a CK408, the  $10\text{ k}\Omega \pm 5\%$  pull-up resistors are the only necessary parts.
- Each unused clock output needs one  $10\text{ k}\Omega \pm 5\%$  pull-up resistor close to the clock driver.

Figure 11. Stuffing Options for CK408 and CK408B



## 4.3 CLK66 Clock Group

In the CLK66 clock group, the driver is the clock synthesizer 66 MHz clock output buffer, and the receiver is the 66 MHz clock input buffer at the MCH, Intel ICH3-S, and Intel® P64H2.

Figure 12. Topology for CLK66




Table 8. CLK66 Routing Guidelines

Parameters	Routing Guidelines
Clock Group	CLK66
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Trace Width <sup>3</sup>	5 mils
Trace Spacing <sup>3</sup>	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 43 \Omega \pm 5\%$
Skew Requirements	All the clocks in the CLK66 group must have < 100-mils skew between each other.
Clock Driver to MCH	$X = (3.0 - 9.5")^1$ , where $X = L1 + L2$
Clock Driver to Intel® ICH3-S	$X = (3.0 - 9.5")^1$ , where $X = L1 + L2$
Clock Driver to Intel® P64H2	$X - 0.34" ^2$ , where $X = L1 + L2$

**NOTES:**

1. For better understanding of the concept, refer to [Section 4.3.1, "CLK66 Skew Requirements"](#), [Figure 13](#) and [Figure 14](#).
2. Assuming no connector.
3. All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in [Section 3.1](#). Any deviation from this stackup must be simulated.

### 4.3.1 CLK66 Skew Requirements

Traces going to the Intel® P64H2 could have up to two connectors. Designers should keep in mind that all total lengths are referenced to the MCH length ('X') and assume no connector. Z is referenced as the card trace length. Each connector is equivalent to 0.60 inch of trace. Adding a single connector on the Intel P64H2 trace would reduce the motherboard trace length by the card length as shown in the following equation and Figure 14:

$$"Z" \text{ to } X - 0.34" - 0.60" - Z = X - 0.94" - Z$$

In addition, some OEMs might consider having their adapter card on a PCI extender card (riser), in which case the riser card trace length designator 'Y' should also be accounted for as yet another factor. In this case the last equation would be stated as follows (also see Figure 15):

$$X - 0.34" - 0.60" - Z - 0.60" - Y = X - 1.54" - Y - Z$$

Note that when a riser is used, the motherboard clock trace must be designed for the specific riser card trace length and connector.

Figure 13. Clock Skew Requirements




Figure 14. Example of Adding a Single Connector





Figure 15. Example of Adding Two Connectors and/or a Riser



## 4.4 CLK33\_ICH3-S Clock Group

For the CLK33\_ICH3-S clock group, the driver is the clock synthesizer PCIF 33 MHz clock output buffer, and the receiver is the PCICLK 33 MHz clock input buffer at the ICH3-S. Care must be taken to length match this 33 MHz clock with the ICH3-S 66 MHz clock.

Figure 16. Topology for CLK33\_ICH3-S




Table 9. CLK33\_ICH3-S Routing Guidelines


Parameter	Routing Guidelines
Clock Group	CLK33_ICH3-S
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	50 $\Omega \pm 10\%$
Trace Width <sup>†</sup>	5 mils
Trace Spacing <sup>†</sup>	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 33 \Omega \pm 5\%$
Skew Requirements	Must be matched to $\pm 100$ mils of CLK66.

<sup>†</sup> All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.

## 4.5 CLK33 Clock Group

For the CLK33 clock group, the driver is the clock synthesizer 33 MHz clock output buffer, and the receiver is the 33 MHz clock input buffer at the PCI devices on the PCI cards.

Figure 17. Topology for CLK33 to PCI Device Down




**Table 10. CLK33 Routing Guidelines for PCI Device Down**

Parameter	Routing Guidelines
Clock Group	CLK33
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Trace Width†	5 mils
Trace Spacing†	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 33 \Omega \pm 5\%$
Skew Requirements	PCI device – PCI device skew max allowed by <i>PCI Local Bus Specification</i> , Rev 2.2, is 2 ns. Therefore, length match with other CLK33 signals within $\pm 1$ ns.

† All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based on the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.

**Figure 18. Topology for CLK33 to PCI Slot**



**Table 11. CLK33 Routing Guidelines for PCI Slot**

Parameter	Routing Guidelines
Clock Group	CLK33
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Trace Width	5 mils
Trace Spacing	10 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Trace Length – C	Routed 2.50 inches per <i>PCI Local Bus Specification</i> , Rev 2.2
Resistor	$R1 = 33 \Omega \pm 5\%$
Skew Requirements	PCI device skew max allowed by <i>PCI Local Bus Specification</i> , Rev 2.2, is 2 ns. Therefore, length match with other CLK33 signals within $\pm 1$ ns.

## 4.6 CLK14 Clock Group

The driver in the CLK14 clock group is the clock synthesizer 14.318 MHz clock output buffer (pin REF0), and the receiver is the 14.318 MHz clock input buffer at the ICH3-S, SIO and LPC.

Figure 19. Topology for CLK14




Table 12. CLK14 Routing Guidelines

Parameter	Routing Guidelines
Clock Group	CLK14
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Trace Width <sup>†</sup>	5 mils
Trace Spacing <sup>†</sup>	10 mils
Trace Length – L1	0.00 – 0.50 inches
Trace Length – L2	3.00 – 9.00 inches
Resistor	$R1 = 22 \Omega \pm 5\%$
Skew Requirements	None

<sup>†</sup> All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.




## 4.7 USBCLK Clock Group

For the USBCLK clock group, the driver is the clock synthesizer USB clock output buffer (pin USB-48 MHz), and the receiver is the USB clock input buffer at the ICH3-S (pin CLK48).

**Note:** This clock is asynchronous to any other clock on the board.

**Figure 20. Topology for USB\_CLK**



**Table 13. USBCLK Routing Guidelines**

Parameter	Routing Guideline
Clock Group	USBCLK
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Trace Width <sup>†</sup>	5 mils
Trace Spacing <sup>†</sup>	25 mils
Trace Length – L1	0.00 – 0.50 inches
Trace Length – L2	3.00 – 12.00 inches
Resistor	$R1 = 33 \Omega \pm 5\%$
Skew Requirements	None – USBCLK is asynchronous to any other clock on the board


<sup>†</sup> All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in [Section 3.1](#). Any deviation from this stackup must be simulated.

## 4.8 Clock Driver Decoupling

The decoupling requirements for a CK408 compliant clock synthesizer are as follows:

- One, 22  $\mu\text{F}$  polarized (decoupling) capacitor placed close to the VDD generation circuitry.
- Eleven, 0.1  $\mu\text{F}$  high-frequency decoupling capacitors placed close to the VDD pins on the clock driver.
- Three, 0.1  $\mu\text{F}$  high-frequency decoupling capacitors placed close to the VDDA pins on the clock driver.
- One, 10  $\mu\text{F}$  polarized (decoupling) capacitor placed close to the VDDA pins on the clock driver.
- One, 0.1  $\mu\text{F}$  high-frequency decoupling capacitor placed close to the VDDA generation circuitry.
- All decoupling capacitors should be placed close to the clock driver pins. Refer to Figure 21.

Figure 21. Decoupling Capacitors Placement and Connectivity



## 4.9 Clock Driver Power Delivery

Designers must take special care to provide a quiet VDDA supply to the Ref VDD, VDDA and the 48 MHz VDD. These VDDA signals are especially sensitive to switching noise induced by the other VDDs on the clock chip. They are also sensitive to switching noise generated elsewhere in the system such as the processor voltage regulator. It is recommended that a ground flood be placed directly under the clock chip to provide a low inductance connection for the VSS pins. In addition, ground vias should be distributed evenly throughout the ground flood.

**Note:** For all power connections to planes, decoupling capacitors, and vias, the maximum trace width allowable and shortest possible lengths should be used to ensure lowest possible inductance.



# System Bus Routing Guidelines

# 5

## 5.1 Intel® Pentium® M Processor System Bus Design Recommendations

For proper operation of the Intel® Pentium® M processor and the Intel® E7501 chipset, it is necessary that the system designer meet the timing and voltage specification of each component. These following recommendations are Intel’s recommended guidelines based on extensive simulation and experimentation that make assumptions, which may be different than a customer’s system design. The most accurate way to understand the signal integrity and timing of the Intel Pentium M processor system bus in your platform is by performing a comprehensive simulation analysis. It is possible that adjustments to trace impedance, line length, termination impedance, board stack-up, and other parameters may be made to improve system performance.

The following sections discuss the design recommendations for the processor’s data, address, and strobe signals.

### 5.1.1 System Bus Signals

Table 14 lists the system bus signals and their corresponding types. For more signal information refer to the *Intel® Pentium® M Processor Datasheet*, *Intel® Pentium® M Processor on the 90 nm process with 2-MB L2 cache Datasheet*, and the *Intel® E7501 Chipset Memory Controller Hub (MCH) Datasheet*.

**Table 14. System Bus Signal Groups**


Signal Group	Type	Signals
AGTL+ Common Clock Input	Synchronous to BCLK	BPRI#, DEFER#, RESET#, PREQ#, RS[2:0]#, TRDY#
AGTL+ Common Clock I/O	Synchronous to BCLK	ADS#, BNR#,BPM[3:0]#, BR0#, DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY#
AGTL+ Source Synchronous I/O: 4X Group	Synchronous to assoc. strobe	D[63:0]#, DINV[3:0]#
AGTL+ Source Synchronous I/O: 2X Group	Synchronous to assoc. strobe	A[31:3]#, REQ[4:0]#
AGTL+ Strobes	Synchronous to BCLK [1:0]	ADSTB[1:0]#, DSTBN[3:0]#, DSTBP[3:0]#
Asynchronous GTL+ Input	Asynchronous	A20M#, IGNNE#, INIT#, LINT1/NMI, LINT0/INTR, SMI#, STPCLK#, SLP#
Asynchronous GTL+ Output	Asynchronous	DBR#, FERR#, IERR#, PROCHOT#, PSI#, THERMTRIP#
System Bus Clock	Clock	BCLK[1:0]
TAP Input	Synchronous to TCK	ITP_CLK[1:0], TCK, TDI, TMS, TRST#
TAP Output	Synchronous to TCK	TDO
Power/Other	Power/Other	GTLREF, COMP[3:0], PWRGOOD, RSVD, TEST[3:1], THERMDA, THERMDC, VCC, VCCA[3:1], VCCP, VCCQ[1:0], VID[5:0], VSS, VCCSENSE, VSSSENSE

## 5.1.2 Processor System Bus Termination

Due to on-die Rtt resistors on both the processor and the chipset, additional resistors do not need to be placed on the motherboard for most Intel® Pentium® M processor system bus signals. A simple point-to-point interconnect topology is used in these cases. Figure 22 shows the recommended processor topology used for system bus routing.

In this document the pad is defined as the attach point of the silicon die to the package substrate. The pin/ball is defined as the attach point of the pad to the motherboard. It is also important to remember that package trace length must be factored into total signal length.

Figure 22. Processor System Bus Topology



Refer to Table 15 for a summary of the processor system bus routing recommendations. Use this as a quick reference only. The following sections provide more detailed information for each parameter. Intel strongly recommends simulation of all signals to ensure the design meets setup and hold times.

Table 15. System Bus Routing Summary (Sheet 1 of 2)

Parameter	Platform Routing Guidelines
Trace Width/Spacing	<ul style="list-style-type: none"> <li>5/15 mils or 1:3 ratio with an impedance of <math>50 \Omega \pm 10\%</math>.</li> <li>Serpentine ratio of 5:1. See Section 12.3.</li> </ul>
Source Synchronous Signal Group	<ul style="list-style-type: none"> <li>MCH-to-Processor: 3.0 inches – 7.5 inches pad-to-pad.</li> <li>Balance trace lengths <math>\pm 25</math> mils with respect to the associated strobes (see Table 18 and Table 20). See Section 12.7 for a detailed description of processor bus tuning.</li> <li>Route all signals within the same strobe group on the same layer for the entire length of the bus.</li> <li>Never change layers on source synchronous signals.</li> <li>Never route over a plane split.</li> </ul>
DSTBN[3:0]# / DSTBP[3:0]# and ADSTB[1:0]#	<ul style="list-style-type: none"> <li>Follow the same routing rules as the Source Synchronous Signal Group.</li> <li>Maintain a 25-mil spacing around each strobe signal.</li> <li>Do not route differentially.</li> </ul>

Table 15. System Bus Routing Summary (Sheet 2 of 2)

Parameter	Platform Routing Guidelines
Common Clock Signal	<ul style="list-style-type: none"> <li>Follow the same routing rules as the source synchronous Signal Group; however, no length compensation is necessary.</li> <li>If a layer change must occur, use vias connecting the two reference planes to provide a low impedance path for the return current. Vias should be as close as possible to the signal via.</li> </ul>
Routing Requirements	Stripline, ground referenced only.
Motherboard Impedance	50 Ω ± 10%


### 5.1.3 Recommended Stack-up Routing and Spacing Assumptions

The following section describes in more detail the terminology and definitions used for different routing and stack-up assumptions that apply to the recommended motherboard stack-up shown in Figure 6.

#### 5.1.4 Trace Space to Trace - Reference Plane Separation Ratio

Figure 23 illustrates the recommended relationship between the edge-to-edge trace spacing (2X) versus the trace to reference plane separation. An edge-to-edge trace spacing (2X) to trace-reference plane separation (X) ratio of 2:1 ensures a low crosstalk coefficient. All of the effects of crosstalk are difficult to simulate. The timing and layout guidelines for the Intel® Pentium® M processor have been created with the assumption of a 2:1 trace spacing to trace-reference plane ratio. A smaller ratio would have an unpredictable impact due to crosstalk.


Figure 23. Trace Spacing vs. Trace-Reference Plane Example



##### 5.1.4.1 Trace Space to Trace Width Ratio

Figure 24 illustrates the recommended relationship between the edge-to-edge trace spacing versus trace width ratio for the best signal quality results. In general, a 3:1 trace space to trace width ratio is preferred and highly recommended. In case of routing difficulties on the motherboard, using a 2:1 ratio would be acceptable only when additional simulations conclude that it is possible, which may include some changes to the stack-up or routing assumptions.


Figure 24. Trace Spacing vs. Trace Width Example



### 5.1.4.2 Processor RESET# Signal

The RESET# signal is a common clock signal driven by the MCH CPURESET# pin. In a production system where no ITP700FLEX debug port is implemented, a simple point-to-point connection between the CPURESET# pin of the MCH and Intel® Pentium® M processor's RESET# pin is recommended. On-die termination of the AGTL+ buffers on both the processor and the MCH provide proper signal quality for this connection. This is the same case as for the other common clock signals listed in Section 5.1.6, “Common Clock Signals”. Follow the same routing guidelines given for common clock signals listed in Section 5.1.6.

Figure 25. Processor RESET# Signal Routing Topology With NO ITP700FLEX Connector



For a system that implements an ITP700FLEX debug port a more elaborate topology is required in order to ensure proper signal quality at both the processor signal pad and the ITP700FLEX input receiver. In this case the topology illustrated in Figure 26 and listed in Table 16 should be implemented.

The CPURESET# signal from the MCH should fork out (do not route one trace from MCH pin and then T-split) towards the processor's RESET# pin as well as towards the  $R_{tt}$  and  $R_s$  resistive termination network placed next to the ITP700FLEX debug port connector.  $R_{tt}$  pulls-up to the VCCP voltage and is placed at the end of the L2 line.  $R_s$  should be placed right next to  $R_{tt}$  to minimize the routing between them in the vicinity of the ITP700FLEX connector to limit the L3 length. ITP700FLEX operation requires the matching of  $L2 + L3 - L1$  length to the length of the BPM[4:0]# signals length within  $\pm 50$  ps.

Currently 1% tolerance resistors are recommended for  $R_s$  and  $R_{tt}$ . The use of 5% tolerant resistors for these resistors and whether it could provide adequate signal quality performance is under investigation.



Figure 26. Processor RESET# Signal Routing Topology With ITP700FLEX Connector




Table 16. Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector

L1	L2+L3	L3	R <sub>S</sub>	R <sub>tt</sub>
3.0" – 7.5"	12.0" max	0.5" max	22.6 Ω ± 1%	54.9 Ω ± 1%

## 5.1.5 Source Synchronous Signals

All source synchronous signals use an AGTL+ bus driver technology with on-die GTL termination resistors connected in a point-to-point topology between the Intel® Pentium® M processor and the Intel® E7501 MCH. No external termination is needed on these signals. Table 17 list the source synchronous system bus address signals that operate at a double-pumped rate of 200 MHz and the data signals, which operate at a quad-pumped rate of 400 MHz.

Table 17. 2X and 4X Signal Groups

2X Group	4X Group
A[35:3]# REQ[4:0]#	HD[63:0]# DBI[3:0]#

High speed operation of the source synchronous signals requires careful attention to their routing considerations. The following guidelines should be strictly followed, to ensure robust high frequency operation of these signals.

### 5.1.5.1 Source Synchronous General Routing Guidelines

Source synchronous data and address signals and their associated strobes are partitioned into groups of signals. Flight time skew minimization within the same group of source synchronous signals is a key parameter that allows their high frequency (400 MHz) operation. All the source synchronous signals that belong to **the same group** should be routed on **the same internal layer** for the entire length of the bus. It is OK to split different groups of source synchronous signals between different motherboard layers as long as all the signals that belong to that group are kept on the same layer. Grouping of Intel Pentium M processor system bus source synchronous signals is summarized in and Table 20. This practice results in a significant reduction of the flight time skew

since the dielectric thickness, line width, and velocity of the signals may be uniform across a single layer of the stack-up. A relationship of dielectric thickness, line width, and velocity between layers is not ensured.

The source synchronous signals should be routed as a strip-line on an internal layer with complete reference to ground planes both above and below the signal layer. Routing with references to split planes or power planes other than ground is not allowed. For the recommended stack-up example, see Figure 6.

Skew minimization requires pad-to-pad trace length matching of the Intel Pentium M processor system bus source synchronous signals that belong to the same group including the strobe signals of that group.

### 5.1.5.2 Source Synchronous – Data

Robust operation of the 400 MHz, source synchronous data signals require tight skew control. For this reason, these signals are split into matched groups as outlined in Table 18. All the signals within the same group must be kept on the same layer of motherboard routing and should be routed to the same pad-to-pad length within  $\pm 100$  mils of the associated strobes. The two complementary strobe signals associated with each group should be length-matched to each other within  $\pm 25$  mils and tuned within  $\pm 25$  mils to the average length of the data signals of their associated group. Group-to-group should be length-matched to each other within  $\pm 100$  mils. This may optimize setup/hold time margin.

**Table 18. Intel® Pentium® M Processor System Bus Data Source Synchronous Signal Trace Length Match Mapping**

CPU Signal Name	Signal Matching	Strobes Associated with the Group	Strobe Matching
D[15:0]#, DINV0#	$\pm 100$ mils	DSTBP0#, DSTBN0#	$\pm 25$ mils
D[31:16]#, DINV1#		DSTBP1#, DSTBN1#	
D[47:32]#, DINV2#		DSTBP2#, DSTBN2#	
D[63:48]#, DINV3#		DSTBP3#, DSTBN3#	

1. Strobes of the same group should be trace length-matched to each other within  $\pm 25$  mils and to the average length of their associated Data signal group.
2. Group-to-group should be length-matched to each other within  $\pm 100$  mils.

Table 19 lists the source synchronous data signal general routing requirements. Due to the 400 MHz, high frequency operation of the data signals, they must maintain a 1:3 spacing and should be limited to a pad-to-pad trace length minimum of 3.0 inches and maximum of 7.5 inches. The data strobes must also maintain a 1:3 spacing. In this case, the Intel® Pentium® M processor's DSTBN[3:0]# and DSTBP[3:0]# strobe signals must be routed to the Intel® E7501 MCH's HDSTBN[3:0]# and HDSTBP[3:0]# strobe signals with 1:3 spacing from all signals.

**Table 19. Intel® Pentium® M Processor System Bus Source Synchronous Data Signal Routing Guidelines**

Signal Names		Transmission Line Type	Total Trace Length		Normal Impedance (Ω)	Width and spacing (mils)
CPU	MCH		Min (inches)	Max (inches)		
DINV[3:0]#	DBI[3:0]#	Strip-line	3.0	7.5	50 ± 10%	5 and 15
D[63:0]#	HD[63:0]#					
DSTBN[3:0]#	HDSTBN[3:0]#					
DSTBP[3:0]#	HDSTBP[3:0]#					

### 5.1.5.3 Source Synchronous – Address

Source synchronous address signals operate at 200 MHz. Thus, their routing requirements are very similar to the data signals. Refer to [Section 5.1.5.1, “Source Synchronous General Routing Guidelines”](#) and [Section 5.1.5.2, “Source Synchronous – Data”](#) for further details. [Table 20](#) details the partition of the address signals into matched length groups. Due to the lower operating frequency of the address signals, pad-to-pad length matching is relaxed to ± 200 mils. Each group is associated with only one strobe signal. To maximize setup/hold time margin, the address strobes should be trace length-matched to the average trace length of the address signals of their associated group. In addition, each address signal should be trace length-matched within ± 200 mils of its associated strobe signal.

**Table 20. Intel® Pentium® M Processor System Bus Address Source Synchronous Signal Trace Length Mismatch Mapping**

CPU Signal Name	Signal Matching	Strobe Associated with the Group	Strobe to Associated Address Signal Matching	Notes
REQ[4:0]#, A[16:3]#	± 200 mils	ADSTB0#	± 200 mils	†
A[31:17]#	± 200 mils	ADSTB1#	± 200 mils	†

† ADSTB[1:0]# should be should be trace length-matched to the average length of their associated address signals group.

[Table 21](#) lists the source synchronous address signals general routing requirements. Due to the 200 MHz, high frequency operation of the address signals, they must maintain a 1:3 spacing and trace lengths should be limited to a pad-to-pad trace length minimum of 3.0 inch and a maximum of 7.5 inches. The routing guidelines listed in [Table 21](#) shows the 1:3 spacing for the address signals given a 50 Ω ± 10% characteristic trace impedance. For the address strobes, 1:3 spacing is also required irrespective of the tolerance of the trace impedance.

**Table 21. Intel® Pentium® M Processor System Bus Source Synchronous Address Signal Routing Guidelines**

Signal Names		Transmission Line Type	Total Trace Length		Normal Impedance ( $\Omega$ )	Width and spacing (mils)
CPU	MCH		Min (inches)	Max (inches)		
A[31:3]#	HA[31:3]#	Strip-line	3.0	7.5	50 $\pm$ 10%	5 and 15
REQ[4:0]#	HREQ[4:0]#					
ADSTB#[1:0]	HADSTB[1:0]#					

### 5.1.6 Common Clock Signals

All common clock signals use an AGTL+ bus driver technology with on die integrated GTL termination resistors connected in a point-to-point,  $Z_0 = 50 \Omega$  controlled impedance topology between the Intel® Pentium® M processor and the Intel® E7501 MCH. No external termination is needed on these signals. These signals operate at the Intel Pentium M processor system bus frequency of 100 MHz.

Common clock signals should be routed on an internal or external layer while referencing solid ground planes. Based on Intel simulation results, routing on internal or external layers allows for a minimum pad-to-pad motherboard length of 3.0 inches and a maximum of 7.5 inches. Trace length matching for the common clock signals is not required. Intel recommends routing these signals on the same internal or external layer for the entire length of the bus. When routing constraints require routing of these signals with a transition to a different layer, a minimum of one ground stitching via for every two signals should be placed within 100 mils of the signal transition vias.

Routing of the common clock signals should use a minimum of 1:2 trace spacing. This implies a 4 mils trace width with a minimum of 8 mils spacing (i.e., 12 mils minimum pitch) for routing on internal layers. For external layers, route using a 5 mils trace width and a 10 mils minimum spacing (i.e., 15 mils pitch). Break-out routing under the Intel® E7501 MCH or Intel Pentium M processor package outline and nearby vicinity may not allow the implementation of 1:2 trace spacing requirements. Although every attempt should be made to maximize the signal spacing in these areas, it is allowable to have 1:1 trace spacing underneath the MCH and the Intel Pentium M processor package outlines and up to <500 mils outside the outer ball array.

Table 22 summarizes the list of common clock and key routing requirements. RESET# (CPURESET# of MCH) is also a common clock signal but requires a special treatment for the case where an ITP700FLEX debug port is used. See Section 5.1.4.2, “Processor RESET# Signal” on page 60.

**Table 22. Intel® Pentium® M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines**

Signal Names		Transmission Line Type	Total Trace Length		Normal Impedance (Ω)	Width and spacing (mils)
CPU	MCH		Min (inches)	Max (inches)		
ADS#	ADS#	Strip-line	3.0	7.5	50 ± 10%	4 and 8
BNR#	BNR#					
BPRI#	BPRI#					
BR0#	BREQ0#					
DBSY#	DBSY#					
DEFER#	DEFER#					
DRDY#	DRDY#					
HIT#	HIT#					
HITM#	HITM#					
LOCK#	HLOCK#					
RS[2:0]#	RS[2:0]#					
TRDY#	HTRDY#					
RESET# <sup>†</sup>	CPURST#					

† For topologies where an ITP700FLEX debug port is implemented, see Section 5.1.4.2, “Processor RESET# Signal” for RESET# (CPURESET#) implementation details.

## 5.1.7 Asynchronous Signals

### 5.1.7.1 Topologies

The following sections describe the topologies and layout recommendations for the Asynchronous Open Drain and CMOS signals (see Table 14) found on the platform. All Open Drain signals listed in the following sections below must be pulled-up to  $V_{CCP}$  (1.05 V). When any of these Open Drain signals are pulled-up to a voltage higher than  $V_{CCP}$ , the reliability and power consumption of the processor may be affected. Therefore, it is very important to follow the recommended termination voltage for these signals.

#### 5.1.7.1.1 Topology 1A: Open Drain (OD) Signals Driven by the Intel® Pentium® M Processor – IERR#

The Topology 1A OD signal IERR# should adhere to the following routing and layout recommendations. Table 23 lists the recommended routing requirements for the IERR# signal of the Intel® Pentium® M processor. The routing guidelines allow the signal to be routed as either micro-strip or strip-lines using  $50 \Omega \pm 10\%$  characteristic trace impedance. Series resistor R1 (see Figure 27) is a dampening resistor for reducing overshoot/undershoot reflections on the transmission line. The pull-up voltage for termination resistor  $R_{tt}$  is  $V_{CCP}$  (1.05 V). Due to the dependencies on system design implementation, IERR# may be implemented in a number of ways to meet design goals. IERR# may be routed as a test point or to any optional system receiver.

Figure 27. Routing Illustration for Topology 1A




Table 23. Layout Recommendations for Topology 1A

L1	L2	L3	R1	R <sub>tt</sub>	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	56 Ω ± 5%	56 Ω ± 5%	Micro-strip and Strip-line


### 5.1.7.1.2 Topology 1B: Open Drain (OD) Signals Driven by the Intel® Pentium® M Processor – FERR# and THERMTRIP#

The Topology 1B OD signals FERR# and THERMTRIP# should adhere to the following routing and layout recommendations. Table 24 lists the recommended routing requirements for the FERR# and THERMTRIP# signals of the Intel Pentium M processor. The routing guidelines allow signals to be routed as either micro-strip or strip-line using 50 Ω ± 10% characteristic trace impedance. Series resistor R1 is a dampening resistor for reducing overshoot/undershoot reflections on the transmission line. The pull-up voltage for termination resistor R<sub>tt</sub> is V<sub>CCP</sub> (1.05 V).

It is recommended that the FERR# signal of the Intel Pentium M processor be routed to the FERR# signal of the Intel ICH3-S. THERMTRIP# may be implemented in a number of ways to meet design goals.

When either FERR# or THERMTRIP# is routed to an optional system receiver and the interface voltage of the optional system receiver does not support a 1.05 V voltage swing, then a voltage translation circuit must be used. When the recommended voltage translation circuit described in Section 5.1.7.2, “Voltage Translation Logic” is used, the driver isolation resistor shown in Figure 32, R<sub>s</sub>, may replace the series dampening resistor R1 in Topology 1B. Thus, it is important to note that R1 may no longer be required in such a topology.

Figure 28. Routing Illustration for Topology 1B



**Table 24. Layout Recommendations for Topology 1B**

L1	L2	L3	R1	R <sub>tt</sub>	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	56 Ω ± 5%	56 Ω ± 5%	Micro-strip and Strip-line


**5.1.7.1.3 Topology 1C: Open Drain (OD) Signals Driven by the Intel® Pentium® M Processor – PROCHOT#**

The Topology 1C OD signal PROCHOT#, should adhere to the following routing and layout recommendations. Table 25 lists the recommended routing requirements for the PROCHOT# signal of the Intel Pentium M processor. The routing guidelines allows the signal to be routed as either a micro-strip or strip-line using 50 Ω ± 10% characteristic trace impedance. Figure 29 shows the recommended implementation for providing voltage translation between the Intel Pentium M processor's PROCHOT# signal and the ICH3-S or any other system receiver that utilizes a 3.3 V interface voltage (shown as V\_IO\_RCVR).

Series resistor R<sub>s</sub> is a component of the voltage translation logic and serves as a driver isolation resistor. R<sub>s</sub> is shown separated by distance L3 from the first bipolar junction transistor (BJT), Q1, to emphasize the placement of R<sub>s</sub> with respect to Q1. The placement of R<sub>s</sub> a distance L3 before the Q1 BJT is a specific implementation of the generalized voltage translator circuit shown in Figure 32. R<sub>s</sub> should be placed at the beginning of the T-split from the PROCHOT# signal. The pull-up voltage for termination resistor R<sub>tt</sub> is V<sub>CCP</sub> (1.05 V).

It is recommended that PROCHOT# be routed to voltage translation logic shown in Figure 29. The receiver at the output of the voltage translation circuit may be the ICH3-S or any optional system receiver that may function properly with the PROCHOT# signal given the nature and usage model of this pin. Intel recommends that the ICH3-S be used as the receiver, thus the translated PROCHOT# signal should be routed to the THRM# signal of the ICH3-S. PROCHOT# is capable of toggling hundreds of times per second to signal a hot temperature condition.

**Figure 29. Routing Illustration for Topology 1C**



**Table 25. Layout Recommendations for Topology 1C**

L1	L2	L3	L4	R <sub>s</sub>	R1	R2	R <sub>tt</sub>	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	0.5" – 12.0"	330 Ω ± 5%	1.3 kΩ ± 5%	330 Ω ± 5%	56 Ω ± 5%	Micro-strip and Strip-line

#### 5.1.7.1.4 Topology 2A: Open Drain (OD) Signals Driven by ICH3-S – PWRGOOD

The Topology 2A OD signal PWRGOOD should adhere to the following routing and layout recommendations. Table 26 lists the recommended routing requirements for the PWRGOOD signal of the Intel® Pentium® M processor. The routing guidelines allow the signal to be routed as either micro-strip or strip-line using  $50 \Omega \pm 10\%$  characteristic trace impedance. The pull-up voltage for termination resistor  $R_{tt}$  is  $V_{CCP}$  (1.05 V). Note that the Intel ICH3-S CPUPWRGD signal should be routed point-to-point to the Intel Pentium M processor's PWRGOOD signal. The routing from the Intel Pentium M processor's PWRGOOD pin should fork out to both the termination resistor,  $R_{tt}$ , and the ICH3-S. Segments L1 and L2 from Figure 30 should not T-split from a trace from the Intel Pentium M processor pin.

Figure 30. Routing Illustration for Topology 2A




Table 26. Layout Recommendations for Topology 2A

L1	L2	$R_{tt}$	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	$300 \Omega \pm 5\%$	Micro-strip and Strip-line

#### 5.1.7.1.5 Topology 2B: CMOS Signals Driven by ICH3-S – LINT0/INTR, LINT1/NMI, A20M#, IGNNE#, SLP#, SMI#, and STPCLK#

The Topology 2B CMOS LINT0/INTR, LINT1/NMI, A20M#, IGNNE#, SLP#, SMI#, and STPCLK# signals require a  $200 \Omega \pm 5\%$  resistor pull-up to  $V_{CCP}$ . should implement a point-to-point connection between the ICH3-S and the Intel® Pentium® M processor with a  $200 \Omega \pm 5\%$  resistor pull-up to  $V_{CCP}$ . Additionally the STPCLK# signal requires a  $0 \Omega$  resistor placed close to the processor. The routing guidelines allow both signals to be routed as either micro-strip or strip-lines using  $50 \Omega \pm 10\%$  characteristic trace impedance. No additional motherboard components are necessary for this topology.

Table 27. Layout Recommendations for Topology 2B

L1	Transmission Line Type
0.5" – 12.0"	Micro-strip and Strip-line

#### 5.1.7.1.6 Topology 3: CMOS Signals Driven by ICH3-S to CPU and FWH – INIT#

The signal INIT# should adhere to the following routing and layout recommendations. Table 28 lists the recommended routing requirements for the INIT# signal of the ICH3-S. The routing guidelines allow both signals to be routed as either micro-strip or strip-lines using  $50 \Omega \pm 10\%$  characteristic trace impedance. Figure 31 shows the recommended implementation for providing voltage translation between the ICH3-S INIT# voltage signaling level and any firmware hub (FWH) that utilizes a 3.3 V interface voltage (shown as a supply  $V_{IO\_FWH}$ ). See Section 5.1.7.2 for more details on the voltage translator circuit. For convenience, the entire topology and required transistors and resistors for the voltage translator are shown in Figure 31.



Series resistor  $R_s$  is a component of the voltage translator logic circuit and serves as a driver isolation resistor.  $R_s$  is shown separated by distance  $L3$  from the first bipolar junction transistor (BJT), Q1, to emphasize the placement of  $R_s$  with respect to Q1. The placement of  $R_s$  a distance of  $L3$  before the Q1 BJT is a specific implementation of the generalized voltage translator circuit shown in Figure 32. The routing recommendations of transmission line  $L3$  in Figure 31 is listed in Table 28 and  $R_s$  should be placed at the beginning of the T-split of the trace from the ICH3-S INIT# pin.

Figure 31. Routing Illustration for Topology 3




Table 28. Layout Recommendations for Topology 3

L1+L2	L3	L4	$R_s$	R1	R2	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0.5" – 6.0"	330 $\Omega$ $\pm$ 5%	1.3 k $\Omega$ $\pm$ 5%	330 $\Omega$ $\pm$ 5%	Micro-strip and Strip-line


### 5.1.7.2 Voltage Translation Logic

A voltage translation circuit or component is required on any signals where the voltage signaling level between two components connected by a transmission line may cause unpredictable signal quality. The recommended voltage translation circuit for the platform is shown in Figure 32. For the INIT# signal (see Section 5.1.7.1.6, “Topology 3: CMOS Signals Driven by ICH3-S to CPU and FWH – INIT#”), a specialized version of this voltage translator circuit is used where the driver isolation resistor,  $R_s$ , is placed at the beginning of a transmission line that connects to the first bipolar junction transistor, Q1. Though the circuit shown in Figure 32 was developed to work with signals that require translation from a 1.05 V to a 3.3 V voltage level, the same topology and component values, in general, may be adapted for use with other signals as well as providing the interface voltage of the receiver which is also 3.3 V. Any component value changes or component placement requirements for other signals must be simulated in order to ensure good signal quality and acceptable performance from the circuit.

In addition to providing voltage translation between driver and receiver devices, the recommended circuit also provides filtering for noise and electrical glitches. A larger first-stage collector resistor, R1, may be used on the collector of Q1, however, it may result in a slower response time to the output falling edge. In the case of the INIT# signal, resistors with values as close as possible to those listed in Figure 32 should be used without exception.

With the low 1.05 V signaling level of the Intel® Pentium® M processor system bus, the voltage translation circuit provides ample isolation of any transients or signal reflections at the input of transistor Q1 from reaching the output of transistor Q2. Based on simulation results, the voltage translation circuit may effectively isolate transients as large as 200 mV and that last as long as 60 ns.

Figure 32. Voltage Translation Circuit



## 5.1.8 AGTL+ I/O Buffer Compensation

The Intel Pentium M processor has four compensation pins, COMP[3:0]. Refer to the *Intel® Pentium® Pentium M Processor Datasheet* for additional details on resistive compensation. The Intel® E7501 MCH has two compensation pins, HXRCOMP and HYRCOMP that require compensation resistors to adjust the AGTL+ I/O buffer characteristics to specific board and operating environment characteristics. Also, the MCH requires two special reference voltage generation circuits to pins HXSWNG and HYSWNG for the same purpose described above.


### 5.1.8.1 Intel® Pentium® M Processor AGTL+ I/O Buffer Compensation

For the Intel® Pentium® M processor, the COMP[2] and COMP[0] pins must each be pulled-down to ground with  $27.4 \Omega \pm 1\%$  resistors and should be connected to the Intel Pentium M processor with a trace impedance of  $27.4 \Omega$ . The resistor must be less than 0.5 inches from the processor pins. The COMP[3] and COMP[1] pins must each be pulled-down to ground with  $54.9 \Omega \pm 1\%$  resistors and should be connected to the Intel Pentium M processor with a trace impedance of  $54.9 \Omega$  trace. The resistor must be less than 0.5 inches from the processor pins. COMP[3:0] traces should be at least 25 mils (> 50 mils preferred) away from any other toggling signal.

### 5.1.8.2 Intel® E7501 Chipset AGTL+ I/O Buffer Compensation

For the Intel® E7501 MCH, terminate the HXRCOMP and HYRCOMP with their own  $24.9 \Omega \pm 1\%$  resistor pull-down to ground. Terminate the MCH HXSWNG and HYSWNG using a resistor divider circuit (see [Figure 33](#)).

Figure 33. Resistor Divider Circuit For The MCH's HXSWNG And HYSWNG



### 5.1.9 Intel® Pentium® M Processor System Bus Strapping

The Intel® Pentium® M processor has pins that require termination for proper component operation.

1. For the Intel Pentium M processor, a stuffing option should be provided for the TEST[3:1] pins to allow a  $1\text{ k}\Omega \pm 5\%$  pull-down to ground for testing purposes. **For proper processor operation with the E7501 chipset, only the TEST[1] pin resistor should be stuffed, while the TEST [3:2] resistors should remain unstuffed.** Resistors for the stuffing option on these pins should be placed within 2.0 inches of the Intel Pentium M processor.
2. The Intel Pentium M processor's ITP signals, TDI, TMS, TRST and TCK should assume default logic values even when the ITP debug port is not used. The TDO signal may be left open or no connect in this case. Table 29 summarizes the default strapping resistors for these signals. These resistors should be connected to the Intel Pentium M processor within 2.0 inches from their respective pins. It is important to note that Table 29 is applicable only when the onboard ITP nor ITP interposer will not be used. (See chapter 10 for more information on ITP implementation).

Table 29. ITP Signal Default Strapping When ITP Debug Port Not Used

Signal	Resistor Value	Connect To	Resistor Placement
TDI	$150\Omega \pm 5\%$	VCCP	Within 2.0" of the CPU
TMS	$39\Omega \pm 5\%$	VCCP	Within 2.0" of the CPU
TRST#	$680\Omega \pm 5\%$	GND	Within 2.0" of the CPU
TCK	$27\Omega \pm 5\%$	GND	Within 2.0" of the CPU
TDO	Open	NC	N/A

### 5.1.10 Intel® Pentium® M Processor $V_{CCSENSE}/V_{SSSENSE}$ Design Recommendations

The  $V_{CCSENSE}$  and  $V_{SSSENSE}$  signals of the Intel® Pentium® M processor provide isolated, low impedance connections to the processor's core power ( $V_{CC}$ ) and ground ( $V_{SS}$ ). These pins may be used to sense or measure power ( $V_{CC}$ ) or ground ( $V_{SS}$ ) near the silicon with little noise. To make them available for measurement purposes, it is recommended that  $V_{CCSENSE}$  and  $V_{SSSENSE}$  both be routed with a  $Z_0 = 50 \Omega \pm 10\%$  trace of equal length. Use 3:1 spacing between the routing for the two signals and all other signals should be a minimum of 25 mils (preferably 50 mils) from  $V_{CCSENSE}$  and  $V_{SSSENSE}$  routing. Terminate each line with an optional (default is No Stuff)  $54.9 \Omega \pm 1\%$  resistor. Also, a ground via spaced 100 mils away from each of the test point vias for  $V_{CCSENSE}$  and  $V_{SSSENSE}$  should be added. A third ground via should also be placed in between them to allow for a differential probe ground.

# Memory Interface Routing Guidelines 6

This chapter documents the configurations Intel simulated to support the memory routing guidelines detailed in the following sections. The customer should simulate any deviations from these recommendations.

In this platform the Intel® E7501 MCH memory interface supports DDR200 and may operate in a dual or single DDR channel configuration. These configurations are defined as follows:

- Dual channel configuration: The MCH consist of two DDR memory channels, channels A and B, that operate in ‘lock-step’. Each channel consists of 64 data and eight ECC bits. Logically, this is one, 144-bit wide memory bus; however, each channel is separate electrically.
- Single channel configuration: The MCH consists of one DDR memory channel, channel A. The channel consists of 64 data and eight ECC bits.

**Note:** Channel B will not operate in single channel mode.

To differentiate between dual and single channel requirements this chapter is divided into two sections:

- [Section 6.3, “Dual Channel DDR Overview”](#) describes the requirements for a dual channel configuration.
- [Section 6.4, “Single Channel DDR Overview”](#) describes the requirements for a single channel configuration.

Each section covers it’s associated routing guidelines for the memory interface. Note that these guidelines apply to channel A and channel B for dual channel operation or channel A for single channel operation.

Each DDR interface has six signal types: Command Clocks, Source Clocked Signals, Source Synchronous Signals, Chip Selects, Clock Enable, and DC Biasing. Refer to the *Intel® E7501 Chipset Memory Controller Hub (MCH) Datasheet* for details on the signals.

**Table 30. DDR Channel Signal Groups (Sheet 1 of 2)**

Group	Signal
Source Synchronous Signals	DQS_x[17:0] DQ_x[63:0] CB_x[7:0]
Command Clocks	CMDCLK_x[3:0] CMDCLK_x[3:0]#
Source Clocked Signals	MA_x[12] RAS_x# CAS_x# WE_x# BA_x[1:0]

**Table 30. DDR Channel Signal Groups (Sheet 2 of 2)**

Group	Signal
Source Synchronous Signals	DQS_x[17:0] DQ_x[63:0] CB_x[7:0]
Command Clocks	CMDCLK_x[3:0] CMDCLK_x[3:0]#
Chip Selects	CS_x#[7:0]
Clock Enable	CKE_x
DC Biasing	See Table 38

## 6.1 DDR Channel Impedance Requirements


Some DDR channel signal groups require different widths depending on the trace impedance needed for that signal. The following sections in this chapter will detail the recommended impedance for each DDR channel signal group. Table 31 indicates the impedances for the trace widths. Figure 34 shows the trace width and spacing for all DDR signals.

**Table 31. Trace Width to Impedance Requirements**

Trace Width	Nominal Trace Impedance ( $Z_0$ )
4 mils	55 $\Omega \pm 10\%$
5 mils <sup>†</sup>	50 $\Omega \pm 10\%$
6 mils	45 $\Omega \pm 10\%$
7.5 mils	40 $\Omega \pm 10\%$

<sup>†</sup> Spacing is 7.5 mils with a differential impedance of 100  $\Omega \pm 10\%$ .


Figure 34. Trace Width and Spacing for All DDR Signals Except CMDCLK\_x[3:0]/CMDCLK\_x[3:0]#



## 6.2 DIMM Types

To allow flexibility in platform design this design guide supports three different DIMM connector types: vertical, 25-degree and right-angle (see Figure 35). Routing guidelines are provided for each DIMM connector type in the following sections.

Figure 35. DIMM Connector Styles Supported



## 6.3 Dual Channel DDR Overview

In a dual channel DDR configuration, channel A and B are active and operate in lock-step which logically appears to be one 144-bit wide memory bus; however, each channel is separate electrically.

Figure 36 and Figure 37 show both channels being routed to a single bank of DIMMs. The letters 'A' and 'B' in the figures refer to the DIMM channel. The number following 'A' or 'B' refers to the DIMM logical group. The DIMMs are physically interleaved. Intel recommends using this interleaving, starting with Channel B closest to the MCH, for optimal routing.

The platform requires DDR DIMMs to be populated in-order, starting with the DIMMs furthest from the MCH in a 'fill-farthest' approach (see Figure 37). In addition, single rank DIMMs should be populated furthest when a combination of single ranked and double ranked DIMMs are used. This recommendation is based on the signal integrity requirements of the DDR interface. Intel's recommendation is to check for correct DIMM placement during BIOS initialization. Additionally, it is strongly recommended that all designs follow the DIMM ordering, SMBus Addressing, Command Clock routing and Chip Select routing documented in Figure 36 and Figure 37. This addressing must be maintained to be compliant with the reference BIOS code supplied by Intel.



Figure 36. 1-DIMM per Channel Implementation





Figure 37. 2-DIMMs per Channel Implementation



Certain combinations of DIMM types in 3-DIMM and 4-DIMM per channel systems have been found to violate the JEDEC write ring back measurement specification. One-DIMM and 2-DIMM per channel systems do not violate the JEDEC write ring back specification. When combining double-rank DIMMs (x4 or x8) with single-rank DIMMs (x4 or x8), if the first populated slot (closest to the MCH) contains a single-ranked DIMM, the write ringback at that DIMM violates the JEDEC DRAM specification (see Figure 39). To reduce write ring back, populate single-ranked DIMMs furthest from the MCH when a combination of single-ranked and double-ranked DIMMs is used (see Figure 38).

To determine if a registered DDR DIMM is a single-bank DIMM or a double-bank DIMM, contact your local Intel representative for more information.

Figure 38. Example of Proper Single and Dual Rank Mixing





Figure 39. Example of Incorrect Single and Dual Rank Mixing



### 6.3.1 Dual Channel Source Synchronous Signal Group Routing

The MCH source synchronous signals are divided into groups consisting of data bits (DQ) and check bits (CB). An associated strobe (DQS) exists for each DQ and CB group, as shown in Table 32. The MCH supports both x4 and x8 devices, and the number of signals in each data group depends on the type of devices that are populated. For example, when x4 devices are populated, the 72-bit channel is divided into 18 data groups (16 groups consisting of four data bits each, and two groups consisting of four check bits each). One DQS is associated with each of these groups (18 total). Likewise, when x8 devices are populated, the 72-bit channel is divided into a total of nine data groups. In this case, only nine of the 18 strobes are used.

Table 32. DQ/CB to DQS Mapping (Sheet 1 of 2)

Data Group	Associated Strobe <sup>†</sup>
DQ_x[7:0]	DQS0, DQS9
DQ_x[15:8]	DQS1, DQS10
DQ_x[23:16]	DQS2, DQS11
DQ_x[31:24]	DQS3, DQS12
DQ_x[39:32]	DQS4, DQS13
DQ_x[47:40]	DQS5, DQS14

<sup>†</sup> In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

**Table 32. DQ/CB to DQS Mapping (Sheet 2 of 2)**

Data Group	Associated Strobe†
DQ_x[55:48]	DQS6, DQS15
DQ_x[63:56]	DQS7, DQS16
CB_x[7:0]	DQS8, DQS17

† In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

Table 33 states the routing requirements for the DQ, DQS and CB signals. All signals in a data group must be length matched to the associated DQSs, as described in Section 12.6, “Length Tuning”. Length matching past the last DIMM connector is not critical. Route all data signals and their associated strobes on the same layer. Try to maintain routing the signals on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane. The source synchronous signals require series termination resistors (Rs) placed close to the first DIMM connector, and parallel termination resistors (Rtt) placed after the last DIMM connector. These solutions do not require DQS to CMDCLK pair length matching.

When resistor packs are used for the termination resistors, it is suggested that source synchronous group signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.

**Table 33. Dual Channel Source Synchronous Signal Group Routing Guidelines**

Parameter	1-DIMM Solution 0° <sup>6</sup> , 25° <sup>6</sup> , 90°	2-DIMM Solution 25° <sup>6</sup>	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group <sup>3</sup>	DQ[63:0], CB[7:0], DQS[17:0]					
Topology	Daisy Chain					Figure 40
Reference Plane	Ground					Figure 34
MCH to Rs Trace Impedance ( $Z_0$ )	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	45 $\Omega$ $\pm$ 10%	Table 31
Rs to Rtt Trace Impedance ( $Z_0$ )	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	55 $\Omega$ $\pm$ 10%	Table 31
MCH to Rs Trace Width	5 mils	5 mils	5 mils	5 mils	6 mils	Figure 34
Rs to Rtt Trace Width	5 mils	5 mils	5 mils	5 mils	4 mils	Figure 34
Nominal Trace Spacing	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	Figure 34
MCH to DIMM1 Trace Length <sup>4</sup>	1.8" to 5.5"	1.8" to 4.5"	1.8" to 6.0"	3.5" to 6.3"	6.1" to 6.3"	Figure 40
Rs to DIMM1 Trace Length	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	Figure 40
DIMM to DIMM Trace Length	Not Supported	1.8" to 2.2" $\pm$ 50 mil <sup>7</sup>	1.0" to 1.2" $\pm$ 50 mil <sup>5</sup>	1.0" to 1.2" $\pm$ 50 mil <sup>5</sup>	1.0" to 1.12" $\pm$ 50 mil <sup>5</sup>	Figure 40
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	0.3" to 1.3"	Figure 40
Series Resistor (Rs)	10 $\Omega$ $\pm$ 2%	10 $\Omega$ $\pm$ 2%	10 $\Omega$ $\pm$ 2%	10 $\Omega$ $\pm$ 2%	Not Applicable <sup>1</sup>	Figure 40
Termination Resistor (Rtt)	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	34.8 $\Omega$ $\pm$ 1%	Figure 40
MCH Breakout Guidelines <sup>8</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	Figure 41, Section 12.6

**NOTES:**

1. No Rs is required. Instead, change the impedance at the first DIMM pin.
2. The DQS pair in the group must also be tuned to each other with this parameter. The DQ and DQS lines in the same group must be length tuned to all DIMMs. Tune all lengths to the Intel® E7501 MCH package trace lengths.
3. Route all data signals and their associated strobes on the same layer from MCH to Rtt.
4. The MCH to DIMM1 trace length is defined as Intel E7501 MCH die pad (PCB trace velocity equivalent, see [Section 12.6, "Length Tuning"](#)) to DIMM1 pin.
5. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.0" to 1.2".
6. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.
7. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.8" to 2.2".
8. Breakout distance is measured from outer ball array.

Figure 40. Dual Channel Source Synchronous Topology DIMM Solution





Figure 41. Trace Length Matching Requirements for Source Synchronous Routing



## 6.3.2 Dual Channel Command Clock Routing

Only one differential clock pair is routed to each DIMM connector because the MCH only supports registered DDR DIMMs. All CMDCLK/CMDCLK# termination is on the DIMM modules. Route each clock and its compliment adjacent to each other. The two complimentary signals (e.g., CMDCLK\_x0 and CMDCLK\_x0#) must be length matched to each other within  $\pm 2$  mils (see Figure 42) and must be routed on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane.


**Table 34. Dual Channel Command Clock Pair Routing Guidelines**

Parameter	1-DIMM Solution <sup>1</sup> 0°, 25°, 90°	2-DIMM Solution 25° <sup>1</sup>	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group	CMDCLK CMDCLK#					
Topology	Point-to-point					Figure 42
Reference Plane	Ground					Figure 43
Differential Trace Impedance (Zo)	100 $\Omega$ $\pm$ 10%	100 $\Omega$ $\pm$ 10%	100 $\Omega$ $\pm$ 10%	100 $\Omega$ $\pm$ 10%	100 $\Omega$ $\pm$ 10%	Figure 43
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 43
Differential Trace Spacing	7.5 mils	7.5 mils	7.5 mils	7.5 mils	7.5 mils	Figure 43
Group Trace Spacing	20 mils	20 mils	20 mils	20 mils	20 mils	Figure 43
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	4.0" $\pm$ 250 mils	7.50" $\pm$ 100 mils	Figure 42
MCH to DIMM2 Trace Length	Not Supported	4.0" to 6.0"	4.0" to 6.0"	6.0" $\pm$ 250 mils	8.00" $\pm$ 100 mils	Figure 42
MCH to DIMM3 Trace Length	Not Supported	Not Supported	Not Supported	8.0" $\pm$ 250 mils	8.75" $\pm$ 100 mils	Figure 42
MCH to DIMM4 Trace Length	Not Supported	Not Supported	Not Supported	Not Supported	10.75" $\pm$ 100 mils	Figure 42
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	Figure 42

**NOTES:**

1. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.
2. Breakout distance is measured from outer ball array.

Figure 42. Dual Channel 2-DIMM Command Clock Topology



### 6.3.3 Dual Channel Source Clocked Signal Group Routing

The MCH drives the command clock signals and the source-clocked signals together. That is, the MCH drives the command clock in the center of the valid window, and the source-clocked signals propagate with the command clock signal. Therefore, the critical timing is the difference between the command clock flight time and the source clocked signal flight time. The absolute flight time is not as critical.

When resistor packs are used for the termination resistors, it is suggested that source synchronous signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.


Table 35. Dual Channel Source Clocked Signal Group Routing Guidelines

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group <sup>1</sup>	RAS#, CAS#, WE#, MA[12:0], BA[1:0]					
Topology	Daisy Chain					Figure 43
Reference Plane	Ground					Figure 34
Trace Impedance ( $Z_0$ )	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	Table 31
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 5.5"	1.8" to 5.5"	1.8" to 5.5"	2.0" to 6.0"	2.0" to 6.0"	Figure 43
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	1.0" to 1.2"	1.0" to 1.2"	Figure 43
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	0.3" to 1.3"	Figure 43
Termination Resistor (Rtt)	39.2 $\Omega \pm 1\%$	39.2 $\Omega \pm 1\%$	39.2 $\Omega \pm 1\%$	39.2 $\Omega \pm 1\%$	34.8 $\Omega \pm 1\%$	Figure 43
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

**NOTES:**

1. No length tuning required.
2. Breakout distance is measured from outer ball array.

Figure 43. Dual Channel Source Clocked Signal Topology



### 6.3.4 Dual Channel Chip Select Routing

The MCH provides eight chip select signals. Two chip selects must be routed to each DIMM (one for each side).

Table 36. Dual Channel Chip Select Routing Guidelines (Sheet 1 of 2)

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group	CS[7:0]# <sup>1</sup>					
Topology	Point to Point					Figure 44
Reference Plane	Ground					Figure 34
Trace Impedance (Z <sub>0</sub> )	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	Table 31
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	4.0" ± 875 mils	7.50" ± 875 mils	Figure 44
MCH to DIMM2 Trace Length	Not Applicable	4.0" to 6.0"	4.0" to 6.0"	6.0" ± 875 mils	8.00" ± 875 mils	Figure 44
MCH to DIMM3 Trace Length	Not Applicable	Not Applicable	Not Applicable	8.0" ± 875 mils	8.75" ± 875 mils	Figure 44
MCH to DIMM4 Trace Length	Not Applicable	Not Applicable	Not Applicable	Not Applicable	10.75" ± 875 mils	Figure 44

**NOTES:**

1. Chip selects for each DIMM must be length matched to the corresponding clock within ± 875 mils and require parallel termination resistors (R<sub>tt</sub>) to DDR VTERM.
2. Breakout distance is measured from outer ball array.




**Table 36. Dual Channel Chip Select Routing Guidelines (Sheet 2 of 2)**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group	CS[7:0]# <sup>1</sup>					
Trace Length - DIMM to Rtt	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	0.1" to 1.5"	Figure 44
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	34.8 Ω ± 1%	Figure 44
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

**NOTES:**

1. Chip selects for each DIMM must be length matched to the corresponding clock within ± 875 mils and require parallel termination resistors (Rtt) to DDR VTERM.
2. Breakout distance is measured from outer ball array.

**Figure 44. Dual Channel Chip Select Topology**



### 6.3.5 Dual Channel Clock Enable Routing


The MCH provides a single clock enable (CKE) signal. This signal is used during initialization to indicate that valid power and clocks are being applied to the DIMMs. Because the CKE signal has higher loading, it requires a lower impedance. The recommended impedance for the CKE signal is 40 Ω. This may be achieved using a 7.5-mils wide trace on the recommended stack-up (refer to Table 31). It is acceptable to route the CKE signal 5-mils wide and 5-mils spacing when breaking out of the MCH. However, the trace must be widened to 7.5-mils before widening the spacing to 15-mils. The CKE signal requires a parallel termination resistor (Rtt) to DDR VTERM placed as close to the last DIMM connector as possible.

**Table 37. Dual Channel Clock Enable Routing Guidelines**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group	CKE					
Topology	Daisy Chain with Stubs					Figure 45
Reference Plane	Ground					Figure 34
Trace Impedance ( $Z_0$ )	40 $\Omega$ $\pm$ 10%	40 $\Omega$ $\pm$ 10%	40 $\Omega$ $\pm$ 10%	40 $\Omega$ $\pm$ 10%	40 $\Omega$ $\pm$ 10%	Table 31
Nominal Trace Width	7.5 mils	7.5 mils	7.5 mils	7.5 mils	7.5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils </td <td>15 mils</td> <td>15 mils</td> <td>Figure 34</td>	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	Figure 45
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	0.8" to 1.2"	0.8" to 1.2"	Figure 45
CKE_x Stub Trace Length	< 300 mils	< 300 mils	< 300 mils	< 300 mils	< 300 mils	Figure 45
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	< 0.8"	Figure 45
Termination Resistor (Rtt)	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	34.8 $\Omega$ $\pm$ 1%	Figure 45
MCH Breakout Guidelines†	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CKE to CMDCLK/ CMDCLK#: $\pm$ 1 inches	CMDCLK to CMDCLK#: $\pm$ 2 mils	CMDCLK to CMDCLK#: $\pm$ 2 mils	CMDCLK to CMDCLK#: $\pm$ 2 mils	CMDCLK to CMDCLK#: $\pm$ 2 mils	Figure 45

† Breakout distance is measured from outer ball array.

**Figure 45. Dual Channel CKE Topology**



### 6.3.6 Dual Channel DC Biasing Signals

The DC Biasing signals are DDR signals which are not channel configuration specific. The following sections describe the DC Biasing signals.


### 6.3.6.1 Dual Channel Receive Enable Signal (RCVEN#)

The Intel® E7501 MCH requires a pull-up resistor (R<sub>tt</sub>) to DDR VTERM on RCVEN. Table 38 lists the guidelines. Figure 46 summarizes these options.

**Table 38. Receive Enable Routing Guidelines**

Parameter	Intel® E7501 MCH
Signal Group	Receive Enable
Topology	Pull-up
Trace Impedance (Z <sub>0</sub> )	50 Ω ± 10%
Nominal Trace Width	5 mils
Nominal Trace Spacing	15 mils
Trace Length - MCH RCVENIN to R <sub>tt</sub>	No Requirement
Termination Resistor (R <sub>tt</sub> )	49.9 Ω ± 1%
Total Length	No Requirement

**Figure 46. Dual Channel Receive Enable Signal Routing Guidelines**




### 6.3.6.2 Dual Channel DDRCOMP

The MCH uses DDRCOMP\_x to calibrate the DDR channel buffers. This is periodically done by sampling the DDRCOMP pin on the MCH. The Intel® E7501 MCH calibrates using a 24.9 Ω ± 1% pull-down to ground. This may be implemented by routing a 15 mils wide trace to a resistive network as depicted in Figure 47. Place a decoupling capacitor between the pull-down and any other terminations.

**Table 39. DDRCOMP Routing Guidelines**

Parameter	Intel® E7501 MCH
Topology	pull-down
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to R <sub>tt</sub>	< 1.0"
Termination Resistor (R <sub>tt</sub> )	24.9 Ω ± 1%
Termination Voltage	Ground

Figure 47. Dual Channel DDRCOMP Resistive Compensation



### 6.3.6.2.1 DDRCOMP Tuning

It may be necessary to tune the DDR memory bus for optimum signal integrity based on your platform characteristics. If the signal quality of the memory bus needs to be tuned, then it is recommended that the DDRCOMP\_x resistor value be adjusted to achieve optimum signal quality. The 24.9 ohms resistor is used as a starting point and may or may not need to be adjusted depending on your board characteristics.

### 6.3.6.3 Dual Channel DDRVREF and ODTCOMP

The DDR system memory reference voltage (VREF) is used by the DRAM devices and the MCH to determine the logic level being driven on the data, command, and control signals. VREF of the receiving device must track changes in VTERM to maximize DDR interface margin. However, VTERM and VREF **cannot** be the same power plane due to the sensitivity of the DRAM VREF buffers to the termination plane noise. When a voltage regulator is used, it must reference VTERM (see Figure 48). When a local resistor divider is used, VREF and V<sub>TT</sub> are derived from the same voltage plane). Use equal value 1% resistors to derive DDR VREF (see Figure 49). Decouple VREF locally at the divider and DIMMs/MCH using one 0.1 μF capacitor per VREF pin.

Figure 48. DDR VREF Voltage Regulator





Figure 49. DDR VREF Voltage Divider




**Note:** Use equal resistor values for the DDR VREF supply.

The Intel® E7501 MCH includes active read-cycle termination for all source synchronous signals (DQ and DQS signals). This On-Die-Termination Compensation (ODTCOMP) serves to control signal swing at the MCH receiver during read-cycles. It does not function during write-cycles. The ODTCOMP circuit has the effect of a weak pull-up of  $200 \Omega \pm 15\%$  to VTT. The value of termination is not adjustable. The ODTCOMP reduces ringbacks and overshoots, and in some cases may help reduce the need for series termination.

The Intel E7501 MCH has four DDRVREFs per channel (eight total). Route DDRVREF and ODTCOMP traces 5 mils wide. The ODTCOMP signal needs a  $402 \Omega$  pull-down resistor. (See Figure 50.).

Figure 50. Dual Channel Routing DDRVREF and ODTCOMP




### 6.3.6.4 Dual Channel DDRCVO

The MCH uses a compensation signal to adjust buffer characteristics and output voltage swing over temperature, process, and voltage skew. Calibration is done periodically by sampling the DDRCVO\_x pins on the MCH. Place the voltage divider network (see Figure 51) within one inch of the MCH.

Table 40. DDRCVO Routing Guidelines

Parameter	Intel® E7501 MCH
Topology	Resistor Divider
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Divider	< 1.0"

Figure 51. Dual Channel DDRCVO Routing Guidelines



### 6.3.7 Dual Channel DDR Signal Termination and Decoupling

Place a 1.25 V termination plane on the top layer, just beyond (within 0.5 inch) the DIMM connector furthest from the MCH on each channel, as shown in Figure 52. The VTERM island must be at least 50-mils wide. Use this termination plane to terminate all DIMM signals, using one R<sub>tt</sub> resistor per signal. Termination may be done with individual resistors or Rpack. Decouple the VTERM plane using one 0.1 μF decoupling capacitor per two termination resistors. Each decoupling capacitor must have at least two vias between the top layer ground fill and the internal ground plane. In addition place one 100 μF Tantalum capacitor on each end of the termination island for bulk decoupling. Refer to Figure 52.



Figure 53. 1-DIMM Per Channel Decoupling







Figure 54. 2-DIMMs Per Channel Decoupling



## 6.4 Single Channel DDR Overview

In a single channel DDR configuration, channel A is the only channel that is active. [Figure 55](#) and [Figure 56](#) show channel A being routed to a single bank of DIMMs. The letter ‘A’ in the DIMM figure refers to the DIMM channel. The number following ‘A’ refers to the DIMM logical group.

The platform requires DDR DIMMs to be populated in-order, starting with the DIMM furthest from the MCH in a ‘fill-farthest’ approach (see [Figure 55](#) and [Figure 56](#)). In addition, single rank DIMMs should be populated furthest when a combination of single ranked and double ranked DIMMs are used. This recommendation is based on the signal integrity requirements of the DDR interface. Intel recommends checking for correct DIMM placement during BIOS initialization. Additionally, it is strongly recommended that all designs follow the DIMM ordering, SMBus Addressing, Command Clock routing and Chip Select routing documented in [Figure 55](#) and [Figure 56](#). This addressing must be maintained to be compliant with the reference BIOS code supplied by Intel.

Single Channel routing guidelines listed in the following sections are described for one or two DIMMs. When single channel three or four DIMMs guidelines are needed, follow the dual channel guidelines for three or four DIMMs listed in [Section 6.3, “Dual Channel DDR Overview”](#).

**Figure 55. Single Channel 2-DIMM Implementation**





Figure 56. Single Channel 4-DIMM Implementation



Certain combinations of DIMM types in 3-DIMM and 4-DIMM per channel systems have been found to violate the JEDEC write ring back measurement specification. 1-DIMM and 2-DIMM per channel systems do not violate the JEDEC write ring back specification. When combining double-rank DIMMs (x4 or x8) with single-rank DIMMs (x4 or x8), if the first populated slot (closest to the MCH) contains a single-ranked DIMM, the write ringback at that DIMM violates the JEDEC DRAM specification (see Figure 58). To reduce write ring back, populate single-ranked DIMMs furthest from the MCH when a combination of single-ranked and double-ranked DIMMs is used (see Figure 57).

To determine if a registered DDR DIMM is a single-bank DIMM or a double-bank DIMM, refer to *Distinguishing Between Single-Rank and Double-Rank Registered DDR DIMM Modules Application Note (AP-727)* or contact your Intel representative for more information.

Figure 57. Example of Proper Single Channel Rank Mixing





Figure 58. Example of Incorrect Single Channel Rank Mixing



## 6.4.1 Unused Channel Termination

Channel B is not used in a single channel configuration. Therefore, Channel B's associated signals should be terminated as described in Table 41.

Table 41. Channel B Signal Terminations

Signal Name	Single Channel PCB Recommended Connection
<b>Bidirectional Signal Group</b>	
CB_B[7:0]	47 $\Omega$ +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.
DQ_B[63:0]	47 $\Omega$ +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.
DQS_B[17:0]	47 $\Omega$ +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.
RCVENOUT_B#	47 $\Omega$ pullup to DDR Vterm (1.25 V). See Section 6.4.7.1.
<b>Output Signal Group</b>	
CMDCLK_B[3:0] CMDCLK_B[3:0]#	No connect or connect each associated CMDCLK_Bx to CMDCLK_Bx# through a 120 $\Omega$ resistor.
MA_B[12:0] BA_B[1:0] RAS_B# CAS_B# WE_B# CS_B[7:0]# CKE_B[1:0]	No connect.
<b>Input Signal Group</b>	
DDRCOMP_B	24.9 $\Omega$ +-1% pull-down to Ground. See Section 6.4.7.2.
DRCVO_B	Connect to resistor divider network. See Section 6.4.7.4.
DDRVREF_B[3:0]	Connect to DDR VREF (1.25 V). See Section 6.4.7.3.

## 6.4.2 Single Channel Source Synchronous Signal Group Routing

The MCH source synchronous signals are divided into groups consisting of data bits (DQ) and check bits (CB). An associated strobe (DQS) exists for each DQ and CB group, as shown in [Table 42](#). The MCH supports both x4 and x8 devices, and the number of signals in each data group depends on the type of devices that are populated. For example, when x4 devices are populated, the 72-bit channel is divided into 18 data groups (16 groups consisting of four data bits each, and two groups consisting of four check bits each). One DQS is associated with each of these groups (18 total). Likewise, when x8 devices are populated, the 72-bit channel is divided into a total of nine data groups. In this case, only nine of the 18 strobes are used.

**Table 42. Single Channel DQ/CB to DQS Mapping**

Data Group	Associated Strobe†
DQ_x[7:0]	DQS0, DQS9
DQ_x[15:8]	DQS1, DQS10
DQ_x[23:16]	DQS2, DQS11
DQ_x[31:24]	DQS3, DQS12
DQ_x[39:32]	DQS4, DQS13
DQ_x[47:40]	DQS5, DQS14
DQ_x[55:48]	DQS6, DQS15
DQ_x[63:56]	DQS7, DQS16
CB_x[7:0]	DQS8, DQS17

† In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

[Table 43](#) states the routing requirements for the DQ, DQS and CB signals. All signals in a data group must be length matched to the associated DQSs, as described in [Section 12.6, “Length Tuning”](#). Length matching past the last DIMM connector is not critical. Route all data signals and their associated strobes on the same layer. Try to maintain routing the signals on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane. The source synchronous signals require series termination resistors ( $R_s$ ) placed close to the first DIMM connector, and parallel termination resistors ( $R_{tt}$ ) placed after the last DIMM connector. These solutions do not require DQS to CMDCLK pair length matching.

When resistor packs are used for the termination resistors, it is suggested that source synchronous group signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.

**Table 43. Single Channel Source Synchronous Signal Group Routing Guidelines**

Parameter	1-DIMM Solution 0° <sup>6</sup> , 25° <sup>6</sup> , 90°	2-DIMM Solution 25° <sup>6</sup>	2-DIMM Solution 90°	Reference
Signal Group <sup>3</sup>	DQ[63:0], CB[7:0], DQS[17:0]			
Topology	Daisy Chain			Figure 59
Reference Plane	Ground			Figure 59
MCH to Rs Trace Impedance ( $Z_0$ )	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	Table 42
Rs to Rtt Trace Impedance ( $Z_0$ )	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	Table 42
MCH to Rs Trace Width	5 mils	5 mils	5 mils	Figure 59
Rs to Rtt Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	15 mils $\pm$ 1 mil	Figure 59
MCH to DIMM1 Trace Length <sup>4</sup>	1.8" to 5.5"	1-8" to 4.5"	1-8" to 6.0"	Figure 59
Rs to DIMM1 Trace Length	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	Figure 59
DIMM to DIMM Trace Length	Not Supported	1.8" to 2.2" $\pm$ 50 mils <sup>7</sup>	1.0" to 1.2" $\pm$ 50 mils <sup>5</sup>	Figure 59
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 59
Series Resistor (Rs)	10 $\Omega$ $\pm$ 2%	10 $\Omega$ $\pm$ 2%	10 $\Omega$ $\pm$ 2%	Figure 59
Termination Resistor (Rtt)	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	Figure 59
MCH Breakout Guidelines <sup>8</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	DQ to DQS: $\pm$ 25 mil <sup>2</sup>	Figure 60, Section 12.6

**NOTES:**

1. No Rs is required. Instead, change the impedance at the first DIMM pin.
2. The DQS pair in the group must also be tuned to each other with this parameter. The DQ and DQS lines in the same group must be length tuned to all DIMMs. Tune all lengths to the Intel® E7501 MCH package trace lengths.
3. Route all data signals and their associated strobes on the same layer from MCH to Rtt.
4. The MCH to DIMM1 trace length is defined as Intel E7501 MCH die pad (PCB trace velocity equivalent, see Section 12.6, "Length Tuning") to DIMM1 pin.
5. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.0" to 1.2".
6. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.
7. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.8" to 2.2".
8. Breakout distance is measured from outer ball array.

Figure 59. Single Channel Source Synchronous Topology DIMM Solution





Figure 60. Trace Length Matching Requirements for Single Channel Source Synchronous Routing



### 6.4.3 Single Channel Command Clock Routing

Only one differential clock pair is routed to each DIMM connector because the MCH only supports registered DDR DIMMs. All CMDCLK/CMDCLK# termination is on the DIMM modules. Route each clock and its compliment adjacent to each other. The two complimentary signals (e.g., CMDCLK\_x0 and CMDCLK\_x0#) must be length matched to each other within  $\pm 2$  mils and must be routed on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane.


**Table 44. Single Channel Command Clock Pair Routing Guidelines**

Parameter	1-DIMM Solution <sup>1</sup> 0°, 25°, 90°	2-DIMM Solution 25° <sup>1</sup>	2-DIMM Solution 90°	Reference
Signal Group	CMDCLK, CMDCLK#			
Topology	Point to point			Figure 61
Reference Plane	Ground			Figure 63
Differential Trace Impedance ( $Z_0$ )	100 $\Omega \pm 10\%$	100 $\Omega \pm 10\%$	100 $\Omega \pm 10\%$	Figure 63
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 63
Differential Trace Spacing	7.5 mils	7.5 mils	7.5 mils	Figure 63
Group Trace Spacing	20 mils	20 mils	20 mils	Figure 63
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	Figure 61
MCH to DIMM2 Trace Length	Not Supported	4.0" to 6.0"	4.0" to 6.0"	Figure 61
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	CMDCLK to CMDCLK#: $\pm 2$ mils	Figure 61

**NOTE:**

1. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.
2. Breakout distance is measured from outer ball array.

**Figure 61. Single Channel 2-DIMM Command Clock Topology**





## 6.4.4 Single Channel Source Clocked Signal Group Routing

The MCH drives the command clock signals and the source-clocked signals together. That is, the MCH drives the command clock in the center of the valid window, and the source-clocked signals propagate with the command clock signal. Therefore, the critical timing is the difference between the command clock flight time and the source clocked signal flight time. The absolute flight time is not as critical.

When resistor packs are used for the termination resistors, it is suggested that source synchronous signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.


**Table 45. Single Channel Source Clocked Signal Group Routing Guidelines**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group	RAS#, CAS#, WE#, MA[12:0], BA[1:0]			
Topology	Daisy Chain			Figure 62
Reference Plane	Ground			Figure 59
Trace Impedance ( $Z_0$ )	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	50 $\Omega \pm 10\%$	Table 42
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 5.5"	1.8" to 5.5"	1.8" to 5.5"	Figure 62
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	Figure 62
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 62
Termination Resistor ( $R_{tt}$ )	39.2 $\Omega \pm 1\%$	39.2 $\Omega \pm 1\%$	39.2 $\Omega \pm 1\%$	Figure 62
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

**NOTES:**

1. No length tuning required.
2. Breakout distance is measured from outer ball array.

**Figure 62. Single Channel Source Clocked Signal Topology**



## 6.4.5 Single Channel Chip Select Routing

The MCH provides eight chip select signals. Two chip selects must be routed to each DIMM (one for each side).


**Table 46. Single Channel Chip Select Routing Guidelines**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group	CS[7:0]#			
Topology	Point to Point			Figure 63
Reference Plane	Ground			Figure 59
Trace Impedance ( $Z_0$ )	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	50 $\Omega$ $\pm$ 10%	Table 42
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils </td <td>15 mils</td> <td>Figure 59</td>	15 mils	Figure 59
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	Figure 63
MCH to DIMM2 Trace Length	Not Applicable	4.0 to 6.0"	4.0 to 6.0"	Figure 63
Trace Length - DIMM to Rtt	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	Figure 63
Termination Resistor ( $R_{tt}$ )	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	39.2 $\Omega$ $\pm$ 1%	Figure 63
MCH Breakout Guidelines <sup>2</sup>	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

**NOTES:**

1. Chip selects for each DIMM must be length matched to the corresponding clock within  $\pm$  875 mils and require parallel termination resistors ( $R_{tt}$ ) to DDR VTERM.
2. Breakout distance is measured from outer ball array.

**Figure 63. Single Channel Chip Select Topology**



## 6.4.6 Single Channel Clock Enable Routing


The MCH provides a single clock enable (CKE) signal. This signal is used during initialization to indicate that valid power and clocks are being applied to the DIMMs. Because the CKE signal has higher loading, it requires a lower impedance. The recommended impedance for the CKE signal is 40 Ω. This may be achieved using a 7.5-mils wide trace on the recommended stack-up (refer to Table 31). It is acceptable to route the CKE signal 5-mils wide with 5-mils spacing when breaking out of the MCH. However, the trace must be widened to 7.5 mils before widening the spacing to 15-mils. The CKE signal requires a parallel termination resistor (R<sub>tt</sub>) to DDR VTERM placed as close to the last DIMM connector as possible.

**Table 47. Single Channel Clock Enable Routing Guidelines**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group	CKE			
Topology	Daisy Chain with Stubs			Figure 64
Reference Plane	Ground			Figure 59
Trace Impedance (Z <sub>0</sub> )	40 Ω ± 10%	40 Ω ± 10%	40 Ω ± 10%	Table 42
Nominal Trace Width	7.5 mils	7.5 mils	7.5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils	15 mils	Figure 59
MCH to DIMM1 Trace Length	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	Figure 64
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	Figure 64
CKE_x Stub Trace Length	< 300 mils	< 300 mils	< 300 mils	Figure 64
DIMM to R <sub>tt</sub> Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 64
MCH Breakout Guidelines†	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CKE to CMDCLK/ CMDCLK#: ± 1 inches	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	Figure 64

† Breakout distance is measured from outer ball array.

**Figure 64. Single Channel CKE Topology**



## 6.4.7 Single Channel DC Biasing Signals

The DC Biasing signals are DDR signals which are not channel configuration specific. The following sections describe the DC Biasing signals.


### 6.4.7.1 Single Channel Receive Enable Signal (RCVEN#)

The Intel® E7501 MCH requires a pull-up resistor ( $R_{tt}$ ) to DDR VTERM on RCVEN. Table 48 lists the guidelines. Figure 65 summarizes these options.

**Table 48. Single Channel Receive Enable Routing Guidelines**

Parameter	Intel® E7501 MCH
Signal Group	Receive Enable
Topology	Pull-up
Trace Impedance ( $Z_0$ )	$50 \Omega \pm 10\%$
Nominal Trace Width	5 mils
Nominal Trace Spacing	15 mils
Trace Length - MCH RCVENIN to $R_{tt}$	No Requirement
Termination Resistor ( $R_{tt}$ )	$49.9 \Omega \pm 1\%$
Total Length	No Requirement

**Figure 65. Single Channel Receive Enable Signal Routing Guidelines**




### 6.4.7.2 Single Channel DDRCOMP

The MCH uses DDRCOMP\_A to calibrate the DDR channel buffers. This is periodically done by sampling the DDRCOMP pin on the MCH. The Intel® E7501 MCH calibrates using a  $24.9 \Omega \pm 1\%$  pull-down to ground. This may be implemented by routing a 15 mils wide trace to a resistive network as depicted in Figure 66. Place a decoupling capacitor between the pull-down and any other terminations.

**Table 49. DDRCOMP Routing Guidelines**

Parameter	Intel® E7501 MCH
Topology	pull-down
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Rtt	< 1.0"
Termination Resistor (Rtt)	24.9 $\Omega$ $\pm$ 1%
Termination Voltage	Ground

**Figure 66. Single Channel DDRCOMP Resistive Compensation**



### 6.4.7.2.1 DDRCOMP Tuning

It may be necessary to tune the DDR memory bus for optimum signal integrity based on your platform characteristics. If the signal quality of the memory bus needs to be tuned, then it is recommended that the DDRCOMP\_A resistor value be adjusted to achieve optimum signal quality. The 24.9  $\Omega$  resistor is used as a starting point and may or may not need to be adjusted depending on your board characteristics.

### 6.4.7.3 Single Channel DDRVREF and ODTCOMP

The DDR system memory reference voltage (VREF) is used by the DRAM devices and the MCH to determine the logic level being driven on the data, command, and control signals. VREF of the receiving device must track changes in VTERM to maximize DDR interface margin. However, VTERM and VREF *cannot* be the same power plane due to the sensitivity of the DRAM VREF buffers to the termination plane noise. When a voltage regulator is used, it must reference VTERM (see Figure 67). When a local resistor divider is used, VREF and VTERM must have a common source voltage between them (i.e., both VREF and V<sub>TT</sub> are derived from the same voltage plane). Use equal value 1% resistors to derive DDR VREF (see Figure 68). Decouple VREF locally at the divider and DIMMs/MCH using one 0.1  $\mu$ F capacitor per VREF pin.

Figure 67. DDR VREF Voltage Regulator





Figure 68. DDR VREF Voltage Divider




**Note:** Use equal resistor values for the DDR VREF supply.

The Intel® E7501 MCH includes active Read-cycle termination for all Source Synchronous signals (DQ and DQS signals). This On-Die-Termination Compensation (ODT) serves to control signal swing at the MCH receiver during Read-cycles. It does not function during Write-cycles. The ODTCOMP circuit has the effect of a weak pull-up of  $200\ \Omega \pm 15\%$  to VTT. The value of termination is not adjustable. The ODTCOMP reduces ringbacks and overshoots, and in some cases may help reduce the need for series termination.

The MCH only has four VREFs per channel (eight total). Route DDRVREF and ODTCOMP traces 5-mils wide. The ODTCOMP pin is grounded through a  $402\ \Omega$  pull-down resistor (see Figure 69).

Figure 69. Routing Single Channel DDRVREF and ODTCOMP




#### 6.4.7.4 Single Channel DDRCVO

The MCH uses a compensation signal to adjust buffer characteristics and output voltage swing over temperature, process, and voltage skew. Calibration is done periodically by sampling the DDRCVO\_A pins on the MCH. Place the voltage divider network (see Figure 70) within one inch of the MCH.

Table 50. DDRCVO Routing Guidelines

Parameter	Intel® E7501 MCH
Topology	Resistor Divider
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Divider	< 1.0"

Figure 70. Single Channel DDRCVO Single Channel Routing Guidelines




### 6.4.8 Single Channel DDR Signal Termination and Decoupling

Place a 1.25 V termination plane on the top layer, just beyond (within 0.5 inch) the DIMM connector furthest from the MCH on each channel, as shown in Figure 71. The VTERM island must be at least 50-mils wide. Use this termination plane to terminate all DIMM signals, using one  $R_{tt}$  resistor per signal. Termination may be done with individual resistors or Rpack. Decouple the VTERM plane using one 0.1 μF decoupling capacitor per two termination resistors. Each decoupling capacitor must have at least two vias between the top layer ground fill and the internal ground plane. In addition, place one 100 μF Tantalum capacitor on each end of the termination island for bulk decoupling. Refer to Figure 71.



Figure 71. DDR VTerm Plane



### 6.4.9 2.5 V Decoupling Requirements

Decouple the DIMM connectors as shown in Figure 72 or Figure 73. Place six ceramic 0.1 µF (0603) capacitors between each pair of DIMM connectors. Place two Tantalum 100 µF capacitors around each DIMM connector and two additional Tantalum 100 µF capacitors per channel, keeping them within 0.5 inch of the DIMM connectors. Figure 72 depicts a single Channel 2-DIMM decoupling scheme and Figure 73 depicts a single channel 4-DIMM decoupling scheme.

Figure 72. Single Channel 2-DIMM Decoupling





Figure 73. Single Channel 4-DIMM Decoupling






# Hub Interface

## 7.1 Signal Naming Convention

Figure 74 has the Hub Interface 2.0 and Hub Interface 1.5 signal naming convention for each component. This figure is intended to give a quick naming cross reference to designers. The specific guidelines and implementation on these signals are given in the following sections.

*Note:* Throughout the document, the ‘x’ part of the MCH signal has been dropped for simplicity.

**Figure 74. Signal Naming Convention on Both Sides of the Hub Interfaces**



## 7.2 Hub Interface 2.0 Implementation

The MCH and Intel® P64H2 ballout assignments are optimized to simplify the Hub Interface routing between these devices. To allow for greater flexibility in design, a connector may be placed on the interface to access a Hub Interface 2.0 (HI2.0) agent that resides on an adapter card. The typical card implementation uses an extension to the 3.3 V PCI-64 connector that provides an additional 70 pins for HI2.0. Power, JTAG and SMBus signals are taken from the PCI portion of the connector. The remaining PCI signals are unused. This approach provides the flexibility to allow either a PCI/PCI-X card or a HI2.0 card to be populated in the slot.

For the 16-bit Hub Interface, HI[7:0] and HI[20] are associated with PSTRBF and PSTRBS, and HI[15:8] and HI[21] are associated with PWSTRBF and PWSTRBS. HI[18:16] are common clock signals; they are sampled using CLK66. The three Hub Interfaces on the MCH are functionally and electrically identical. Therefore, these guidelines apply to all three Hub Interfaces.

**Table 51. Hub Interface 2.0 Signal/Strobe Association**

Data Group	Associated Strobes
HI[7:0] HI[20]	PSTRBF PSTRBS
HI[15:8] HI[21]	PWSTRBF PWSTRBS

### 7.2.1 Hub Interface 2.0 High-Speed Routing Guidelines

This section documents the routing guidelines for the Hub Interface 2.0. The Hub Interface 2.0 signal groups are listed in Table 52. The general routing guidelines for the Hub Interface 2.0 signals are given in Table 53.

**Table 52. Hub Interface 2.0 Signal Groups**

Group	Signal	
	Intel® E7501 MCH	Intel® P64H2
Common Clock Signals	HI[18:16]_x	HI[18:16]
Source Synchronous Signals	HI[21:20]_x, HI[15:0]_x, PSTRBF, PSTRBS, PWSTRBF, PWSTRBS	HI[21:20], HI[15:0], PSTRBF, PSTRBS, PWSTRBF, PWSTRBS
Miscellaneous Signals	HIRCOMP_x, HISWNG_x, HIVREF_x	HI_RCOMP, HI_VSWING, HI_VREF

**NOTE:** x = B, C, or D

**Table 53. Hub Interface 2.0 Routing Parameters**

System Type	Trace Length Min-Max (For HI2.0 Device Down)	Trace Length Min-Max (For HI2.0 Card Solution)	Trace Z <sub>0</sub>	Trace Width/Spacing	Breakout Width/Spacing
400 MHz	3" – 20"	3" – 14"	50 Ω ± 10%	5/15 mils (1:3)	5/5 mils (1:1) (max dist = 0.5")

The Hub Interface signals must be routed directly from the MCH to Intel® P64H2 with all signals referenced to ground. Maintain a consistent ground reference plane at all times. In addition, route all signals within a data group (consisting of nine bits of data and a pair of strobes) on the same layer and reference them to the same ground plane. Keep layer transitions to a minimum. When a layer change is required, use only two vias per net and keep all signals within a data group on the same layer.


Route the Hub Interface 2.0 data signal traces 5 mils wide using the recommended stack-up. There must be 15-mils spacing between data signal traces 5/15 (1:3). Each strobe signal must have a minimum of 35 mils of spacing from any adjacent signals to minimize effects that cause signal degradation. To break out of the MCH and Intel P64H2 package, the Hub Interface data signals may be routed 5/5 (1:1). The signals must separate to 5/15 (or strobes to 5/35) within 0.5 inch of the outer ball array.

Hub Interface 2.0 requires package length compensation, which is similar to the system bus package length compensation. For Intel® E7501 chipset component package lengths, refer to the component datasheets.

For Hub Interface 2.0 devices on the motherboard, trace length matching of  $\pm 0.25$  inch (including package length compensation) is required among all signals within a data group. When the hub device is on an adapter, length matching of  $\pm 0.125$  inch (including package length compensation) is required among all signals within a data group. The Hub Interface strobe trace lengths must be 0 to 1.0 inch shorter than the longest Hub Interface data trace.

Figure 75 depicts the length matching rules for a hub device on the motherboard. All of the Hub Interface data signals must be length matched within 0.25 inch. The figure shows HI[x] and HI[y] with the maximum allowed difference in length, while HI[z] is somewhere in the middle. The strobes in each strobe pair (PSTRBF and PSTRBS; PWSTRBF and PWSTRBS) are also matched within 0.25 inch (see Figure 75). However, the absolute length of the strobe pair is adjusted according to the **longest Hub Interface data line**. The upper pair shows the case where one of the strobes is the same **exact** length as the longest Hub Interface data line (which is the longest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or shorter than it, but by no more than 0.25 inch. The lower strobe pair shows the case where one of the strobes is **exactly** 1.0 inch shorter (see Figure 75) than the longest Hub Interface data line (which is the shortest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or longer than it, but by no more than 0.25 inch.

Figure 75. Hub Interface 2.0 Length Matching



The Hub Interface 2.0 has a minimum trace length requirement of three inches, and a maximum trace length requirement of 20 inches for a device on the motherboard implementation for all Hub Interface signals (using an internal routing layer on the recommended stack-up). However, for a device on an adapter card plugged in a Hub Interface 2.0 connector, the maximum motherboard trace length is 14 inches. This allows three inches for card routing and three inches for connector skew. For a riser card topology, the maximum trace length would reduce by three inches to (11-Y) inches, where Y is the riser card trace length. The riser must be built to not exceed the maximum trace length with the motherboard routed length.



Figure 76. Hub Interface 2.0 Routing Guidelines for Device Down Solutions





Figure 77. Hub Interface 2.0 Routing Guidelines for Hub Interface Connector Solutions



## 7.2.2 Hub Interface 2.0 Generation/Distribution of Reference Voltages


The nominal Hub Interface 2.0 reference voltage is  $0.350\text{ V} \pm 5\%$ . Each Hub Interface 2.0 on the MCH has a dedicated HIVREF pin to sample this reference voltage. Similarly, the Intel® P64H2 has a dedicated reference voltage pin. In addition to the reference voltage, a reference swing

voltage must be supplied to control buffer voltage swing characteristics. The nominal Hub Interface 2.0 reference swing voltage should be  $0.8\text{ V} \pm 5\%$  for the MCH and Intel® P64H2. Each Hub Interface 2.0 on the MCH has a dedicated HISWNG pin to sample this reference swing voltage. The Intel P64H2 has a dedicated reference swing voltage pin as well. Both of these reference voltages may be generated locally with a single voltage divider circuit. Figure 78 shows an example voltage divider circuit.

**Table 54. Hub Interface 2.0 Reference Circuit Specifications**

Reference Voltage Specification (V)	Reference Swing Voltage Specification (V)	1.2 V Voltage Divider Circuit Recommended Resistor Values ( $\Omega$ )	1.8 V Voltage Divider Circuit Recommended Resistor Values ( $\Omega$ )
$0.350 \pm 5\%$	For Intel® P64H2 = $0.8 \pm 5\%$ For MCH = $0.8 \pm 5\%$	R1 = $392 \pm 1\%$ R2 = $499 \pm 1\%$ R3 = $453 \pm 1\%$	R4 = $261 \pm 1\%$ R5 = $332 \pm 1\%$ R6 = $750 \pm 1\%$

**Figure 78. Hub Interface 2.0 with Locally Generated Voltage Divider Circuit**



The resistor values R1, R2, R3, R4, R5, and R6 must be rated at  $\pm 1\%$  tolerance. The selected resistor values must also ensure that the reference voltage and reference swing voltage tolerance are maintained over the input leakage specification. A  $0.1\ \mu\text{F}$  capacitor (C1 in the above circuits) should be placed close to each resistor divider, and a  $0.01\ \mu\text{F}$  bypass capacitor (C2 in the above circuits) should be placed near each reference voltage pin. When the length of the trace from the voltage divider to the pin is greater than one inch, place more than one  $0.01\ \mu\text{F}$  capacitor near the reference voltage pin. The trace length from the voltage divider circuit to the corresponding pin must be no longer than 3.5 inches.

Both the voltage reference and voltage swing reference signals should be routed 20 mils to 25 mils from all other signals.


### 7.2.3 Hub Interface 2.0 Resistive Compensation

The Hub Interface uses a resistive compensation signal (HIRCOMP\_x) to compensate buffer characteristics across temperature, voltage, and process. The HIRCOMP\_x resistor values are given in Table 55. Figure 79 shows the RCOMP\_x circuits. The length of the trace from the component to the pull-up must be less than 1.0 inch and have a trace impedance of  $50\ \Omega \pm 10\%$ .

**Table 55. Hub Interface 2.0 RCOMP Resistor Values**

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied To
Intel® MCH	50 Ω ± 10%	R1 = 24.9 Ω ± 1%	VCC1.2
Intel® P64H2	50 Ω ± 10%	R2 = 61.9 Ω ± 1%	VCC1.8

**Figure 79. Hub Interface 2.0 RCOMP Circuits**



## 7.2.4 Hub Interface 2.0 Decoupling Guidelines

To improve I/O power delivery, use two, 0.1 μF capacitors per component (i.e., MCH, Intel® P64H2). These capacitors should be placed within 150-mils of each package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the VSS side of the board should connect the VCC1\_8 / VCC1\_2 side of the capacitors to the VCC1\_8 / VCC1\_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1\_8 / VCC1\_2 side of the board should connect the ground side of the capacitors to the VSS power pins.

## 7.2.5 Unused Hub Interface 2.0 Interfaces


Terminate unused Hub Interface 2.0 interfaces as described below:

- All Hub Interface data and strobe, HIRCOMP\_x, and HISWNG\_x signals may be left as no connects.
- HIVREF must be tied to ground.

## 7.3 Hub Interface 1.5 Implementation

The Hub Interface 1.5 signals HI[7:0] are associated with HI\_STBS and HI\_STBF. For those familiar with Hub Interface 1.0, HI\_STBF and HI\_STBS are called HI\_STB# and HI\_STB, respectively.

**Figure 80. 8-Bit Hub Interface 1.5 Routing**



This section documents the routing guidelines for the Hub Interface 1.5 that is responsible for connecting the MCH to the ICH3-S. Hub Interface 1.5 supports parallel termination mode only; therefore, the DPRSLPVR pin on the ICH3-S must be left as No Connect (NC); this signal has an internal pull-down.

### 7.3.1 Hub Interface 1.5 High-Speed Routing Guidelines

The Hub Interface signals must be routed directly from the MCH to ICH3-S with all signals referenced to ground. Maintain a consistent ground reference plane at all times. In addition, route all signals within a data group (consisting of nine bits of data and a pair of strobes) on the same layer and reference them to the same ground plane. Keep layer transitions to a minimum. When a layer change is required, use only two vias per net and keep all signals within a data group on the same layer.

The Hub Interface 1.5 signal groups are listed in [Table 56](#). The general routing guidelines for the Hub Interface 1.5 signals are given in [Table 57](#).

**Table 56. Hub Interface 1.5 Signal Groups**

Group	Signals	
	Intel® E7501	Intel® ICH3-S
Common Clock Signals	HI_A[11:8]	HI[11:8]
Source Synchronous Signals	HI_A[7:0], HI_STBF, HI_STBS	HI[7:0], HI_STBF, HI_STBS
Miscellaneous Signals	HIRCOMP_A, HISWNG_A, HIVREF_A	HICOMP, HITERM, HIREF

**Table 57. Hub Interface 1.5 Routing Parameters**

System Type	Trace Length Min/Max	Trace $Z_0$	Trace Width/Spacing	Breakout Width/Spacing
266 MHz	3" – 20"	50 $\Omega \pm 10\%$	5/15 mils (1:3)	5/5 mils (1:1) (max dist = 0.5")

Route the Hub Interface 1.5 data signal traces 5 mils wide using the recommended stack-up. There must be 15 mils spacing between data signal traces 5/15 (1:3). Each strobe signal must have a minimum of 35 mils of spacing from any adjacent signals to minimize effects that cause signal degradation. To break out of the MCH and ICH3-S package, the Hub Interface data signals may be routed 5/5 (1:1). The signals must separate to 5/15 (or strobes to 5/35) within 0.5 inch of the outer ball array.

For Hub Interface 1.5 devices on the motherboard, each strobe signal trace must be length matched within  $\pm 1$  mil, and each data signal trace must be matched with respect to the strobes within  $\pm 0.1$  inch. See Figure 75 for an example.


### 7.3.2 Hub Interface 1.5 Generation/Distribution of Reference Voltages

The nominal Hub Interface 1.5 reference voltage is  $0.35\text{ V} \pm 5\%$ . The 8-bit Hub Interface on the MCH has a dedicated HIVREF pin to sample this reference voltage. In addition to the reference voltage, a reference swing voltage must be supplied to control buffer voltage swing characteristics. The nominal Hub Interface 1.5 reference voltage swing must be  $0.8\text{ V} \pm 5\%$  for the MCH and  $0.7\text{ V} \pm 5\%$  for the Intel® ICH3-S. This voltage is sampled by the MCH using HISWNG, and is sampled by the Intel ICH3-S using HITERM (see Table 58). Both HISWNG and HITERM may be generated locally with a single voltage divider circuit as shown in Figure 81.

**Table 58. Hub Interface 1.5 Reference Circuit Specifications**

Reference Voltage Specification (V)	Reference Swing Voltage Specification (V)	1.2 V Voltage Divider Circuit Recommended Resistor Values ( $\Omega$ )	1.8 V Voltage Divider Circuit Recommended Resistor Values ( $\Omega$ )
$0.35 \pm 5\%$	For ICH3-S = $0.7 \pm 5\%$ For MCH = $0.8 \pm 5\%$	R1 = $392 \pm 1\%$ R2 = $499 \pm 1\%$ R3 = $453 \pm 1\%$	R4 = $261 \pm 1\%$ R5 = $825 \pm 1\%$

**Figure 81. Hub Interface 1.5 Locally Generated Reference Divider Circuits**



The values of R1, R2, R3, R4 and R5 must be rated at  $\pm 1\%$  tolerance. The selected resistor values must also ensure that the reference voltage and reference swing voltage tolerance are maintained over the input leakage specification. A  $0.1 \mu\text{F}$  capacitor (C1 in Figure 81) should be placed within 0.5 inch of each resistor divider, and a  $0.01 \mu\text{F}$  bypass capacitor (C2 in Figure 81) should be placed within 0.25 inch of reference voltage pins. When the length of the trace from the voltage divider to the pin is greater than one inch, place more than one  $0.01 \mu\text{F}$  capacitor near the reference voltage pin. The trace length from the voltage divider circuit to the HIREF and HUBREF pins must be no longer than 3.5 inches.

Both the voltage reference and voltage swing reference signals should be routed at least 20 mils to 25 mils from all other signals.


### 7.3.3 Hub Interface 1.5 Resistive Compensation

The Hub Interface uses a resistive compensation signal (RCOMP) to compensate buffer characteristics for temperature, voltage, and process. The HIRCOMP resistor values are given in Table 59. Figure 80 shows the RCOMP\_x circuits. The length of the trace from the component to the pull-up must be less than 1.0 inch and have a trace impedance of  $50 \Omega \pm 10\%$ .

Table 59. Hub Interface 1.5 RCOMP Resistor Values

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied To
MCH	$50 \Omega \pm 10\%$	$R1 = 24.9 \Omega \pm 1\%$	VCC1_2
Intel® ICH3-S	$50 \Omega \pm 10\%$	$R2 = 78.7 \Omega \pm 1\%$	VCC1_8

Figure 82. Hub Interface 1.5 RCOMP Circuits



### 7.3.4 Hub Interface 1.5 Decoupling Guidelines

To improve I/O power delivery, use two  $0.1 \mu\text{F}$  capacitors per each component (i.e., the ICH3-S and MCH). These capacitors should be placed within 150 mils of each package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the VSS side of the board should connect the VCC1\_8 / VCC1\_2 side of the capacitors to the VCC1\_8 / VCC1\_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1\_8 / VCC1\_2 side of the board should connect the ground side of the capacitors to the VSS power pins.

# Intel® 82870P2 (Intel P64H2)

# 8

The Intel® 82870P2 (Intel P64H2) is a peripheral chip that performs PCI/PCI-X bridging functions between the Hub Interface 2.0 and the PCI bus. The Intel P64H2 is an integral part of the Intel® E7501 chipset, bridging the MCH and the PCI/PCI-X bus. On the primary bus, the Intel P64H2 uses a 16-bit data bus to interface with the Hub Interface 2.0, and on the secondary bus, it supports two, 64-bit PCI/PCI-X bus segments. Either of the secondary PCI/PCI-X bus interfaces may be configured to operate in PCI or PCI-X mode. Each PCI/PCI-X interface contains an I/OxAPIC with 24 interrupts and a Hot-Plug controller that supports each PCI/PCI-X bus segment.

## 8.1 PCI/PCI-X Design Guidelines

The Intel P64H2 contains two PCI/PCI-X Interfaces. The PCI Interface has a 33-/66-MHz bus speed, and the PCI-X interface has a 66-/100-/133-MHz bus speed (see [Table 60](#)).

**Table 60. PCI/PCI-X Frequencies**

PCI		
Frequency	Maximum Slots	Voltage
33 MHz	6	3.3 V, 5 V
66 MHz	2	3.3 V
PCI-X		
Frequency	Maximum Slots	Voltage
66 MHz	4	3.3 V
100 MHz	2	3.3 V
133 MHz	1	3.3 V

**NOTE:** Frequencies specified are not the only ones supported, rather the maximum allowed in the configuration.

Intel simulated the PCI/PCI-X bus topologies shown in [Section 8.1.2](#) and [Section 8.1.3](#). If a platform implements a PCI/PCI-X topology not found in the following sections, it is the responsibility of the system designer to ensure the system meets the specified timings. The recommended lengths specified are not intended to replace thorough system simulations and validation.

## 8.1.1 General PCI-X Routing Guidelines

Most PCI-X signals are timing critical. The timing critical signals have length restrictions for propagation, setup, and hold requirements. Table 61 itemizes all timing critical and some of the non-critical signals. All of the topologies in the following sections itemize the lengths for the timing critical signals in configurations which Intel simulated.

**Table 61. Simulated Timing Critical Signals**

PxAD[63:0], PxC/BE[7:0]#, PxDEVSEL#, PxFRAME#, PxIRDY#, PxTRDY#, PxSTOP#, PxPERR#, PxSERR#, PxREQ[5:0]#, PxPLOCK#, PxPAR64, PxGNT[5:0]#, PCIXCAP, PxM66EN, Px_133EN, PxREQ64#, PxAck64#, PxlRQ[15:0]
--

The configurations enumerated in the following sections were simulated using the stack-up provided for 50 Ω ± 10% board impedance. Route the signals stripline with 5-mil wide traces with 10-mil wide spacing 5/10 (1:2).

PCI control signals always require pull-up resistors on the motherboard to ensure they contain stable values when no agent is actively driving the bus. This includes FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, INTA#, INTB#, INTC#, INTD#. In addition the 64-bit extension signals REQ64#, ACK64#, AD[63:32], C/BE[7:4]#, and PAR64 require pull-ups.

In the special case of a 64-bit bus that only contains 64-bit devices down, the pull-ups for AD[63:32], C/BE[7:4]# and PAR64 may not be needed. When the down device drives AD[63:32], C/BE[7:4]# and PAR64 during a 32-bit transaction then pull-ups are not necessary. When the down leaves device AD[63:32], C/BE[7:4]# and PAR64 floating during a 32-bit transaction then pull-ups may be required. Refer to the datasheet or specification for the 64-bit device down to determine when pull-ups are necessary.

The PCI/PCI-X bus has a maximum rating. PCI buses may be down shifted to a lower rating depending on the devices plugged into the bus. PCI/PCI-X buses may not be upshifted. Table 62 lists the ordering of PCI/PCI-X mode and frequencies. This means that when PCI-X 133 MHz is specified, the configuration may run at any mode or frequency below it (see Table 62). Topologies specified at PCI-X 100 MHz configurations may run at any speed below it, but not PCI-X 133 MHz. PCI 66 MHz configurations may be run at PCI 66 MHz, PCI-X 66 MHz, or below. PCI-X 66 MHz configurations *may not* run at PCI 66 MHz.

**Table 62. PCI/PCI-X Mode and Frequency Ordering**

Bus Mode and Frequency Ordering
PCI-X 133 MHz
PCI-X 100 MHz
PCI 66 MHz
PCI-X 66 MHz
PCI 33 MHz

**Note:** All topologies documented are stated at the highest rated bus mode and frequency for the motherboard topology.



## 8.1.2 PCI/PCI-X Routing Requirements (No Hot-Plug Switch)

The Intel® P64H2 supports a large number of PCI/PCI-X configurations. The basic topology of the bus is shown in Figure 83. Multiple slots are connected in a daisy chain topology with the device(s) down on the motherboard at the end of the daisy chain. Table 63 documents the lengths for the configurations Intel simulated. These topologies may also be used for Hot-Plug Parallel mode configurations where a Hot-Plug switch is not used.

Figure 83. Typical PCI/PCI-X Bus Topology




Table 63. Intel® P64H2 PCI/PCI-X Length Requirements

Configuration	Intel® P64H2 to Slot	Slot to Slot <sup>1</sup>	Slot to Device Down
33 MHz, 5 slots / 1 device down	2.0" – 7.0"	1.0"	3.0" – 6.0"
66 MHz, 4 slots / 0 devices down	6.0" – 8.0"	1.5"	N/A
100 MHz, 2 slots / 0 devices down	5.0" – 8.0"	1.0" – 1.75"	N/A
100 MHz, 2 slots / 1 device down	3.0" – 3.5"	0.75"	2.5" – 3.0"
100 MHz, 1 slot / 2 devices down	2.0" – 4.0"	(device to device) 5.0"	2.0"
133 MHz, 1 slot / 0 devices down	1.0" – 8.25" <sup>2</sup>	N/A	N/A
133 MHz, 0 slots / 1 devices down	1.25" – 10.0" Intel® P64H2 to device	N/A	N/A

**NOTES:**

1. During simulation, slot to slot lengths were held constant for some configurations. Therefore, no range may be given for these length requirements.
2. The 8.25 inches maximum only applies to the signals in the original 32-bit space. The 64-bit extension has a maximum length of 7.0 inches

## 8.1.3 PCI/PCI-X Hot-Plug Switch Routing Requirements

The Intel® P64H2 supports a large number of PCI/PCI-X Hot-Plug serial mode configurations. These configurations require the usage of a Hot-Plug switch. The Hot-Plug topology of the bus is shown in Figure 84. Hot-Plug switches are connected in a daisy chain topology with the device(s) down on the motherboard at the end of the daisy chain. Table 64 documents the lengths for the configurations that Intel simulated.

Figure 84. Typical Hot-Plug Topology




Table 64. Intel® P64H2 Hot-Plug Length Requirements

Configuration	Intel® P64H2 to Switch	Switch to Slot	Switch to Switch	Switch to Device Down
66 MHz, 4 Slots / 0 Device	2.0" – 6.0"	0.5" – 3.0"	0.5"	N/A
100 MHz, 2 Slots / 1 Device	2.5" – 3.5"	0.5" – 0.75"	0.75"	1.5" – 2.5"
100 MHz, 2 Slots / 0 Device	3.5" – 4.5"	1.0" – 1.75"	1.0" – 1.75"	N/A
100 MHz, 1 Slot / 1 Device	4.0" – 5.0"	1.75" – 2.25"	N/A	3.5" – 4.5"
133 MHz, 1 Slot / 0 Devices	1.5" – 3.5"	0.5" – 3.0"	N/A	N/A

**NOTE:** During simulation, slot to slot lengths were held constant for some configurations. Therefore, no range may be given for these length requirements.

## 8.1.4 Riser Card Topologies


The following guidelines are for systems that use a PCI-X riser card. A PCI-X riser card is card intended to extend the PCI-X signals. The riser card will contain a PCI-X card edge break-out and PCI-X connector slots. The riser's PCI-X card edge break-out is plugged into the motherboard's PCI-X slot and the riser's PCI-X connector slots are used to plug in PCI-X adapter cards. These guidelines assume a PCI/PCI-X riser card with a 0.7 – 1.0 inch long trace length between slots. These simulations require the clocks for each device and riser card slot to be tuned within 500 ps, or 2.85 inches, of each other. For the riser slot to also support a standard PCI/PCI-X adapter card, the tuning must also include the adapter card length.

The following topologies denote an upper and lower portion to the length requirements. The PCI specification requires the original 32-bit signals to have a card length of 0.75 to 1.5 inches. The 64-bit extension specifies the additional signals in the extension to have a length of 1.75 inches to 2.75 inches. Upper indicates the signals on the extension while Lower indicates signals lying in the original 32-bit space.

In some of the riser card topologies, series resistors are required. These series resistors must be placed on all signals listed in [Table 61](#).

Figure 85 shows a PCI-X channel with a single connector used for a riser. When a one slot riser is used, the channel may be run up to PCI-X 133 MHz. When a three slot riser is used, the channel may be run up to PCI 66 MHz.

**Figure 85. PCI-X Riser Card Topology**




**Table 65. PCI-X Riser Card Length Requirements**

Configuration	Intel® P64H2 to Riser	
	Lower	Upper
PCI-X 133 MHz, 1 slot riser	1.0" – 7.25"	1.0" – 6.5"
PCI-X 66 MHz, 3 slot riser	1.0" – 8.25"	1.0" – 3.8"

Figure 86 shows a PCI-X channel with a device down before a riser card connector. If a one slot riser is used, the channel may be run up to PCI-X 100 MHz. If a three slot riser is used, the channel may be run up to PCI-X 66 MHz.

**Figure 86. Device Down Before PCI-X Riser Card Topology**




**Table 66. Device Down Before PCI-X Riser Card Length Requirements**

Configuration	Intel® P64H2 to Device		Device to Riser	
	Lower	Upper	Lower	Upper
PCI-X 100 MHz, 1 slot riser	0.0" – 6.0"	0.0" – 5.0"	0.0" – 6.0"	0.0" – 5.0"
PCI-X 66 MHz, 3 slot riser	1.0" – 6.0"	1.0" – 4.0"	1.0" – 4.0"	1.0" – 4.0"

Figure 87 shows a riser card topology with a device down after the riser card connector. The one slot riser requires a 10 Ω series resistor on the riser between the riser fingers and the connector. The three slot riser configuration cannot be run at PCI 66 MHz. It requires a 15 Ω series resistor on the baseboard between the Intel® P64H2 and the Riser connector closer to the riser. A second 15 Ω resistor is also need on the riser itself between the riser card fingers and the first connector.

**Figure 87. Device Down After PCI-X Riser Card Topology**




**Table 67. Device Down After PCI-X Riser Card Length Requirements**

Configuration	Intel® P64H2 to Riser		Riser to Device	
	Lower	Upper	Lower	Upper
PCI-X 100 MHz, 1 slot riser	0.0" – 8.0"	0.0" – 8.0"	0.0" – 8.0"	0.0" – 8.0"
PCI-X 66 MHz, 3 slot riser	1.0" – 6.0"	1.0" – 4.0"	1.0" – 4.0"	1.0" – 2.25"

Figure 88 shows a device down before a PCI-X riser card. Place a 22 Ω series resistor on the stub to riser leg, close to the riser itself. This topology may only be run at PCI 66 MHz or below.

**Figure 88. Device Down with Stub Before PCI-X Riser Card Topology**



**Table 68. Device Down with Stub Before PCI-X Riser Card Length Requirements**

Configuration	Intel® P64H2 to Stub		Stub to Riser		Stub to Device	
	Lower	Upper	Lower	Upper	Lower	Upper
PCI-X 66 MHz, 3 slot riser	3.3" – 5.6"	3.3" – 4.6"	0.2" – 2.3"	0.2" – 1.3"	1.9" – 6.5"	1.9" – 5.5"

## 8.1.5 PCI-X Two Devices Down-Routing Requirements

The following guideline is for a system that uses two devices down on a single PCI-X channel. A good example of usage for this configuration is an I/O Processor or RAID device and a SCSI controller. This channel may be run at PCI-X 100 MHz.

Figure 89. Two Devices Down Card Topology




Table 69. Two Devices Down Length Requirements

Configuration	Intel® P64H2 to Device	
	Lower	Upper
100 MHz PCI-X	3.5" – 7.0"	3.5" – 7.0"

### 8.1.6 Clock Configuration

All PCI clocks must be disabled in the BIOS for any unused/unpopulated PCI/PCI-X slots. The P<sub>x</sub>PCLKO[5:0] pins may each be disabled by writing to the Disable PCLKOUT 5 – 0 bits (DPCLK, bits 15:10, configuration register offset 40h in each bridge). These clocks function the same in serial and dual-slot parallel modes. In serial mode, the P<sub>x</sub>PCLKO[5:0] signals are all driven low when the clock to the slot is disabled by the Hot-Plug controller, regardless of the DPCLK bits. Once the Hot-Plug controller connects the clock to the slot, these clocks are enabled again—which clocks are enabled does depend on DPCLK at this point. It is expected that P<sub>x</sub>PCLK0 may be connected to the PCI slot in single-slot parallel mode.

Figure 90. Hot-Plug Clock Topology




Table 70. Hot-Plug Clock Routing Length Parameters

Clock Speed	L1 (inches)	L2 (inches)	L3 (inches)
66 MHz	0.25 – 1.0	(L <sub>fbi</sub> – L3) – 2.523	0.75 – 1.25
100 MHz	3.5 – 4.5	0.25 – 0.5 = L3	0.25 – 0.5 = L2
133 MHz	1.5 – 2.5	0.5 – 1.0 = L3	0.5 – 1.0 = L2

Figure 91. No Hot-Plug Clock Topology




Table 71. No Hot-Plug Clock Routing Length Parameters


Clock Speed	L1 (inches)	L2 (inches) Slot	L2 (inches) Device Down
33 MHz Slot	3.5 – 5.5	0.5 – 5.0	2.9 – 7.9
66 MHz	3.5 – 4.5	0.5 – 1.0	3.0 – 3.5
100 MHz	≤ 1.0	$L_{fbi} - 2.5^1$	$L_{fbi}^1$
133 MHz	≤ 1.0	$L_{fbi} - 2.5^1$	$L_{fb}^1$

1. The clock signal and feedback loops are closely related. L2 and  $L_{fbi}$  may be any length, but need to be tuned to each other ± 25 mils. Refer to Figure 91 for L2, and Figure 92 for  $L_{fbi}$ .

## 8.1.7 Loop Clock Configuration

You must tie PxPCLKO6 to PxPCLKI because this clock always runs and is needed by the internal PCI PLLs to properly align output signals with the external clocks by removing clock insertion delay. The PxPCLKO6 signal does not have to be routed through a bus switch before returning to PxPCLKI.

Figure 92. Loop Clock Topology



**Table 72. Loop Clock Configuration Routing Length Parameters**


Clock Speed / Configuration	$L_{fbo}$ (inches)	$L_{fbi}$ (inches)
33 MHz / No HP	3.5 – 5.5	2.9 – 7.9
66 MHz / No HP	4.5 – 5.5	3.9 – 4.9
66 MHz / With HP	0.25 – 1.0	7.0 – 12.0
100 MHz / No HP	≤ 1.0	$L2 + 2.5^\dagger$
100 MHz / With HP	4.5 – 5.5	3.9 – 4.9
133 MHz / No HP	0.25 – 1.0	$L2 + 2.5^\dagger$
133 MHz / With HP	3.5 – 4.0	5.5 – 5.7

†  $L_{fbi}$  must be the same length ( $\pm 25$  mils) as any device clock length on the same bus. If a device is down on the motherboard,  $L_{fbi} = L2$ . If a device is on an expansion card,  $L_{fbi} = L2 + 2.5$  inches. Refer to Figure 91 for L2 and Figure 92 for  $L_{fbi}$ .

## 8.1.8 IDSEL Implementation

Designers should use a 100  $\Omega$  series coupling resistor on the IDSEL signal when implementing PCI-X. Though the *PCI-X Addendum PCI Local Bus Specification*, Revision 1.0, calls for a 2 k $\Omega$  resistor, the current specification, *PCI-X Addendum to the PCI Local Bus Specification*, Revision 1.0a, allows for other resistor values. See Figure 93 for an example of how to implement the coupling resistor. IDSEL mapping per Intel® P64H2 pin is arbitrary. However, AD16 is reserved.

**Figure 93. IDSEL Sample Implementation Circuit**



## 8.1.9 SMBus Address

The SMBus interface does not have configuration registers. The SMBus address is set by the states of pins PAGNT[5:4] and PBGNT[5:4] when PWROK is asserted as described in Table 73. Refer to the *Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet* for a more detailed description of Intel® P64H2 strap latching.

Table 73. SMBus Address Configuration

Bit	Value
7	1
6	1
5	PAGNT[5]
4	0
3	PAGNT[4]
2	PBGNT[5]
1	PBGNT[4]

**NOTE:** There is no bit 0 because it is the read/write direction indicator.

## 8.2 Hot-Plug Implementation

The Intel® P64H2 contains two integrated Hot-Plug controllers (one per PCI/PCI-X interface) that operate independently. These integrated controllers may be individually disabled or configured to operate in one of the three defined modes of operation: single-slot parallel mode, dual-slot parallel mode, and serial mode. This section describes each of these three modes of operation, as well as switch and button implementation and the Hot-Plug Standard Usage Model.

### 8.2.1 Standard Usage Model

To define a programming model for the Hot-Plug controllers (HPC), it is necessary to make some assumptions about the interface between a user and a Hot-Plug system that must be incorporated into the hardware solution. The programming model includes two LED indicators, one optional push button, and a sensor on the manually-operated retention latch (MRL) for each supported slot. See [Section 8.2.2, “Hot-Plug Switch Implementation”](#) for MRL and attention button implementation. [Section 8.2.3, “LED Indicator Outputs”](#) describes the LED indicators. For more information on the Hot-Plug Standard Usage Model, see the *PCI Standard Hot-Plug Controller and Subsystem Specification*, Revision 1.0.

**Caution:** Users must always notify the operating system through a software user interface or Attention Button (when present) before opening an MRL. This allows the operating system to isolate the slot from the PCI bus and unload the device driver gracefully. The unexpected opening of an MRL leads to unpredictable results, including data corruption, abnormal termination of the operating system, or damage to card or platform hardware.



### 8.2.1.1 Hot-Removals

1. User selects a slot holding an enabled add-in card and requests that slot be disabled.
  - a. User interacts with a software user interface to request that slot be disabled.
  - b. User confirms request. System software validates request and initiates slot power down sequence. Power Indicator LED blinks.
- OR –
- a. User presses momentary Attention Button at that slot.
  - b. Software interprets change on HxPRSNT# pin as a push button event. (Software ignores second interrupt on HxPRSNT# caused by button release.) Power Indicator LED blinks.
  - c. User is permitted to cancel request within five seconds by pressing Attention Button again.
  - d. System software validates request and initiates slot power down sequence.
2. System software waits for card activity on the PCI bus to end.
3. Hot-Plug controller asserts RST#, bus signals and clock lines are disconnected from the slot, and power is removed.
4. Power Indicator LED is turned off. User may open MRL, disconnect cables, and remove card.

### 8.2.1.2 Hot-Insertions

1. User selects an empty, disabled slot and opens MRL.
2. User inserts add-in card, closes MRL, and attaches cables to card.
3. User requests that slot be enabled.
  - a. User requests that slot be enabled through a software user interface.
  - b. Power Indicator LED next to slot blinks while system software validates request.
- OR –
- a. User presses momentary Attention Button at that slot.
  - b. Software interprets change on HxPRSNT# pin as a push button event. (Software ignores second interrupt on HxPRSNT# caused by button release.)
  - c. User is permitted to cancel request within five seconds by pressing Attention Button again.
  - d. Power Indicator LED next to slot blinks while system software validates request.
4. Hot-Plug controller asserts RST# to the slot; main supply voltages are present at the slot.
5. Clock and bus signals are connected to the slot; RST# is deasserted.
6. Power Indicator LED is turned on. The slot is ready for operation.

## 8.2.2 Hot-Plug Switch Implementation

The mechanical design for the chassis should include a manually-operated retention latch (MRL) that holds an add-in card in the slot. Each MRL should have an associated switch, optical device, or other type of sensor to indicate whether a slot is open or closed. (Note that the terms opened and closed do not necessarily indicate the electrical state of the switches used, but should be thought of as a mechanical door that enables or disables cards to be installed or removed.) A slot may be auto-powered down should someone attempt to remove a card without first notifying the operating system. The mechanical design should be such that it is impossible for an expansion card to be removed without the switch indicating that the slot is open. The mechanical design should also prevent inadvertent switch openings.


An ‘attention button’ is a momentary-contact push-button. This button serves to invoke the Hot-Plug service so that an adapter may be added or removed without the use of a software interface. Support for the attention button is optional.

### 8.2.2.1 Manually-Operated Retention Latch Sensor

The HxSWITCH signal is monitored by the Hot-Plug controller to determine whether or not a slot should be powered. The MRL sensor, or slot switch, should be connected to the HxSWITCH pin such that it drives this pin low to indicate that the slot is closed and may be powered on. When the signal is driven high, it indicates that the slot should immediately be powered off. The MRL Sensor is represented schematically as a switch in Figure 94.

The Slot Present pins on each Hot-Plug slot are connected directly to the HxPRSNT2# and HxPRSNT1# pins on the Intel® P64H2.


Figure 94. Manually-Operated Retention Latch Sensor



### 8.2.2.2 Optional Attention Button

The Attention Button state is observed on the slot-specific HxPRSNT1# pin. An exclusive-OR (XOR) gate is inserted between the Slot Present signal and the Hot-Plug controller as shown in Figure 95. A momentary contact button is connected to the other input of the XOR gate. When the button is in the released state, the Slot Present signal is unaffected. When the button is actively being pressed/asserted, the Slot Present signal is inverted, signaling the Hot-Plug controller to commence slot power up/down sequence.

Figure 95. Attention Button Implementation



### 8.2.3 LED Indicator Outputs

The PCI Hot-Plug Standard Usage Model assumes that the platform provides two indicators per slot. Indicators must be placed in close proximity to their associated slot so that the association between the indicators and the Hot-Plug slot is clear.

The LED output signals for all modes of the Intel® P64H2 Hot-Plug controller operation are active high. In all cases, the green LED is the power indicator, and the amber LED is the attention indicator.

### 8.2.4 Hot Plug Interrupt Routing Requirements

The recommended method to support hot plug is to route the SCI interrupt output signal on the Intel P64H2 (pin PAIRQ7) to an available GPIO pin on the ICH3. A System Controlled Interrupt (SCI) is a system interrupt used by hardware to notify the operating system of ACPI events. SCI is an active-low, shareable, level-triggered interrupt.

## 8.2.5 Hot-Plug Interrupt Routing Requirements

The recommended method to support Hot-Plug is to route the SCI interrupt output signal on the Intel® P64H2 (pin PAIRQ7) to an available GPIO pin on the ICH3. A System Controlled Interrupt (SCI) is a system interrupt used by hardware to notify the operating system of ACPI events. SCI is an active-low, shareable, level-triggered interrupt.

## 8.2.6 Disabling/Enabling an Intel® P64H2 Hot-Plug Controller

### 8.2.6.1 Hot-Plug Strapping Options

The HPx\_SLOT[2:0] strapping pins are used to enable and disable the Hot-Plug controller. [Table 74](#) lists the strapping options associated with these pins, and the modes of operation they enable.

**Table 74. Hot-Plug Mode**

HPx_SLOT [2:0]	Hot-Plug Mode	Notes
000	Hot-Plug Disabled	
001	1-Slot (Parallel Mode)	1
010	2-Slot (Parallel Mode)	2
011	3-Slot (Serial Mode)	3
100	4-Slot (Serial Mode)	3
101	5-Slot (Serial Mode)	3
110	6-Slot (Serial Mode)	3
111	Reserved	

**NOTES:**

1. Refer to [Section 8.2.7](#) for single-slot parallel mode operation.
2. Refer to [Section 8.2.8](#) for dual-slot parallel mode operation.
3. Refer to [Section 8.2.9](#) for serial mode operation.

### 8.2.6.2 Hot-Plug Registers' Visibility

The Hot-Plug controller function is completely hidden when the controller is disabled by the slot strapping pins HPx\_SLOT[2:0], and the registers are not available or accessible.

## 8.2.7 Single-Slot Parallel Mode

Single-slot parallel mode allows for only one card to be connected to the PCI/PCI-X Bus. This mode should be used only to implement a one-slot Hot-Plug solution because of the behavior of the PCI bus when in this mode. No serialization/deserialization logic is required for this mode of operation.

### 8.2.7.1 Required Additional Logic

Single-slot parallel mode requires a power switch to be used to turn the slot power on and off. Single-slot parallel mode does not require the use of a bus and clock switch. In this mode, all PCI signals are driven to ground whenever a PCI card is to be disconnected.

When the platform supports PME# or SMBus connections to the slot, isolation logic is required to disconnect these signals prior to inserting or removing a card. See the *PCI Hot-Plug Specification*, Revision 1.1, for implementation details. The HxSWITCH signal may be used to control the isolation switches.

### 8.2.7.2 PCI Clock

In single-slot parallel mode, it is expected that PxPCLK 0 is used.

### 8.2.7.3 Debounced Hot-Plug Switch Input

The switch inputs (PxIRQ15 in this case—see [Table 76](#)) to the Hot-Plug controller do not require any debouncing logic in this mode. This logic is contained within the Intel® P64H2. The POWERON value for this input is determined by BIOS. However, it is recommended that BIOS define a logic 0 to represent that the slot may be powered on.

### 8.2.7.4 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. For more information on the reference circuit, refer to [Section 8.2.8.9](#). The board designers may also use [Table 75](#) as a reference for non-Hot-Plug designs only.


**Table 75. Frequency Matrix for Non-Hot Plug Designs**

Frequency	M66EN	PCIXCAP1	PCIXCAP2	133EN
PCI 33	0	X	X	X
PCI 66	1	0	0	X
PCI-X 66	X	1	0	X
PCI-X 100	X	1	1	0
PCI-X 133	X	1	1	1

### 8.2.7.5 Tri-State Buffer or 2:1 Multiplexer for HPx\_SLOT[2:0]


The HPx\_SLOT[2:0] pins are pull-ups/pull-downs for determining the slot count and mode of operation for the Intel® P64H2 Hot-Plug controller. The strapping value on these pins is latched on the rising edge of PWROK. In single-slot parallel mode, these pins also function as the PCIXCAP1A, PCIXCAP2A, and PCIXCAP1B inputs to the controller. Logic must exist to preserve the slot count value when the system is in reset (PWROK signal is low). [Figure 96](#) shows an example of the tri-state buffer circuit.

Figure 96. Tri-State Buffer Circuit Example



It is also possible to accomplish this strapping requirement using a 2:1 multiplexer. The PWROK signal may be used to enable the tri-state buffer. The decision is left up to the individual designer on which method to use. See Figure 97 for an example of the optional multiplexer circuit.

Figure 97. MUX Circuit Example



### 8.2.7.6 Hot-Plug Multiplexed Signals in Single-Slot Parallel Mode

The Hot-Plug signals that connect to the controller are shown in Table 76. In Table 76 the ‘Signal’ column refers to the name of the slot pin when in single-slot mode. The ‘Bus A’ and ‘Bus B’ columns represent the corresponding Intel® P64H2 pins.

Table 76. Single-Slot Parallel Mode Hot-Plug Signal Table

Signal	Type	Multiplexed With				Note
		Bus A	Ball #	Bus B	Ball #	
HxSWITCHA	I	PAIRQ15	F4	PBIRQ15	F1	
HxFAULTA#	I	PAIRQ14	E4	PBIRQ14	E1	
HxPRSNT2A#	I	PAIRQ13	F5	PBIRQ13	D1	

**NOTES:**

1. HPx\_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.
2. The Intel® P64H2 must drive this signal to its corresponding state shown in Table 77 in case the system is set up for single-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual-slot parallel mode is the same value it would have driven when in serial mode.
3. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high as they are during serial mode.

**Table 76. Single-Slot Parallel Mode Hot-Plug Signal Table**

Signal	Type	Multiplexed With				Note
		Bus A	Ball #	Bus B	Ball #	
HxPRSNT1A#	I	PAIRQ12	E5	PBIRQ12	C1	
HxM66ENA	I/O	PAIRQ11	D5	PBIRQ11	B1	
HxPCIXCAP1A	I	HPASLOT2	D20	HPBSLOT2	D23	1
HxPCIXCAP2A	I	HPASLOT1	C20	HPBSLOT1	C23	1
HxRESETA#	O	PAGNT5	E22	PBGNT5	G4	2
HxGNLEDA	O	HPA_SOC	A19	HPB_SOC	A24	2
HxAMLEDA	O	HPA_SOL	D19	HPB_SOL	C22	2
HxBUSENA#	O	HPA_SORR#	A18	HPB_SORR#	A22	2, 3
HxCLKENA#	O	HPA_SIL#	D24	HPB_SIL#	D24	2, 3
HxPWRENA	O	HPA_SOD	B19	HPB_SOD	C24	2

**NOTES:**

1. HPx\_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.
2. The Intel® P64H2 must drive this signal to its corresponding state shown in [Table 77](#) in case the system is set up for single-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual-slot parallel mode is the same value it would have driven when in serial mode.
3. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high as they are during serial mode.

**Table 77. Hot-Plug Controller Output Signal Reset Values**

Signals	Reset Value
Px_GNT[5:3]	011
HPx_SOC	0
HPx_SIC	0
HPx_SOL	0
HPx_SOLR	0
HPx_SOD	0
HPx_SORR#	1
HPx_SOR#	0
HPx_SIL#	1

### 8.2.7.7 SMBus Address Considerations


In single-slot parallel mode, the SMBus address strap pins listed in [Table 73](#) are multiplexed with Hot-Plug control signal HxRESETA#. Therefore, it is recommended that the following technique be used for determining an SMBus address. Pull the PAGNT5 (RESETA#) signal to ground through a 100 kΩ ± 5% resistor. This may keep the reset signal active until the Intel® P64H2 is

ready for it to become deasserted. Pull the PAGNT4 (HxBUSENB#) signal to 3.3 V through a 10 kΩ ± 5% resistor. The Intel® P64H2 may be able to drive this signal to ground when the signal must be asserted.

### 8.2.7.8 Single-Slot Parallel SMBus Circuit

Figure 98 shows the single-slot parallel SMBus circuit.

Figure 98. Single-Slot Parallel SMBus Circuit



### 8.2.7.9 Pull-Ups/Pull-Downs in Single-Slot Parallel Mode

All PCI signals should follow the *PCI Local Bus Specification, Revision 2.2*, pull-up requirements whether they are multiplexed or not. All unused input signals should be pulled to 3.3 V through an 8.2 kΩ ± 5% resistor to keep them from floating.


Table 76 defines which multiplexed signals are to be used with single-slot parallel mode. Note that whether in single or dual-slot parallel mode, all signals from Table 76 are actually multiplexed even though only the signals listed in Table 77 are used. As a result, all unused input signals listed in Table 76 must be pulled to 3.3 V through an 8.2 kΩ ± 5% resistor to keep them from toggling.

### 8.2.7.10 Reference Schematic for Single-Slot Parallel Mode

Note that the schematic in Figure 99 is based on definition and simulation of the Intel® P64H2. The schematic has not been fully validated.



Figure 99. Reference Schematic for Single-Slot Parallel Mode



## 8.2.8 Dual-Slot Parallel Mode

Dual-slot parallel mode is used when it is desirable to have two slots that are Hot-Pluggable. No serialization/deserialization logic is required for this mode of operation.

### 8.2.8.1 Required Additional Logic

Dual-slot parallel mode requires a power switch to be used to turn the slot power on and off. Dual-slot parallel mode also requires the use of a bus and clock switch. Unlike single-slot parallel mode, the PCI signals are not driven to ground whenever a PCI card is to be disconnected. In addition, dual-slot parallel mode requires auto bus and clock disable logic to immediately disable the PCI bus and clock when the power fault signal (from the power switch) goes active.

When the platform supports PME# or SMBus connections to the slots, isolation logic is required to disconnect these signals before inserting or removing a card. See *PCI Hot-Plug Specification*, Revision 1.1, for implementation details.

### 8.2.8.2 Debounced Hot-Plug Switch Input

The switch inputs (PAIRQ[15] and PAIRQ[10] in this case—see [Table 78](#)) to the Hot-Plug controller do not require debouncing logic in this mode. This logic is contained within the Intel® P64H2.

### 8.2.8.3 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. An example of this circuit is also contained in the reference schematics. For a frequency reference matrix, see [Table 75](#).

### 8.2.8.4 Tri-State Buffer or 2:1 Multiplexer for HPx\_SLOT[2:0]

As with single-slot parallel mode, the HPx\_SLOT[2:0] pins are pull-ups/pull downs for determining the slot count and mode of operation for the Intel P64H2 Hot-Plug controller in dual-slot parallel mode. The strapping value on these pins is latched on the rising edge of PWROK. In dual- slot parallel mode these pins also function as the PCIXCAP1A, PCIXCAP2A, and PCIXCAP1B inputs to the controller. Logic must exist to preserve the slot count value when the system is in reset (PWROK signal is low). Connecting a tri-state buffer or a 2:1 multiplexer to these pins to pull the line high or low accordingly may do this. The PWROK signal may be used to enable the tri-state buffer to drive the line high or low or select the multiplexer signal. See [Figure 96](#) for example of a tri-state buffer circuit, and [Figure 97](#) for a 2:1 multiplexer circuit example.

### 8.2.8.5 HPx\_SID Output Signal

In dual-slot parallel mode, this signal is connected to the Amber LED slot status indicator. During a reset operation, this signal goes high which could flicker the LED on and confuse the user. To avoid having this LED turn on during a reset operation (PWROK logic zero), it is possible to use a buffer to electrically isolate this LED from the HPx\_SID signal. The PWROK input signal to the Intel P64H2 should be used to enable this buffer. See the dual-slot parallel mode reference schematic in [Section 8.2.8.9](#) for an example of this circuit.

### 8.2.8.6 Pull-Ups/Pull-Downs in Dual-Slot Parallel Mode

All PCI signals should follow the *PCI Local Bus Specification*, Revision 2.2, pull-up requirements whether they are multiplexed or not. Any unused input signals should be pulled to 3.3 V through an  $8.2\text{ k}\Omega \pm 5\%$  resistor to keep them from floating.

### 8.2.8.7 Hot-Plug Multiplexed Signals in Dual-Slot Parallel Mode

The Hot-Plug signals that connect to the controller are listed in [Table 78](#). In [Table 78](#) the ‘Signal’ column refers to the name of the slot pin when in dual-slot mode. The ‘Bus A’ and ‘Bus B’ columns represent the corresponding Intel P64H2 pins.

Table 78. Dual-Slot Parallel Mode Hot-Plug Signals Table

Signal	Type	Multiplexed Intel® P64H2 Pin				Note
		Bus A	Ball #	Bus B	Ball #	
HxSWITCHA	I	PAIRQ15]	F4	PBIRQ15	F1	
HxFAULTA#	I	PAIRQ14]	E4	PBIRQ14	E1	
HxPRSNT2A#	I	PA_IRQ13]	F5	PBIRQ13	D1	
HxPRSNT1A#	I	PAIRQ12]	E5	PBIRQ12	C1	
HxM66ENA	I/O	PAIRQ11]	D5	PBIRQ11	B1	
HxPCIXCAP1A	I	HPA_SLOT2]	D20	HPB_SLOT2	D22	1
HxPCIXCAP2A	I	HPA_SLOT1]	C20	HPB_SLOT1	C23	1
HxRESETA#	O	PAGNT5]	E22	PBGNT5	G4	3
HxGNLEDA	O	HPA_SOC	A19	HPB_SOC	A24	3
HxAMLEDA	O	HPA_SOL	D19	HPB_SOL	C22	3
HxBUSENA#	O	HPA_SORR#	A18	HPB_SORR#	A22	3, 4
HxCLKENA#	O	HPA_SIL#	C21	HPB_SIL#	D24	3, 4
HxPWRENA	O	HPA_SOD	B19	HPB_SOD	C24	3
HxSWITCHB	I	PAIRQ10	C5	PBIRQ10	F2	
HxFAULTB#	I	PAIRQ9	B5	PBIRQ9	E2	
HxPRSNT2B#	I	PAIRQ8	A5	PBIRQ8	D2	
HxPRSNT1B#	I	PAREQ5	F24	PBREQ5	G3	
HxM66ENB	I/O	PAREQ4	F21	PBREQ4	H4	
HxPCIXCAP1B	I	PAREQ3	F19	PBREQ3	H2	
HxPCIXCAP2B	I	HPA_SLOT0	A20	HPB_SLOT0	B2	1
HxRESETB#	O	HPA_SOR#	B18	HPB_SOR#	A21	3
HxGNLEDB	O	HPA_SIC	A23	HPB_SIC	A23	3
HxAMLEDB	O	HPA_SID	B24	HPB_SID	B24	2
HxBUSENB#	O	PAGNT4	F23	PBGNT4	H5	3, 4
HxCLKENB#	O	PAGNT3	F20	PBGNT3	H3	3, 4
HxPWRENB	O	HPA_SOLR	C19	HPB_SOLR	B22	3

NOTES:


1. HPX\_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.
2. HPX\_SID must be pulled down on the system board when configuring the Intel® P64H2 for dual-slot parallel mode so that the LED for slot B on busses A and B remain off during reset.
3. The Intel P64H2 must drive this signal to the corresponding state shown in Table 77 in case the system is set up for dual-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual slot parallel mode is the same value it would have driven when in serial mode.
4. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high, as they are during serial mode.

### 8.2.8.8 SMBus Address Considerations

In dual-slot parallel mode, the SMBus address strap pins in [Table 73](#) are multiplexed as Hot-Plug control signals HxRESETA# and HxBUSENB#. Therefore, it is recommended that the following technique be used for determining an SMBus address. Pull the PAGNT5 (RESETA#) signals to ground through a 100 kΩ ± 5% resistor. This keeps the reset signal active until the Intel® P64H2 is ready for it to become deasserted. Pull the PAGNT4 (BUSENB#) signals to 3.3 V through a 10 kΩ ± 5% resistor. The Intel P64H2 may be able to drive this signal to ground when the signal must be asserted.

Keep in mind that this limits the range of addresses you may achieve. Using this technique, the address is fixed when operating in dual-slot parallel mode on both controllers. [Figure 100](#) shows a dual-slot parallel SMBus circuit.

**Figure 100. Dual-Slot Parallel SMBus Circuit**



### 8.2.8.9 Reference Schematic for Dual-Slot Parallel Mode

Note that the schematic in [Figure 101](#) is based on definition and simulation of the Intel P64H2.



### 8.2.9.2 Required Additional Logic

Serial mode requires a power switch to be used to turn the slot power on and off on all Hot-Pluggable slots. Serial mode also requires the use of a bus and clock switch. In addition, serial mode requires auto bus and clock disable logic to immediately disable the PCI bus and clock when the power fault signal (from the power switch) goes active.

When the platform supports PME# or SMBus connections to the slots, isolation logic is required to disconnect these signals before inserting or removing a card. See the *PCI Hot-Plug Specification*, Revision 1.1, for implementation details.

### 8.2.9.3 Debounced Hot-Plug Switch Input

The switch inputs to the serialization/deserialization logic may require debouncing logic. This depends on the logic used for serialization, and is left up to the individual designer.

### 8.2.9.4 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. An example of this circuit is also contained in the reference schematics.

### 8.2.9.5 HPx\_SLOT[2:0]

The HPx\_SLOT[2:0] pins are pull-ups/pull-downs that are used to determine the slot count and mode of operation for the Intel® P64H2 Hot-Plug controller. These pins should be strapped to the proper slot count value. See [Table 74](#).


### 8.2.9.6 Stutter Logic for Implementing Fewer Than Six Slots

The serialized input/output data stream effectively stutters around the unused bit positions corresponding with the number of Hot-Plug slots determined by HPx\_SLOT[2:0]. This reduces the amount of logic required to implement fewer than six slots. When HPx\_SLOT[2:0] is strapped to enable four Hot-Pluggable slots, bit positions 4 and 5 would be skipped. Refer to [Figure 102](#) for an example of this. Note that this concept also applies to the output data stream as well.

Table 79. Shift Register Input Data

Bit	Byte 0	Byte 1	Byte 2	Byte 3
0	Slot 1 switch (0 = closed)	Slot 1 fault# (0 = fault)	Slot 1 present bit 2	Slot 1 present bit 1
1	Slot 2 switch	Slot 2 fault#	Slot 2 present bit 2	Slot 2 present bit 1
2	Slot 3 switch	Slot 3 fault#	Slot 3 present bit 2	Slot 3 present bit 1
3	Slot 4 switch	Slot 4 fault#	Slot 4 present bit 2	Slot 4 present bit 1
4	Slot 5 switch	Slot 5 fault#	Slot 5 present bit 2	Slot 5 present bit 1
5	Slot 6 switch	Slot 6 fault#	Slot 6 present bit 2	Slot 6 present bit 1
6	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
7	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
Bit	Byte 4	Byte 5	Byte 6	Byte 7
0	Slot 1 M66EN	Slot 1 PCIXCAP1	Slot 1 PCIXCAP2	User Defined
1	Slot 2 M66EN	Slot 2 PCIXCAP1	Slot 2 PCIXCAP2	User Defined
2	Slot 3 M66EN	Slot 3 PCIXCAP1	Slot 3 PCIXCAP2	User Defined
3	Slot 4 M66EN	Slot 4 PCIXCAP1	Slot 4 PCIXCAP2	User Defined
4	Slot 5 M66EN	Slot 5 PCIXCAP1	Slot 5 PCIXCAP2	User Defined
5	Slot 6 M66EN	Slot 6 PCIXCAP1	Slot 6 PCIXCAP2	User Defined
6	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
7	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)

Figure 102. Four-Slot Stutter Logic Implementation Example



### 8.2.9.7 Pull-Ups/Pull-Downs in Three or More Slot Serial Mode


All PCI signals should follow the *PCI Local Bus Specification*, Revision 2.2, pull-up requirements whether they are multiplexed or not. Any unused input signals should be pulled to 3.3 V through an 8.2 kΩ ± 5% resistor to keep them from floating.

## 8.2.9.8 Reference Schematic for Serial Mode

The schematic in Figure 103 is based on definition and simulation of the Intel® P64H2.

**Note:** This schematic has not been fully validated.

Figure 103. Reference Schematic for Serial Mode



## 8.2.10 Intel® P64H2 PCI Interface PCIXCAP and M66EN Pins

### 8.2.10.1 PCIXCAP Pin Requirements

During all modes of the Intel P64H2 Hot-Plug controller operation, the Intel P64H2 PCI/PCI-X interface pin PxpPCIXCAP is not used. This pin should be tied to VCC3\_3 through an 8.2 kΩ resistor to avoid having this line float.

The slot-specific HxpPCIXCAP1 and HxpPCIXCAP2 pins should be connected to their associated slot. See Section 8.2.7, Section 8.2.8, and Section 8.2.9 for more information on properly decoding PCI/PCI-X capability.



### 8.2.10.2 M66EN Pin Requirements

When operating in single-slot parallel mode, the Intel® P64H2 never drives PxM66EN. This pin should be tied to either VCC3\_3 or ground through an  $8.2\text{ k}\Omega \pm 5\%$  resistor to avoid having this line float. M66EN on the slot must be connected to the associated HxM66EN pin with a pull-up/pull-down on the motherboard. When the slot is to be a 33 MHz slot, then M66EN must be pulled to ground on the motherboard. This may make the slot a 33 MHz PCI slot always. When the M66EN pin is pulled high, then the slot cannot be run at 33 MHz PCI. This means that after a card is powered up at 33 MHz (Hot-Plug default), software must reset the bus to at least 66 MHz PCI mode (or a PCI-X mode) before any software attempts accesses to the PCI card. Otherwise, the card could experience operational problems if it requires M66EN for setting up PLLs, etc.


In dual slot parallel and serial modes, the PxM66EN pin (on the Intel P64H2 PCI/PCI-X interface) is a switched PCI bus signal that must be tied to all the slots through isolation logic. All cards must be able to see the value of PxM66EN being driven by the Intel P64H2 when coming out of reset. The HxM66EN pins (on the Intel P64H2 Hot-Plug Interface) should be connected to their associated slots.

The PxM66EN and HxM66EN pins each require  $5\text{ k}\Omega \pm 5\%$  pull-up resistors as specified in *PCI Local Bus Specification*, Revision 2.2. When the slot is connected to the bus, the Intel P64H2 may be sinking through both resistors, which is a violation of the specification. The following sections describe two possible M66EN design solutions.

#### 8.2.10.2.1 M66EN Isolation Switch Solution

One possible solution to the issue described in the previous paragraphs is to place a single  $5\text{ k}\Omega \pm 5\%$  pull-up on the Intel P64H2 side of the isolation logic and a  $5\text{ k}\Omega \pm 5\%$  pull-up on the slot side after the isolation logic, but with its own isolation switch, which uses an inverted version of the bus enable control signal. This way, when the isolation logic has the bus disconnected, the slot side may be pulled up with a  $5\text{ k}\Omega \pm 5\%$  resistor. When the isolation logic has the bus connected, the slot side resistor may be isolated, and the M66EN line may be pulled up by the  $5\text{ k}\Omega \pm 5\%$  pull-up on the Intel P64H2 side of the isolation logic. Using this method, the Intel P64H2 would only be sinking through a single  $5\text{ k}\Omega$  resistor at any time and would always be meeting the *PCI Local Bus Specification*, Revision 2.2, on the M66EN pull-up (*PCI Local Bus Specification*, Revision 2.2, Section 7.7.7). See [Figure 104](#).


Figure 104. M66EN Isolation Switch Solution



### 8.2.10.2.2 M66EN Diode Solution

Another possible to the issue described in the previous paragraphs solution is to use diodes to isolate the individual slots from one another while still allowing the Intel® P64H2 to drive the M66EN signals to ground. The Intel P64H2 PCI interface PxM66EN signal should be pulled to 3.3 V through a  $100\text{k}\Omega \pm 5\%$  resistor. This signal would then be connected to the individual slots through a reverse biased diode (one diode per slot). The PCI slots should also be pulled up individually to 3.3 V through a resistor of value such that the equivalent of all the resistances on the M66EN bus is approximately  $5\text{ k}\Omega$  (the PCI recommended value). This circuit allows the Intel P64H2 to pull the slots' M66EN to ground during initial power-up. During normal operation, each of the slots' M66EN signals may be isolated from one another allowing for polling of the Hot-Plug HxM66EN input for slot capability. Figure 105 shows the diode solution implemented in serial mode, where 'Slot x M66EN' is a serialized input to the Hot-Plug controller.

Figure 105. M66EN Diode Solution





# I/O Controller Hub 3 (Intel® ICH3-S) 9

---

## 9.1 IDE Interface

This section contains guidelines for connecting and routing the Intel® ICH3-S IDE interface. The ICH3-S has two independent IDE channels. This section provides guidelines for IDE connector cabling and motherboard design, including component and resistor placement, and signal termination for both IDE channels. The ICH3-S has integrated the series resistors that have been typically required on the IDE data signals (PDD[15:0] and SDD[15:0]) running to the two ATA connectors. While it is not anticipated that additional series termination resistors may be required, OEMs should verify motherboard signal integrity through simulation. Additional external zero ohm resistors may be incorporated into the design to address possible noise issues on the motherboard. The additional resistor layout increases flexibility by offering stuffing options at a later date.

The IDE interface may be routed with 5-mil traces on 7-mil spaces, and must be less than eight inches long (from ICH3-S to IDE connector). Additionally, maximum length difference between the longest and shortest trace lengths of a channel is 0.5 inch.

### 9.1.1 Cabling

- **Length of cable:** Each IDE cable must be equal to or less than 18 inches.
- **Capacitance:** The capacitance of each IDE cable must be less than 35 pF.
- **Placement:** A maximum of six inches is allowed between drive connectors on the cable. When a single drive is placed on the cable, it should be placed at the end of the cable. When a second drive is placed on the same cable, it should be placed on the next closest connector to the end of the cable (no more than six inches away from the end of the cable).
- **Grounding:** Provide a direct low impedance chassis path between the motherboard ground and hard disk drives.
- **ICH3-S Placement:** The ICH3-S must be placed equal to or less than eight inches from the ATA connector(s).

### 9.1.2 Cable Detection for Ultra ATA/66 and Ultra ATA/100

The ICH3-S IDE controller supports PIO, Multi-word (8237 style) DMA and Ultra DMA modes zero through five. The ICH3-S must determine the type of cable that is present to configure itself for the fastest possible transfer mode the hardware may support.

An 80-conductor IDE cable is required for Ultra DMA modes greater than two (Ultra ATA/33). This cable uses the same 40-pin connector as the old 40-pin IDE cable. The wires in the cable alternate: ground, signal, ground, signal, ground, signal, ground, and so on. All the ground wires are tied together on the cable (and they are tied to the ground on the motherboard through the ground pins in the 40-pin connector). This cable conforms to the *Small Form Factor Specification SFF-8049*. This specification may be obtained from the Small Form Factor Committee.


To determine when Ultra DMA modes greater than two (Ultra ATA/33) may be enabled, the ICH3-S requires the system software to attempt to determine the cable type used in the system. When the system software detects an 80-conductor cable, it may use any Ultra DMA mode up to the highest transfer mode supported by both the chipset and the IDE device. When a 40-conductor cable is detected, the system software must not enable modes faster than Ultra DMA Mode 2 (Ultra ATA/33).

Intel recommends that cable detection be performed using a combination Host-Side/Device-Side detection mechanism.

### 9.1.2.1 Combination Host-Side/Device-Side Cable Detection

Host-side detection (described in the *ATA/ATAPI-4 Standard*, Section 5.2.11) requires the use of two GPIO pins (one for each IDE channel). The proper way to connect the PDIAG#/CBLID# signal of the IDE connector to the host is shown in Figure 106. All IDE devices have a 10 kΩ pull-up resistor to 5 V on this signal. Not all of the GPIO and GPIO pins on the ICH3-S are 5 V tolerant. A 10 kΩ ± 5% pull-down resistor on PDIAG#/CBLID# is required to prevent the GPIO from floating when a device is not present. The pull-down resistor also allows for the use of a non-5 V tolerant GPIO.

Figure 106. Combination Host-Side/Device-Side IDE Cable Detection



This mechanism allows the BIOS, after diagnostics, to sample PDIAG#/CBLID#. When the signal is high, then a 40-conductor cable is present in the system and Ultra DMA modes greater than Mode 2 (Ultra ATA/33) must not be enabled.

When PDIAG#/CBLID# is detected low, an 80-conductor cable may be in the system, or there may be a 40-conductor cable and a legacy slave device (Device 1) that does not release the PDIAG#/CBLID# signal as required by the ATA/ATAPI-4 standard. In this case, BIOS should check the IDENTIFY DEVICE information in a connected device that supports Ultra DMA modes higher


than 2. When ID Word 93, bit 13 is 1, an 80-conductor cable is present. When this bit is 0, a legacy slave (Device 1) is preventing proper cable detection and BIOS should configure the system as though a 40-conductor cable is present and notify the user of the problem.

### 9.1.3 IDE Connector Requirements

The requirements for the primary and secondary IDE connector are shown in Figure 107.

- A 22  $\Omega$  to 47  $\Omega$  series resistor is required on RESET#. The correct value should be determined for each unique motherboard design, based on signal quality.
- An 8.2 k $\Omega$  to 10 k $\Omega$  pull-up resistor is required on IRQ14 and IRQ15 to VCC3.3.
- A 4.7 k $\Omega$   $\pm$  5% pull-up resistor to VCC3.3 is required on PIORDY.
- Series resistors may be placed on the control and data lines to improve signal quality. The resistors are placed as close to the connector as possible. Values are determined for each unique motherboard design.
- The 10 k $\Omega$   $\pm$  5% resistor to ground on the PDIAG#/CBLID# signal is required on the primary connector. This change is to prevent the GPIOx pin from floating when a device is not present on the IDE interface.


Figure 107. Connection Requirements for IDE Connector



## 9.2 SPKR Pin Consideration

SPKR is used as both the output signal to the system speaker and as a functional strap. The strap function enables or disables the ‘TCO Timer Reboot function’ based on the state of the SPKR pin on the rising edge of PWROK. When enabled, the ICH3-S sends an SMI# to the processor upon a TCO timer timeout. The status of this strap is readable via the NO\_REBOOT bit (bit 1, D31: F0, Offset D4h). The SPKR signal has a weak integrated pull-down resistor (the resistor is only enabled during boot/reset). Therefore, its default state is a logical zero or set to reboot. To disable TCO timer reboot, a jumper may be populated to pull the signal line high (see Figure 108). The value of the pull-up must be such that the voltage divider output caused by the pull-up, the effective pull-down (REFF), and the ICH3-S’s integrated pull-down resistor may be read as logic high.

Figure 108. Example Speaker Circuit




## 9.3 PCI

The ICH3-S provides a PCI Bus interface that is compliant with the *PCI Local Bus Specification, Revision 2.2*. The implementation is optimized for high-performance data streaming when the ICH3-S is acting as either the target or the initiator on the PCI bus. For more information on the PCI Bus interface, refer to the *PCI Local Bus Specification, Revision 2.2*.

The ICH3-S supports six PCI Bus masters (excluding the ICH3-S), by providing six REQ# / GNT# pairs. In addition, the ICH3-S supports two PC/PCI REQ# / GNT# pairs, one of which is multiplexed with a PCI REQ# / GNT# pair. Figure 109 shows the PCI bus layout example.



Figure 109. PCI Bus Layout Example



## 9.4 USB

The ICH3-S contains three UHCI host controllers. Each UHCI controller includes a root hub with two separate USB ports, for a total of six USB ports. This section provides guidelines for routing USB.

### 9.4.1 General Routing and Placement

Use the following general routing and placement guidelines when laying out a new design. These guidelines help minimize signal quality and EMI problems. USB validation efforts have focused on a ground referenced design.

1. Place the ICH3-S and major components on the un-routed board first. With minimum trace lengths, route high-speed clock, periodic signals, and USB differential pairs first. Maintain maximum possible distance between high-speed clocks/periodic signals to USB differential pairs and any connector leaving the PCB (i.e., I/O connectors, control and signal headers, or power connectors).
2. USB signals should be ground referenced (on layers 3 and 8).
3. Route USB signals using a minimum of vias and corners. This reduces reflections and impedance changes.
4. When it becomes necessary to turn 90 degrees, use two 45-degree turns or an arc instead of a single 90 degree turn. This reduces reflections on the signal by minimizing impedance discontinuities.
5. Do not route USB traces under crystals, oscillators, clock synthesizers, magnetic devices or ICs that use and/or duplicate clocks.
6. Stubs on USB signals should be avoided because stubs have an effect on signal quality. When stubs are necessary, none should be greater than 200 mils.
7. Route all traces over continuous ground planes with no interruptions. Avoid crossing over anti-etch when possible; this increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces.
8. Keep USB signals clear of the core logic set. High current transients are produced during internal state transitions, and may be very difficult to filter out.
9. Keep traces at least 50 mils away from the edge of the plane. This helps prevent the coupling of the signal onto adjacent wires, and helps prevent free radiation of the signal from the edge of the PCB.

## 9.4.2 USB Routing Parameters

Use the following separation guidelines.

- Recommended trace width and separation is 5-mils trace width with 6-mils spacing (90  $\Omega$  differential impedance).
- Maintain parallelism between USB differential signals, with the trace spacing needed to achieve 90  $\Omega$  differential impedance.
- Use at a minimum of 20 mils spacing between USB signal pair and other traces on the PCB. This helps to prevent crosstalk. When possible, keep clock and PCI traces at least 50 mils from the USB differential pairs.
- Minimize the length of high-speed clock and periodic signal traces that run parallel to USB signal lines to minimize crosstalk.
- Trace length match USB signal pair traces. The maximum trace length mismatch between USB signal pair should be no greater than 150 mils.

## 9.4.3 EMI Considerations

An optional 47 pF capacitor may be placed as close to the USB connector as possible on the USB data lines. This capacitor may be used for improved signal quality (rise/fall time), and to help minimize EMI radiation.


**Note:** Any EMI or ESD solution should be placed as close to the port as possible. For example, when using a front-panel daughter card, the EMI/ESD solution should be placed on the daughter card.

## 9.4.4 USB Power Line Layout Topologies

The following is a suggested topology for power distribution of VBUS to USB ports. Circuits of this type provide two types of protection during dynamic attach and detach situations on the bus: inrush current limiting (droop), and dynamic detach flyback protection. These two different situations require both bulk capacitance (droop) and filtering capacitance (for dynamic detach flyback voltage filtering). It is important to minimize the inductance and resistance between the coupling capacitors and the USB ports. That is, capacitors should be placed as close as possible to the port, and the power-carrying traces should be as wide as possible, preferably a plane.

[Figure 110](#) shows the suggested USB downstream power connection.

Figure 110. Suggested USB Downstream Power Connection



## 9.5 Intel® ICH3-S SMBus/SMLink Interface


The SMBus interface on the ICH3-S uses two signals, SMBCLK and SMBDATA, to send and receive data from components residing on the bus. These signals are used exclusively by the SMBus host controller. The SMBus host controller resides inside the ICH3-S. When the SMBus is used only for the SPD EEPROMs (one on each DIMM), both signals should be pulled up with a  $4.7\text{ k}\Omega \pm 5\%$  resistor to VCC3.3.

The ICH3-S incorporates an SMLink interface supporting Alert on LAN\*, Alert on LAN2\*, and a slave functionality. This interface uses two signals, SMLINK[1:0]. SMLINK0 corresponds to an SMBus clock signal, and SMLINK1 corresponds to an SMBus data signal. These signals are part of the SMBus Slave Interface.

For Alert on LAN\* functionality, the ICH3-S transmits heartbeat and event messages over the interface. When using the 82562EM Platform LAN Connect Component, the ICH3-S's integrated LAN controller may claim the SMLink heartbeat and event messages and send them out over the network. An external, Alert on LAN2-enabled LAN controller (i.e., Intel® 82550) may connect to the SMLink signals to receive heartbeat and event messages, as well as access the ICH3-S SMBus Slave Interface. The slave interface function allows an external microcontroller to perform various functions. For example, the slave write interface may reset or wake a system, generate SMI# or interrupts, and send a message. The slave read interface may read the system power state, read the watchdog timer status, and read system status bits.

Both the SMBus host controller and the SMBus Slave Interface obey the SMBus 1.1 protocol, so the two interfaces may be externally wire-OR'd together to allow an external management ASIC (e.g., Intel 82550) to access targets on the SMBus as well as the ICH3-S Slave interface. Additionally, the ICH3-S supports slave functionality, including the host Notify protocol, on the SMLink pins. This is done by connecting SMLink0 to SMBCLK and SMLink1 to SMBDATA. [Figure 111](#) shows the Intel ICH3-S SMBus/SMLink interface.

Figure 111. Intel® ICH3-S SMBus / SMLink Interface



**Note:** Intel does not support external access of the ICH3-S's Integrated LAN controller via the SMLink interface. In addition, Intel does not support access of the ICH3-S's SMBus Slave Interface by the ICH3-S's SMBus host controller. Refer to the *Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet* for full functionality descriptions of the SMLink and SMBus interface.

## 9.5.1 SMBus Design Considerations

There is not a single SMBus design solution that may work for all platforms. One must consider the total bus capacitance and device capabilities when designing SMBus segments. Routing the SMBus to the PCI slots makes the design process even more challenging since they add so much capacitance to the bus. This extra capacitance has a large affect on the bus time constant which in turn affects the bus rise and fall times.

Regardless of the architecture used, there are some general design considerations.


- Device class (High/Low power). Most designs use primarily High Power Devices.
- Amount of VCC\_SUSPEND current available (i.e., minimizing load of VCC\_SUSPEND).
- The pull-up resistor size for the SMBus data and clock signals is dependent on the bus load (this includes all device leakage currents). Generally the SMBus device that may sink the least amount of current is the limiting agent on how small the resistor may be. The pull-up resistor may not be made so large that the bus time constant (Resistance X Capacitance) does not meet the SMBus rise and time specification.
- The maximum bus capacitance that a physical segment may reach is 400 pF.
- The ICH3-S does not run SMBus cycles while in S5.
- SMBus devices that may operate in S5 must be powered by the VCC\_SUSPEND supply.
- When the SMBus is connected to PCI, it must be connected to all PCI slots.
- It is recommended that I<sup>2</sup>C devices be powered by the 1.8 V supply. During an SMBus transaction in which the device is sending information to the ICH3-S, the device may not release the SMBus when the ICH3-S receives an asynchronous reset. The BIOS uses 1.8 V to reset the devices. SMBus 2.0-compliant devices have a timeout capability which makes them insusceptible to this I<sup>2</sup>C issue, allowing flexibility in choosing a voltage supply.

## 9.5.2 Unified VCC\_CORE Architecture

Designing an SMBus using the ICH3-S is based on the power supply source for the SMBus microcontrollers. For the platform, all devices are powered by VCC3\_3; therefore, the preferred design choice is the unified VCC3\_3 architecture.

In the unified VCC\_CORE architecture, all SMBus devices are powered by the VCC3\_3 supply. This architecture shown in Figure 112 allows none of the devices to operate in S5, minimizing the load on 3.3 V SUSPEND.


Figure 112. Unified VCC3\_3 Architecture



## 9.5.3 High Power/Low Power Mixed Architecture

This design allows for current isolation of high and low current devices while also allowing SMBus devices to communicate while in S5. VCC\_SUSPEND leakage is minimized by keeping non-essential devices on the core supply. This is accomplished by the use of a Field-Effect Transistor (FET) to isolate the devices powered by the core and suspend supplies (see Figure 113).

Figure 113. High Power/Low Power Mixed VCC\_SUSPEND/ VCC\_CORE Architecture



Added Considerations for Mixed Architecture:

- The bus switch must be powered by VCC\_SUSPEND.
- Devices that are powered by the VCC\_SUSPEND well must not drive into other devices that are powered off. This is accomplished with the bus switch.
- The bus bridge may be a device like the Phillips PCA9515.

## 9.5.4 Calculating The Physical Segment Pull-Up Resistor

Table 80 and Table 81 present references for calculating the value of the pull-up resistor that may be used for a physical bus segment. When any physical bus segment exceeds 400 pF, then a bus bridge device such as the Phillips\* PCA9515 must be used to separate the physical segment into two segments that individually have a bus capacitance less than 400 pF.

**Table 80. Bus Capacitance Reference Chart**

Device	No. of Devices/ Trace Length	Capacitance Includes	Cap (pF)
Intel® ICH3-S	1	Pin Capacitance	12
CK408	1	Pin Capacitance	10
DIMMS	2	Pin Capacitance (10 pF) + 1 inch of trace capacitance (2 pF/inch) per DIMM and 2 pF connector capacitance per DIMM	28
	3		42
PCI Slots	2	Each PCI add-in card is allowed up to 40 pF + 3 pF per each connector	86
	3		129
	4		172
	5		215
	6		258
SMBus Trace Length in inches	≥ 24"	2 pF per inch of trace length	48
	≥ 36"		72
	≥ 48"		96

**Table 81. Bus Capacitance/Pull-Up Resistor Relationship**


Physical Bus Segment Capacitance	Pull-Up Range (For Vcc = 3.3 V)
0 to 100 pF	8.2 kΩ to 1.2 kΩ
100 to 200 pF	4.7 kΩ to 1.2 kΩ
200 to 300 pF	3.3 kΩ to 1.2 kΩ
300 to 400 pF	2.2 kΩ to 1.2 kΩ

## 9.6 Real Time Clock (RTC)

The ICH3-S contains a real time clock (RTC) with 256 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping date and time, and storing system data in its RAM when the system is powered down.

The ICH3-S uses a crystal circuit that generates a low-swing 32 kHz input sine wave. The RTCX1 input is amplified and driven back to the crystal circuit through the RTCX2 signal. Internal to the ICH3-S, the RTCX1 signal is amplified to drive internal logic as well as generate a free running full swing clock output for system use illustrated in Figure 114. This ICH-S output pin is called SUSCLK.

Figure 114. RTCX1 and SUSCLK Relationship




For further information on the RTC, consult Intel application note *AP-728 Intel® ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions*, available at: <http://developer.intel.com/design/chipsets/aplnots/292276.htm>.

This section presents the recommended hookup for the RTC circuit for the ICH3-S.

Even if the ICH3-S internal RTC is not used, it is still necessary to supply clock inputs to RTCX1 and RTCX2 pins of the ICH3-S because other signals are gated with that clock in suspend modes. However, in this case the frequency (32.768 kHz) of the clock inputs is not critical. A lower-cost crystal may be used, or a single clock input may be driven into the RTCX1 pin with the RTCX2 pin left as no connect, as shown in Figure 115. This is not a validated configuration with ICH3-S.


Figure 115. RTC Connection When Not Using Internal RTC



## 9.6.1 RTC External Circuit

The ICH3-S RTC module requires an external oscillating source of 32.768 kHz connected on the RTCX1 and RTCX2 balls. Figure 116 shows the external circuitry that comprises the oscillator of the ICH3-S RTC.

Figure 116. Example of RTC External Circuitry



## 9.6.2 RTC External RTCRST# Circuit

The RTCRST# signal is used to reset the RTC well. The external capacitor and the external resistor between RTCRST# and the RTC battery (VBAT) were selected to create an RC time delay, such that RTCRST# will go high some time after the battery voltage is valid. The RC time delay should be in the range of 10 ms – 20 ms. When RTCRST# is asserted, bit 2 (RTC\_PWR\_STS) in the GEN\_PMCON\_3 (General PM Configuration 3) register is set to 1 and remains set until software clears it. Because of this, when the system boots, the BIOS knows that the RTC battery has been removed. Figure 116 shows an example of RTCRST# circuitry that is used in conjunction with the external diode circuit.



### 9.6.3 External Capacitors

To maintain the RTC accuracy, the external capacitor C3 must be 0.047 µF, and capacitor values C1 and C2 should be chosen to provide the manufacturer's specified load capacitance (Cload) for the crystal when combined with the parasitic capacitance of the trace, socket (when used), and package. The following equation may be used to choose the external capacitance values:

$$C_{load} = [(C1 + C_{in1} + C_{trace1}) * (C2 + C_{in2} + C_{trace2})] / [(C1 + C_{in1} + C_{trace1} + C2 + C_{in2} + C_{trace2}) + C_{parasitic}]$$

Where:

Cload = Crystal's load capacitance. This value may be obtained from crystal's specification.

Cin1, Cin2 = input capacitances at RTCX1, RTCX2 balls of the ICH3-S. These values may be obtained in the *Intel® 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet*.

Ctrace1, Ctrace2 = Trace length capacitances measured from crystal terminals to the RTCX1 and RTCX2 balls. These values depend on the characteristics of board material, the width of signal traces, and the length of the traces. Typical value is approximately:

$$C_{trace} = \text{trace length} * 2 \text{ pF / inch (dependent upon board characteristics)}$$

Cparasitic = Crystal's parasitic capacitance. This capacitance is created by the existence of two electrode plates, and the dielectric constant of the crystal blank inside the crystal part. Refer to the crystal's specification to obtain this value.

Ideally, C1 and C2 may be selected such that C1 = C2. Using the equation of Cload above, the value of C1 and C2 may be calculated to give the best accuracy (closest to 32.768 kHz) of the RTC circuit at room temperature. However, C2 may be chosen such that C2 > C1. Then C1 may be trimmed to obtain 32.768 kHz.

In certain conditions, both C1 and C2 values may be shifted away from the **theoretical values** (calculated values from the above equation) to obtain the closest oscillation frequency to 32.768 kHz. When C1 and C2 values are smaller than the theoretical values, the RTC oscillation frequency may be higher.

The following example illustrates the use of the practical values C1 and C2 in the case that theoretical values cannot ensure the accuracy of the RTC in a low temperature condition.

#### 9.6.3.1 Example with Load Capacitance

According to a required 12 pF load capacitance of a typical crystal that is used with the ICH3-S, the calculated values of C1 = C2 are 10 pF at room temperature (25° C) to yield a 32.768 kHz oscillation.

At 0° C, the frequency stability of the crystal gives -23 ppm (assumed that the circuit has zero ppm at 25° C). This makes the RTC circuit oscillate at 32.767246 kHz instead of 32.768 kHz.

When the values of C1 and C2 are chosen to be 6.8 pF instead of 10 pF, this causes the RTC to oscillate at a higher frequency at room temperature (+23 ppm). However, this configuration of C1 and C2 makes the circuit oscillate closer to 32.768 kHz at 0° C. The 6.8 pF value of C1 and C2 is the practical value.

**Note:** The temperature dependency of crystal frequency is a parabolic relationship (ppm / degree squared). The effect of the changing crystal's frequency when operating at 0° C (25° C below room temperature) is the same when operating at 50° C (25° C above room temperature).

## 9.6.4 RTC Layout Considerations

Since the RTC circuit is very sensitive and requires high accurate oscillation, reasonable care must be taken during layout and routing of the RTC circuit. Some recommendations are:

- Reduce trace capacitance by minimizing the RTC trace length. ICH3-S requires a trace length less than 1 inch on each branch (from crystal's terminal to RTCXn pin). Route the RTC circuit short to simplify the trace length measurement and increase accuracy when calculating trace capacitances. Trace capacitance depends on the trace width and dielectric constant of the board's material. On FR-4 board material, a 5 mils trace has approximately 2 pF per inch.
- Reduce trace signal coupling by avoiding routing of adjacent PCI signals close to RTCX1, RTCX2, and VBIAS.

## 9.6.5 RTC External Battery Connection

The RTC requires an external battery connection to maintain its functionality and its RAM while the ICH3-S is not powered by the system.

Example batteries are: Duracell 2032, 2025, or 2016 (or equivalent), which may give many years of operation.

Batteries are rated by storage capacity. The battery life may be calculated by dividing the capacity by the average current required. For example, when the battery storage capacity is 170 mAh (assumed usable), and the average current required is 3  $\mu$ A, the battery life may be at least:

$$170,000 \mu\text{Ah} / 3 \mu\text{A} = 56,666 \text{ h} = 6.4 \text{ years}$$

The voltage of the battery may affect the RTC accuracy. In general, when the battery voltage decays, the RTC accuracy also decreases. The battery voltage of the RTC must be greater than 2 V at all times to ensure the accuracy of the RTC clock.

Connect the battery to the ICH3-S via an isolation diode circuit. The diode circuit allows the ICH3-S RTC-well to be powered by the battery when the system power is not available, and by the system power when it is available. To do this, the diodes are set to be reverse biased when the system power is not available. [Figure 116](#) is an example of a diode circuit. As noted, a standby power supply should be used in a server system to provide continuous power to the RTC when available to significantly increase the RTC battery life

## 9.6.6 VBIAS DC Voltage and Noise Measurements

VBIAS is a DC voltage level that is necessary for biasing the RTC oscillator circuit. This DC voltage level is filtered out from the RTC oscillation signal by the RC Network of R2 and C3 (see [Figure 116](#)); therefore, it is a self-adjusted voltage. Board designers should not manually bias the voltage level on VBIAS. Checking VBIAS level is used for testing purposes only to determine the right bias condition of the RTC circuit.

VBIAS should be at least 200 mV DC. The RC network of R2 and C3 filters out most of the AC signals that exist on this pin. However, the noise on this pin should be kept to a minimum to ensure the stability of the RTC oscillation.

Probing VBIAS requires the same technique as probing the RTCX1 and RTCX2 signals (using Op-Amp). See application note AP-728, *Intel® ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions*, for further details on measuring techniques.

**Note:** VBIAS is also very sensitive to environmental conditions.

### 9.6.7 SUSCLK

SUSCLK is a square waveform signal output from the RTC oscillation circuit. Depending on the quality of the oscillation signal on RTCX1 (largest voltage swing), SUSCLK duty cycle may be between 30% and 70%.

When the SUSCLK duty cycle is beyond the 30%–70% range, there is a poor oscillation signal on RTCX1 and RTCX2.

SUSCLK may be probed directly using a normal probe (50  $\Omega$  input impedance probe), and it is an appropriate signal to check the RTC frequency to determine the accuracy of the ICH3-S RTC clock.

### 9.6.8 RTC-Well Input Strap Requirements

All RTC-well inputs (RSMRST#, RTCRST#, INTRUDER#) must be either pulled up to VCCRTC or pulled down to ground while in the G3 state. RTCRST#, when configured as shown in [Figure 116](#), meets this requirement. RSMRST# should have a weak external pull-down to ground, and INTRUDER# should have a weak external pull-up to VCCRTC. This may prevent these nodes from floating in G3, and correspondingly may prevent ICCRTC leakage that may cause excessive coin-cell drain. The PWROK input signal should also be configured with an external weak pull-down.

## 9.7 Internal LAN Layout Guidelines


The ICH3-S provides various options for integrated LAN capability. The platform supports several components depending on the target market. The guidelines use the term 82562ET to refer to both the Intel® 82562ET, and the Intel® 82562EM. The Intel® 82562EM is specified in those cases where a difference exists. Table 82 presents the internal LAN layout guidelines.

**Table 82. Internal LAN Layout Guidelines**

Platform LAN Connect Component	Connection	Features
Intel® 82562EM	Advanced 10/100 Ethernet	Alert on LAN* & Ethernet 10/100 Connection
Intel® 82562ET	10/100 Ethernet	Ethernet 10/100 Connection

Design guidelines are provided for each required interface and connection. Refer to Figure 117 and Table 83 for the corresponding section of the design guide.

**Figure 117. Platform LAN Connect**



**Table 83. LAN Design Guide Section Reference**

Layout Section	Figure 117 Reference	Design Guide Section
Intel® ICH3-S – LAN Connect Interface	A	Section 9.7.1, "LCI (LAN Connect Interface) Guidelines"
General Routing Guidelines	B	Section 9.7.2, "General LAN Routing Guidelines and Considerations"
Intel® 82562ET / Intel® 82562EM	B	Section 9.7.3, "Intel® 82562ET/Intel® 82562EM Guidelines"

## 9.7.1 LCI (LAN Connect Interface) Guidelines

This section contains guidelines on how to implement a Platform LAN Connect (PLC) device on a system motherboard using LCI. It should not be treated as a specification, and the system designer must ensure through simulations or other techniques that the system meets the specified timings. Special care must be given to matching the LAN\_CLK traces to those of the other signals, as shown below. The following are guidelines for the ICH3-S to LAN component interface. The following signal lines are used on this interface:


- LAN\_CLK
- LAN\_RSTSYNC
- LAN\_RXD[2:0]
- LAN\_TXD[2:0]

This interface supports Intel® 82562ET/Intel® 82562EM components. Signal lines LAN\_CLK, LAN\_RSTSYNC, LAN\_RXD0, and LAN\_TXD0 are shared by all components.

### 9.7.1.1 Bus Topology

The LAN Connect Interface must be configured in direct point-to-point connection between the ICH3-S and the LAN component topology (see [Figure 118](#)).

**Figure 118. Point-to-Point Interconnect Guideline**




### 9.7.1.2 LCI Routing Parameters

Route the LCI signals carefully on the motherboard to meet the timing and signal quality requirements of this interface specification. The board designer should simulate the board routing to verify that the specifications are met for flight times and skews due to trace mismatch and crosstalk. [Table 84](#) presents the LCI routing parameter summary. [Figure 119](#) shows the LAN\_CLK routing example.

**Table 84. LCI Routing Parameter Summary**

Parameter	Requirements
Trace Impedance ( $Z_0$ )	60 $\Omega \pm 15\%$ due to signal integrity requirements.
Trace Spacing	Minimum of 100 mils from non-LCI signals.
Termination	33 $\Omega$ series resistor may be installed at the driver side of the interface.
Length Tuning	On the motherboard, the length of each data trace should be either equal in length to the LAN_CLK trace, or up to 0.5 inch shorter than the LAN_CLK trace. LAN_CLK should always be the longest motherboard trace in each group.

**Figure 119. LAN\_CLK Routing Example**



## 9.7.2 General LAN Routing Guidelines and Considerations


### 9.7.2.1 General Trace Routing Considerations

Trace routing considerations are important to minimize the effects of crosstalk and propagation delays on sections of the board where high-speed signals exist. Signal traces should be kept as short as possible to decrease interference from other signals, including those propagated through power and ground planes. Observe the following suggestions to help optimize board performance:

- Maintain constant symmetry and spacing between the traces within a differential pair.
- Keep the signal trace lengths of a differential pair equal to each other.
- Keep the total length of each differential pair under four inches. (Many customer designs with differential traces longer than five inches have had one or more of the following issues: IEEE phy conformance failures, excessive EMI, and/or degraded receive BER [Bit Error Rate].)
- Do not route the transmit differential traces closer than 100 mils to the receive differential traces.
- Do not route any other signal traces parallel to the differential traces, or closer than 100 mils to the differential traces (300 mils is recommended).
- Keep maximum separation between differential pairs to 7 mils.

- For high-speed signals, the number of corners and vias should be kept to a minimum. When a 90 degree bend is required, it is recommended to use two 45-degree bends instead. Refer to Figure 120.
- Traces should be routed away from board edges by a distance greater than the trace height above the ground plane. This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
- Do not route traces and vias under crystals or oscillators. This may prevent coupling to or from the clock. And as a general rule, place traces from clocks and drives at a minimum distance from apertures by a distance that is greater than the largest aperture dimension.

Figure 120. Routing a 90-Degree Bend



### 9.7.2.2 Trace Geometry and Length

The key factors in controlling trace EMI radiation are the trace length, and the ratio of trace-width to trace-height above the ground plane. To minimize trace inductance, high-speed signals and signal layers that are close to a ground or power plane should be as short and wide as practical. Ideally, this trace width to height above the ground plane ratio is between 1:1 and 3:1. To maintain trace impedance, the width of the trace should be modified when changing from one board layer to another when the two layers are not equidistant from the power or ground plane. Differential trace impedances should be controlled to be  $\sim 100 \Omega$ . It is necessary to compensate for trace-to-trace edge coupling, which may lower the differential impedance by up to  $10 \Omega$ .

Traces between decoupling and I/O filter capacitors should be as short and wide as practical. Long and thin traces are more inductive and would reduce the intended effect of decoupling capacitors. Also, for similar reasons, traces to I/O signals and signal terminations should be as short as possible. Vias to the decoupling capacitors should be sufficiently large in diameter to decrease series inductance. Additionally, the PLC should not be closer than 1 inch to the connector/magnetic edge of the board.

### 9.7.2.3 Signal Isolation

Follow these rules for signal isolation:

- Separate and group signals by function on separate layers when possible. Maintain a gap of 100 mils between all differential pairs (Ethernet) and other nets, but group associated differential pairs together. Over the length of the trace run, each differential pair should be at least 0.3 inch away from any parallel signal traces.

- Physically group together all components associated with one clock trace to reduce trace length and radiation.
- Isolate I/O signals from high speed signals to minimize crosstalk, which may increase EMI emission and susceptibility to EMI from other signals.
- Avoid routing high-speed LAN or Phonenumber traces near other high-frequency signals associated with a video controller, cache controller, processor, or other similar devices.

### 9.7.2.4 Power and Ground Connections


Follow these rules for power and ground connections:

- All VCC balls should be connected to the same power supply.
- All VSS balls should be connected to the same ground plane.
- Four to six decoupling capacitors, including two 4.7  $\mu$ F capacitors, are recommended.
- Place decoupling as close as possible to power balls.

### 9.7.2.5 General Power and Ground Plane Consideration

To properly implement the common mode choke functionality of the magnetics module, the chassis or output ground (secondary side of transformer) should be separated from the digital or input ground (primary side) by a physical separation of 100 mils minimum. [Figure 121](#) shows the ground plane separation.

**Figure 121. Ground Plane Separation**



Good grounding requires minimizing inductance levels in the interconnections and keeping ground returns short, signal loop areas small, and power inputs bypassed to signal return. These may significantly reduce EMI radiation.



The following are guidelines that help reduce circuit inductance in both backplanes and motherboards:

- Route traces over a continuous plane with no interruptions (don't route over a plane split). When vacant areas exist on a ground or power plane, avoid routing signals over the vacant area. Routing over a vacant area may increase inductance and EMI radiation levels.
- Separate noisy digital grounds from analog grounds to reduce coupling. Noisy digital grounds may affect sensitive DC subsystems.
- All ground vias should be connected to every ground plane, and every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance.
- Physically locate grounds between a signal path and its return. This may minimize the loop area.
- Avoid fast rise/fall times as much as possible. Signals with fast rise and fall times contain many high-frequency harmonics, which may radiate EMI.
- The ground plane beneath the filter/transformer module should be split. The RJ45 connector side of the transformer module should have chassis ground beneath it. By splitting ground planes beneath transformer, noise coupling between the primary and secondary sides of the transformer and between the adjacent coils in the transformer is minimized. There should not be a power plane under the magnetics module.

### 9.7.2.6 Board Design

The following recommendations are based on a ground referenced design.

- **Top Layer Routing**  
Sensitive analog signals are routed completely on the top layer without the use of vias. This allows tight control of signal integrity, and removes any impedance inconsistencies due to layer changes.
- **Ground Plane**  
A layout split (100 mils) of the ground plane under the magnetics module between the primary and secondary side of the module is recommended. It is also recommended to minimize the digital noise injected into the 82562 common ground plane. Suggestions include optimizing decoupling on neighboring noisy digital components, isolating the 82562 digital ground using a ground cutout, etc.
- **Power Plane**  
Physically separate digital and analog power planes must be provided to prevent digital switching noise from being coupled into the analog power supply plane's VDD\_A. Analog power may be a metal fill 'island', separated and RC filtered from digital power.
- **Signal Layer Routing**  
The digital high-speed signals, which include all of the LAN interconnect interface signals, must be routed on an internal signal layer away from the analog signals.

### 9.7.2.7 Common Physical Layout Issues

The following is a list of common physical layer design and layout mistakes in LAN On Motherboard Designs:

- Unequal length of the two traces within a differential pair. Inequalities create common-mode noise and may distort the transmit or receive waveforms.

- Lack of symmetry between the two traces within a differential pair. (For each component and/or via that one trace encounters, the other trace must encounter the same component or a via at the same distance from the PLC.) Asymmetry may create common-mode noise and distort the waveforms.
- Excessive distance between the PLC and the magnetics or between the magnetics and the RJ45/11 connector. Beyond a total distance of about four inches, it may become extremely difficult to design a spec-compliant LAN product. Long traces on FR4 (fiberglass epoxy substrate) may attenuate the analog signals. In addition, any impedance mismatch in the traces may be aggravated when they are long. The magnetics should be as close to the connector as possible ( $\leq 1$  inch).
- Routing any other trace parallel to and close to one of the differential traces. Crosstalk getting onto the receive channel may cause degraded long cable BER. Crosstalk getting onto the transmit channel may cause excessive emissions (failing FCC), and may cause poor transmit BER on long cables. At a minimum, other signals should be kept 0.3 inch from the differential traces.
- Routing the transmit differential traces next to the receive differential traces. The transmit trace that is closest to one of the receive traces may put more crosstalk onto the closest receive trace and may greatly degrade the receiver's BER over long cables. After exiting the PLC, the transmit traces should be kept 0.3 inch or more away from the nearest receive trace. The only possible exceptions are in the vicinities where the traces enter or exit the magnetics, the RJ45/11, and the PLC.
- Use of an inferior magnetics module. The magnetics modules that we use have been fully tested for IEEE PLC conformance, long cable BER, and for emissions and immunity. (Inferior magnetics modules often have less common-mode rejection and/or no auto transformer in the transmit channel.)
- Use of an 82555 or 82558 physical layer schematic in a PLC design. The transmit terminations and decoupling are different. There are also differences in the receive circuit. Follow the appropriate reference schematic or application note.
- Not using (or incorrectly using) the termination circuits for the unused pins at the RJ-45 and for the wire-side center-taps of the magnetics modules. These unused RJ pins and wire-side center-taps must be correctly referenced to chassis ground via the proper value resistor and a capacitance or termplane. When these are not terminated properly, there may be emissions (FCC) problems, IEEE conformance issues, and long cable noise (BER) problems. The application notes have schematics that illustrate the proper termination for these unused RJ pins and the magnetics center-taps.
- Incorrect differential trace impedances. It is important to have  $\sim 100 \Omega$  differential impedance between the two traces within a differential pair. This becomes even more important as the differential traces become longer. It is very common to see customer designs that have differential trace impedances between  $75 \Omega$  and  $85 \Omega$ , even when the designers think they've designed for  $100 \Omega$ . (To calculate differential impedance, many impedance calculators only multiply the single-ended impedance by two. This does not take into account edge-to-edge capacitive coupling between the two traces. When the two traces within a differential pair are kept close to each other, the edge coupling may lower the effective differential impedance by  $5 \Omega$ – $20 \Omega$ . A  $10 \Omega$ – $15 \Omega$  drop in impedance is common.) Short traces may have fewer problems when the differential impedance is a little off.
- Use of capacitor that is too large between the transmit traces and/or too much capacitance from the magnetic's transmit center-tap (on the 82562ET side of the magnetics) to ground. Using capacitors more than a few pF in either of these locations may slow the 100 Mbps rise and fall time so much that they fail the IEEE rise time and fall time specs. This may also cause return loss to fail at higher frequencies and may degrade the transmit BER performance. Caution

should be exercised when a capacitor is put in either of these locations. When a capacitor is used, it should almost certainly be less than 22 pF (6 pF to 12 pF values have been used on past designs with reasonably good success). These capacitors are not necessary, unless there is some overshoot in 100 Mbps mode.

**Note:** It is important to keep the two traces within a differential pair close to each other. Keeping them close helps to make them more immune to crosstalk and other sources of common-mode noise. This also means lower emissions (i.e., FCC compliance) from the transmit traces, and better receive BER for the receive traces.

**Note:** ‘Close’ should be considered to be less than 0.03 inch between the two traces within a differential pair. 0.007 inch trace-to-trace spacing is recommended.

## 9.7.3 Intel® 82562ET/Intel® 82562EM Guidelines

For correct LAN performance, designers must follow the general guidelines outlined in [Section 9.7.2, “General LAN Routing Guidelines and Considerations”](#). Additional guidelines for implementing an 82562ET or 82562EM platform LAN connect component are provided in the following sections.

### 9.7.3.1 Intel® 82562ET/Intel® 82562EM Component Placement Guidelines

Component placement may affect signal quality, emissions, and temperature of a board design. This section provides guidelines for component placement.

Careful component placement may:

- Decrease potential problems directly related to electromagnetic interference (EMI), which may cause failure to meet FCC and IEEE test specifications.
- Simplify the task of routing traces. To some extent, component orientation affects the complexity of trace routing. The overall objective is to minimize turns and crossovers between traces.

Minimizing the amount of space needed for the Ethernet LAN interface is important because all other interfaces compete for physical space on a motherboard near the connector edge. As with most subsystems, the Ethernet LAN circuits must be as close as possible to the connector. Thus, it is imperative that all designs be optimized to fit in a very small space.

### 9.7.3.2 Crystals and Oscillators


To minimize the effects of EMI, clock sources should not be placed near I/O ports or board edges. Radiation from these devices may be coupled onto the I/O ports or out of the system chassis. Crystals should also be kept away from the Ethernet magnetics module to prevent interference of communication. The retaining straps of the crystal (when they should exist) should be grounded to prevent possibility of radiation from the crystal case, and the crystal should lay flat against the PC board to provide better coupling of the electromagnetic fields to the board.

For noise free and stable operation, place the crystal and associated discretes as close as possible to the 82562ET or 82562EM, keeping the trace length as short as possible. Do not route any noisy signals in this area.

### 9.7.3.3 Intel® 82562ET/Intel® 82562EM Termination Resistors

The  $100\ \Omega \pm 1\%$  resistor used to terminate the differential transmit pairs (TDP/TDN), and the  $121\ \Omega \pm 1\%$  resistor used to terminate the differential receive pairs (RDP/RDN) should be placed as close to the Platform LAN connect component (82562ET or 82562EM) as possible. This is due to the fact that these resistors are terminating the entire impedance that is seen at the termination source (i.e., Intel 82562ET), including the wire impedance reflected through the transformer. Figure 122 shows the Intel 82562ET/EM termination.


Figure 122. Intel® 82562ET/Intel® 82562EM Termination



### 9.7.4 Critical Dimensions

There are two dimensions to consider during layout. Distance 'A' from the line RJ45 connector to the magnetics module, and distance 'B' from the 82562ET or 82562EM to the magnetics module. The combined total distances A and B must not exceed two inches (see Figure 123).

Figure 123. Critical Dimensions for Component Placement



### 9.7.4.1 Distance from Magnetics Module to RJ45 (Distance A)

The distance A in Figure 123 should be given the highest priority in board layout. The distance between the magnetics module and the RJ45 connector should be kept to less than 1 inch of separation. The following trace characteristics are important and should be observed:

- **Differential Impedance:** The differential impedance should be 100  $\Omega$ . The single ended trace impedance may be approximately 50  $\Omega$ ; however, the differential impedance may also be affected by the spacing between the traces.
- **Trace Symmetry:** Differential pairs (such as TDP and TDN) should be routed with consistent separation, and with exactly the same lengths and physical dimensions (for example, width).

**Warning:** Asymmetric and unequal length traces in the differential pairs contribute to common mode noise. This may degrade the receive circuit's performance and contribute to radiated emissions from the transmit circuit. When the 82562ET must be placed further than a couple of inches from the RJ45 connector, distance B may be sacrificed. Keeping the total distance between the 82562ET and RJ45 as short as possible should be a priority.

**Note:** Measured trace impedance for layout designs targeting 100  $\Omega$  often results in lower actual impedance. OEMs should verify actual trace impedance and adjust their layout accordingly. When the actual impedance is consistently low, a target of 105  $\Omega$  –110  $\Omega$  should compensate for second order effects.

### 9.7.4.2 Distance from Intel® 82562ET to Magnetics Module (Distance B)

Distance B should also be designed to be less than 1 inch between devices. The high-speed nature of the signals propagating through these traces requires that the distance between these components be closely observed. In general, any section of traces that is intended for use with high-speed signals should observe proper termination practices. Proper termination of signals may reduce reflections caused by impedance mismatches between device and traces. The reflections of a signal may have a high-frequency component that may contribute more EMI than the original signal itself. For this reason, these traces should be designed to a 100  $\Omega$  differential value. These traces should also be symmetric and equal length within each differential pair.


## 9.7.5 Terminating Unused Connections

In Ethernet designs, it is common practice to terminate unused connections on the RJ45 connector and the magnetics module to ground. Depending on overall shielding and grounding design, this may be done to the chassis ground, signal ground, or a termination plane. Care must be taken when using various grounding methods to insure that emission requirements are met. The method most often implemented is called the Bob Smith Termination. In this method, a floating termination plane is cut out of a power plane layer. This floating plane acts as a plate of a capacitor with an adjacent ground plane, and couples capacitively to the ground plane, creating the required 1500 pF of capacitance. The signals may be routed through 75  $\Omega$  resistors to the plane. Stray energy on unused pins is then carried to the plane.

### 9.7.5.1 Termination Plane Capacitance

It is recommended that the termination plane capacitance equal a minimum value of 1500 pF. This helps reduce the amount of crosstalk on the differential pairs (TDP/TDN and RDP/RDN) from the unused pairs of the RJ45. Pads may be placed for an additional capacitance to chassis ground, which may be required when the termplane capacitance is not large enough to pass EFT (Electrical Fast Transient) testing. When a discrete capacitor is used to meet the EFT requirements, it should be rated for at least 1000 Vac. Figure 124 shows the termination plane.

Figure 124. Termination Plane



# Debug Port and Logic Analyzer Interface 10

---

## 10.1 ITP Support

### 10.1.1 Overview

One key tool that is needed to debug BIOS, logic, signal integrity, general software, and general hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in a platform design is the In Target Probe (ITP). The ITP is widely used by various validation, test, and debug groups from third party BIOS vendors, OEMs, and other developers.

### 10.1.2 Implementation


To minimize the ITP connector footprint, the ITP700FLEX is an alternate option. Note that the termination resistors do not need to be stuffed (thus zero additional BOM cost). However, standard signal connection guidelines for the CPU's TAP logic signals for the non-ITP case still need to be followed. In other words, only the traces and component footprints need to be added to the design, with all previous 'non-ITP' guidelines followed otherwise. This way, when ITP support is needed, the termination resistor and connector may be populated as needed for debug support. Note also that when the ITP700FLEX footprint cannot be followed due to mechanical, routing, or footprint reasons, it is acceptable to have a simple via grouping in lieu of the connector to allow for 'blue-wiring' of the ITP.

## 10.2 Recommended Onboard ITP700FLEX Implementation

### 10.2.1 ITP Signal Routing Guidelines

Figure 125 illustrates recommended connections between the onboard ITP700FLEX debug port, Intel® Pentium® M processor, Intel® E7501 MCH, and CK-408 clock chip in the cases where the debug port is used.

Figure 125. ITP700FLEX Debug Port Signals



#### 10.2.1.1 TDI, TMS and TRST# Routing Requirements

Route the TDI signal between the ITP700FLEX connector and the Intel Pentium M processor. A 150 Ω ± 5% pull-up to VCCP (1.05 V) should be placed within ± 300 ps of the processor's TDI pin.

Route the TMS signal between the ITP700FLEX connector and the Intel Pentium M processor. A 39.2 Ω ± 1% pull-up to VCCP should be placed within ± 200 ps of the ITP700FLEX connector pin.



Route the TRST# signal between the ITP700FLEX connector and the Intel Pentium M processor. A  $510\ \Omega$  to  $680\ \Omega \pm 5\%$  pull-down to ground should be placed on TRST#. Placement of the pull down resistor is not critical. Avoid having any trace stub from the TRST# signal line to the termination resistor.

### 10.2.1.2 TCK and TDO Routing Requirements

Route the TCK signal from the ITP700FLEX connector's TCK pin to the Intel Pentium M processor's TCK pin and then fork back from the Intel Pentium M processor TCK pin and route back to the ITP700FLEX connector's FBO pin. A  $27.4\ \Omega \pm 1\%$  pull-down to ground should be placed within  $\pm 200$  ps of the ITP700FLEX connector pin.

Route the TDO signal from the Intel Pentium M processor to a  $54.9\ \Omega \pm 1\%$  pull-up resistor to VCCP that should be placed close to the ITP700FLEX connector's TDO pin. Then insert a  $22.6\ \Omega \pm 1\%$  series resistor to connect the  $54.9\ \Omega$  pull-up and TDOITP net (see [Figure 125](#)). Limit the L1 segment length of the TDOITP net to be less than 1.0 inch.

### 10.2.1.3 BPMx# Routing Requirements

The Intel Pentium M processor drives the BPM[4:0]# signals to the ITP700FLEX at a 100-MHz clock rate. Route the BPM[4:0]# as a  $Z_0=50\ \Omega$  point-to-point transmission line connection between the processor and the ITP700FLEX connector. Connect the ITP700FLEX connector's BPM[3:0]# pins to the Intel Pentium M processor's BPM[3:0]# pins. Connect the ITP700FLEX's BPM[4]# signal to the Intel Pentium M processor's PRDY# pin. The ITP700FLEX's integrated far-end terminations as well as the processor's AGTL+ integrated on-die termination ensure proper signal quality for the BPM[4:0]# signals. Due to the length of the ITP700FLEX cable, the length L2 of the BPM[4:0]# signals on the motherboard should be limited to be shorter than 6.0 inches. The BPM[4:0]# signals' length L2 should be length matched to each other within  $\pm 50$  ps. The BPM[4:0]# signal trace lengths are matched inside the Intel Pentium M processor package, thus motherboard routing does **not** need to compensate for any processor package trace length mismatch. The BPM[4:0]# signal lengths also need to be matched within  $\pm 50$  ps to the L3+L4-L5 net lengths of the RESET# signal.

$$L3 + L4 - L5 = L2 \text{ (within } \pm 50 \text{ ps)}$$

See [Figure 125](#) for topology. See below for more details on routing guidelines for the RESET# signal.

Due to the Intel Pentium M processor's AGTL+ on-die termination for BPM[3:0]# and PRDY#, there is no issue or concern when the BPM[4:0]# pins of the ITP700FLEX connector are left floating when the ITP is not being used and the ITP700FLEX cable is unplugged.

Route the ITP700FLEX connector's BPM[5]# signal as a  $Z_0 = 50\ \Omega$  point-to-point connection to the Intel Pentium M processor's PREQ# pin. Integrated on the ITP700FLEX BPM[5]# driver signal is a resistive pull-up that ensures proper signal quality at the processor's PREQ# input pin. The Intel Pentium M processor has an integrated, weak, on-die pull-up to  $V_{CCP}$  for the PREQ# signal to ensure a proper logic level when the ITP700FLEX port connector is not plugged in. There is no need for any external termination on the motherboard for the BPM[5]# = PREQ# signal. The maximum length of BPM[5]#/PREQ# should not exceed 6.0 inches.

#### 10.2.1.4 RESET# Routing Guidelines

As explained in Section 5.1.4.2, “Processor RESET# Signal” the RESET# signal forks (see Figure 26 and Figure 125) out from the Intel® E7501 MCH’s CPURESET# pin and is routed to the Intel® Pentium® M processor (because of this fork, the L5 segment is subtracted from the total length) and ITP700FLEX debug port. One branch from the fork connects to the Intel Pentium M processor’s RESET# pin and the second branch connects to a  $54.9 \Omega \pm 1\%$  termination pull-up resistor to  $V_{CCP}$  placed close to the ITP700FLEX debug port. A series  $22.6 \Omega \pm 1\%$  resistor is used to continue the path to the ITP700FLEX RESET# pin with the RESETITP# net in Figure 125.

The length of the RESETITP# net (labeled as net L4) should be limited to be less than 0.5 inches. To ensure correct operational timings, the length of the RESET# nets L3, L4, and L5 with respect to the BPM[4:0]# net length L2 should adhere the following length matching requirement within  $\pm 50$  ps.

$$L3 + L4 - L5 = L2 \text{ (within } \pm 50 \text{ ps)}$$

There is no need for pull-up termination on the Intel Pentium M processor side of the RESET# net due to presence of AGTL+ on-die termination on the processor and the Intel E7501 MCH.

#### 10.2.1.5 BCLK Routing Requirements

The ITP700FLEX debug port’s BCLKp/BCLKn inputs are driven with a 100-MHz differential clock from the CK-408 clock chip and require  $33 \Omega$  series resistors. The CK-408 also feeds another two pairs of 100-MHz differential clocks to the Intel Pentium M processor’s BCLK[1:0] and Intel® E7501 chipset’s BCLK[1:0] input pins. Common clock signal timing requirements of the Intel® E7501 MCH and the Intel Pentium M processor requires matching of processor and MCH BCLK[1:0] nets L6 and L7, respectively. To ensure correct operation of the ITP700FLEX, the BCLKp/BCLKn net L8 should be tuned to be within  $\pm 50$  ps to the sum of length L6 of the BCLK[1:0] lines and the additional length L2 of the BPM#[4:0] signals.

$$L6 + L2 = L8 \text{ (within } \pm 50 \text{ ps)}$$

#### 10.2.1.6 ITPFLEX Routing Requirement Summary

The timing requirements for the BPM[5:0]#, RESET#, and BCLKp/BCLKn signals of the ITP700FLEX debug port requires careful attention to their routing. Standard high frequency bus routing practices should be observed.

1. Keep a minimum of 2:1 spacing in between these signals and to other signals.
2. Reference these signals to ground planes and avoid routing across power plane splits.
3. The number of routing layer transitions should be minimized. When layout constraints require a routing layer transition, any such transition should be accompanied with ground stitching vias placed within 100 mils of the signal via with at least one ground via for every two signals making a layer transition.

The ITP700FLEX VTT and VTAP pins should be shorted together and connected to the VCCP (1.05 V) plane with a  $0.1 \mu\text{F}$  decoupling capacitor placed within 0.1 inch of the VTT pins.

Table 85 summarizes termination resistors values, placement, and voltages the ITP signals need to connect to for proper operation for onboard ITP700FLEX debug port.

**Table 85. Recommended ITP700FLEX Signal Terminations**

Signal	Termination Value	Termination Voltage	Termination/Decap Location	Notes
<b>TDI</b>	150 Ω ± 5%	VCCP (1.05 V)	Within ± 300 ps of the Intel® Pentium® M processor CPU TDI pin.	5
<b>TMS</b>	39.2 Ω ± 1%	VCCP (1.05 V)	Within ± 200 ps of the ITP700FLEX connector TMS pin.	5
<b>TRST#</b>	510 – 680 Ω ± 5%	GND	Anywhere between the Intel Pentium M processor CPU and ITP700FLEX connector.	5
<b>TCK</b>	27.4 Ω ± 1%	GND	Within ± 200 ps of the ITP700FLEX connector TCK pin.	5
<b>TDO</b>	54.9 Ω ± 1% pull-up and 22.6 Ω ± 1% series resistor	VCCP (1.05 V)	Within one inch of the ITP700FLEX connector TDO pin.	1, 5
<b>BCLK(p/n)</b>				2
<b>FBO</b>	Connect to TCK pin of the Intel Pentium M processor CPU.	N/A	N/A	1
<b>RESET#</b>	54.9 Ω ± 1% pull-up and 22.6 Ω ± 1% series resistor	VCCP (1.05 V)	Within 0.5" of the ITP700FLEX connector RESET# pin.	1
<b>BPM[5:0]#</b>	Not Required			3
<b>DBA#</b>	150-240 Ω ± 5%	VCC of target system recovery circuit.	Within 1 ns of the ITP700FLEX connector DBA# pin.	4
<b>DBR#</b>	150-240 Ω ± 5%	VCC of target system recovery circuit	Within 1 ns of the ITP700FLEX connector DBR# pin.	
<b>VTAP</b>	Short to VCCP plane.	VCCP (1.05 V)		
<b>VTT</b>	Short to VCCP plane.	VCCP (1.05 V)	Add 0.1 μF decap within 0.1 inch of VTT pins of ITP700FLEX connector.	

**NOTES:**

1. See [Figure 125](#).
2. Refer to [Section 10.2.1, "ITP Signal Routing Guidelines"](#).
3. All of the needed terminations to ensure proper signal quality are integrated inside the Intel Pentium M processor AGTL+ buffers or inside the ITP700FLEX debug port. No need for any external components for the BPM[5:0]# signals.
4. Only required when DBA# is used with any target system circuitry. This signal may be left unconnected when unused.
5. In cases where a system is designed to utilize the ITP700FLEX debug port for debug purposes but the ITP700FLEX connector may or may not be populated at all times although the signal routing and termination or decoupling components are implemented, the component placement guidelines should adhere to the ones listed in [Table 85](#). However, for signals where the termination component placement guidelines for non-ITP700FLEX supported systems (see [Table 29](#)) are more restrictive or conservative than the component placement guidelines for the ITP700FLEX supported case, then the more conservative/restrictive guidelines should be followed.

## **10.3 Intel® Pentium® M Processor Logic Analyzer Support**

### **10.3.1 Overview**

A second key tool that is necessary to debug BIOS, logic, signal integrity, general software, and general hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in platform design is the Intel Pentium M processor system bus logic analyzer probe. This tool is widely used by various validation, test, and debug groups from third party BIOS vendors, OEMs, and other developers).

There are two primary requirements for providing LAI support:

1. Providing a motherboard with a compatible CPU socket. The Intel Pentium M processor system bus logic analyzer probe is an interposer that plugs into the CPU socket, and the CPU then plugs into the LAI. The use of non-standard sockets may also prohibit the logic analyzer probe from working as the locking mechanism may become inaccessible. It is important to check the logic analyzer probe design guidelines to ensure a particular socket may work. Note that the logic analyzer probe was designed to accommodate the most common Intel Pentium M processor sockets on the market.
2. Observing Intel Pentium M processor system bus logic analyzer probe keepout requirements. There are several options to achieving this. Removing the motherboard from the case is typically the first step to meeting keepout requirements. When keepouts still cannot be met, Intel strongly recommends building a separate debug motherboard that has the same bill of material (BOM) and netlist, but with Intel Pentium M processor system bus logic analyzer probe keepout requirements met (this also provides the opportunity to add other test-points).

### **10.3.2 Implementation**

Agilent Technologies\* can provide details on the Intel Pentium M processor system bus logic analyzer probe mechanicals (i.e., design guide with keepout info).

## **10.4 Logic Analyzer Interface (LAI)**

Contact LAI vendors to obtain specific information about their LAIs. The following information is general in nature.

Due to the complexity of an Intel Pentium M processor-based system, the LAI is critical in providing the ability to probe and capture Intel Pentium M processor system bus signals. There are two sets of considerations to keep in mind when designing an Intel Pentium M processor-based system that may make use of an LAI:

- Mechanical
- Electrical



### **10.4.1 Mechanical Considerations**

The LAI is installed between the processor socket and the Intel Pentium M processor. The LAI pins plug into the socket, while the Intel Pentium M processor plugs into a socket on the LAI. Cabling this part of the LAI egresses the system to allow an electrical connection between the Intel Pentium M processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keep-out volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keepout volume remains unobstructed inside the system. Note that it is possible that the keepout volume reserved for the LAI may include space normally occupied by the Intel Pentium M processor heat sink. When this is the case, the logic analyzer vendor may provide a cooling solution as part of the LAI.

### **10.4.2 Electrical Considerations**

The LAI may also affect the electrical performance of the Intel Pentium M processor system bus. Therefore, it is critical to obtain electrical load models from each of the logic analyzers to be able to run system level simulations to prove that their tool may work in the system. Contact the logic analyzer vendor for electrical specifications as load models for the LAI solution they provide.



# Platform Power Delivery Guidelines 11

---

This chapter provides an example for board power delivery of an Intel<sup>®</sup> Pentium<sup>®</sup> M Processor and Intel<sup>®</sup> E7501 chipset-based platform. There are many methods to implement a power delivery system, and this is only one example.

A voltage regulator (VR) is used to regulate power to the core and Intel Pentium M processor system bus rails of the Intel Pentium M processor and the Intel<sup>®</sup> E7501 chipset PSB. A separate voltage regulator is required for the Intel<sup>®</sup> E7501 chipset core. The Intel Pentium M processor is offered in Micro-FCPGA packages for socketable boards and Micro-FCBGA packages for surface mount boards.


The Intel Pentium M processor supports Enhanced Intel<sup>®</sup> SpeedStep<sup>®</sup> technology, which enables real-time dynamic switching of the voltage and frequency between multiple performance modes. This occurs by switching the bus ratios, core operating voltage, and core processor speeds without resetting the system. With Enhanced Intel SpeedStep technology, there will be more than two modes of operation. The processor will be able to operate in more than two voltage levels. Although this specification addresses the highest processor core frequency and the lowest processor core frequency, there will be other modes where the voltage command may be different than that of these two modes.

Terminology used to reference the names of the voltage rails are defined below.

- $V_{CC\_CORE}$  is the core rail of the processor.
- $V_{CCP}$  is the PSB rail of the processor and MCH, and is also used for CPU signals of the ICH3-S chipset and the CPU ITP700FLEX debug port when used.

## 11.1 Processor Voltage Regulator Power Delivery Architectural Block Diagram

Figure 126. Processor Voltage Regulator Block Diagram




The voltage regulator receives three input power rails, VDC, V\_5, and V\_3. VDC is the main power input to the system. VDC ranges between 5.5 – 21 V. V\_5 is the output rail of the main 5.0 V voltage regulator (VR). This rail is typically used to provide drive power to the MOSFET gate driver. V\_3 is the output rail of the 3.3 volt VR. This is typically used to provide power to the VR Controller and miscellaneous logic and pull-ups.

## 11.2 Customer Reference Board Power Delivery

Figure 127 shows the power delivery architecture for the Intel® Pentium® M processor and Intel® E7501 chipset customer reference board.



Figure 127. Power Delivery Example



## 11.2.1 Processor Core Voltage ( $V_{CC\_CORE}$ )

The Intel® Pentium® M processor uses six voltage identification pins, VID[5:0], to support automatic selection of power supply voltages. The VID pins for the Intel Pentium M processor are CMOS outputs driven by the processor VID circuitry. For more details about VR design to support the Intel Pentium M processor power supply requirements.

## 11.2.2 System Bus Voltage ( $V_{CCP}$ 1.05 V)

Most Intel Pentium M processor system bus signals use Assisted Gunning Transceiver Logic (AGTL+) signalling technology. This signalling technology provides improved noise margins and reduced ringing through low-voltage swings and controlled edge rates. The termination voltage level for the Intel Pentium M processor AGTL+ signals is  $V_{CCP} = 1.05$  V (nominal).

The AGTL+ inputs require a reference voltage (GTLREF), which is used by the receivers to determine when a signal is a logical 0 or a logical 1. GTLREF must be generated on the system board. Termination resistors are provided on the processor silicon and are terminated to its I/O voltage ( $V_{CCP}$ ).

The AGTL+ bus depends on incident wave switching. Therefore, timing calculations for AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the system bus, including trace lengths, is highly recommended when designing a system.

*Note:*  $V_{CCP}$  on the Intel Pentium M processor corresponds to CPU\_VCC on the Intel® E7501 MCH.

## 11.2.3 2.5 V

The 2.5 V power plane is used to provide power to the DDR DRAM core, the MCH DDR I/O ring, and reference voltage to the 1.25 V switching regulator. The 2.5 V power plane is created using a switching regulator, which should be able to support up to 26 A of current. This switching regulator receives its input directly from the 5 V power rail of the power supply. The DDR DRAM core requires at most 20.0 A of current. This value is a worst-case current, and is based on DRAM vendor specific specification for maximum current. Power levels may vary. In some cases, current requirements may be less than half of this maximum value, but a maximum current level of 20.0 A should be used to allow interoperability among DRAM devices. The current dedicated for VDD in the MCH is 6.8 A. This regulator is required in all designs.

## 11.2.4 1.25 V

A voltage regulator derived off 2.5 V produces two 1.25 V rails. One is for the MCH reference voltage ( $V_{REF}$ ); the other is for DDR termination voltage ( $V_{TERM}$ ). The switching regulator divides the 2.5 V power rail by 2 to drive 1.25 V reference voltage. This provides some common-mode noise rejection between the DDR termination and I/O voltages. The entire power plane requires about 12 A of maximum current, and may be achieved by using either one or two regulators (one for both channels or one for each channel).



### 11.2.5 1.8 V

The 1.8 V power plane is created using a switching regulator sourcing from the 5 V power rail on the power supply. The 1.8 V plane powers the ICH3-S core logic, the 1.2 V regulator, and the Hub Interface I/O rings of the Intel® P64H2s. This voltage rail requires approximately 11.63 A maximum current. The Hub Interface on each Intel P64H2 device consumes about 2.66 A. The Hub Interface on the ICH3-S device consumes about 550 mA of current. This regulator is required in all designs.

### 11.2.6 1.2 V

The 1.2 V power plane powers the MCH core logic requiring 4.5 A. A switching regulator using the 5 V power rail is the regulator's input to power the 1.2V plane.

### 11.2.7 5 VSB

The 5 VSB power plane comes directly off the 5 VSB power rail and provides 1.8 VSB power through a linear regulator. The resume I/O segment of the ICH3-S requires 64 mA of current, while the 5 VSB-to-1.8 VSB regulator requires 14.01 mA.

### 11.2.8 3.3 VSB

The 3.3 VSB power plane comes directly off the 3.3 VSB power rail. The power plane is used solely for the resume I/O features of the Intel ICH3-S. This segment is given only about 64 mA. This regulator is required in all designs.

### 11.2.9 1.8 VSB

As stated before, the 1.8 VSB provides power to the resume logic within the Intel ICH3-S. This logic uses about 14 mA. This regulator is required in all designs.

### 11.2.10 Power Summary

Table 86 summarizes the platform power. For current up-to-date values, refer to each component's datasheet.

Table 86. Power Summary (Sheet 1 of 2)

Power Rail	Source	Destination	Max Current
0.7 - 1.708 V	Voltage regulator	CPU Core	32 A
1.05	Voltage regulator	CPU PSB, MCH PSB, Intel® ICH3-S	2.5 A
2.5 V	5 V power supply	MCH DDR	27 A
1.25 V	5 V to 2.5 V switching regulator	MCH DDR	12.5 A
1.8 V	5 V power supply	Intel® P64H2, Intel ICH3-S	13.86 A
1.2 V	1.8 V switching regulator	MCH	3.1 A

Table 86. Power Summary (Sheet 2 of 2)

Power Rail	Source	Destination	Max Current
5 VSB	Power Supply	3.3 VSB, 1.8 VSB	78 mA
3.3 VSB	Power supply	Intel ICH3-S	64 mA
1.8 VSB	5 VSB power supply	Intel ICH3-S	14 mA

## 11.3 Processor Power Delivery Design Guidelines

### 11.3.1 Processor PLL Power Delivery

VCCA[3:0] is a power source required by the PLL clock generators on the processor silicon. Since these PLLs are analog in nature, they require quiet power supplies for minimum jitter. Jitter is detrimental to the system; it degrades external I/O timings as well as internal core timings (i.e., maximum frequency). Traditionally this supply is low-pass filtered to prevent any performance degradation. The Intel® Pentium® M processor has an internal PLL super filter for the 1.8 V supply to the VCCA[3:0] pins that dispenses with the need for any external low-pass filtering. However, one 0603 form factor 10 nF and one 1206 form factor 10 µF decoupling capacitor should be placed as close as possible to each of the four VCCA pins (i.e., a pair of capacitors consisting of one 10-nF and one 10-µF should be used for each VCCA pin).

### 11.3.2 Voltage Identification for Intel® Pentium® M Processor

There are six voltage identification pins on the Intel Pentium M processor. These signals may be used to support automatic selection of  $V_{CC\_CORE}$  voltages. They are needed to cleanly support voltage specification variations on current and future processors. VID[5:0] is defined in [Table 87](#) below.

The VID[5:0] signals are 1.05 V CMOS level outputs. Intel recommends that 1:2 spacing and routing with a trace impedance of  $50 \Omega \pm 10\%$  be used. No external termination is required for VID[5:0]. To ensure signal quality, a point-to-point routing between the Intel Pentium M processor and the VRM should be used.



Table 87. VID vs. V<sub>CC\_CORE</sub> Voltage

VID						V <sub>CC_CORE</sub> V	VID						V <sub>CC_CORE</sub> V
5	4	3	2	1			5	4	3	2	1		
0	0	0	0	0	0	1.708	1	0	0	0	0	0	1.196
0	0	0	0	0	1	1.692	1	0	0	0	0	1	1.180
0	0	0	0	1	0	1.676	1	0	0	0	1	0	1.164
0	0	0	0	1	1	1.660	1	0	0	0	1	1	1.148
0	0	0	1	0	0	1.644	1	0	0	1	0	0	1.132
0	0	0	1	0	1	1.628	1	0	0	1	0	1	1.116
0	0	0	1	1	0	1.612	1	0	0	1	1	0	1.100
0	0	0	1	1	1	1.596	1	0	0	1	1	1	1.084
0	0	1	0	0	0	1.580	1	0	1	0	0	0	1.068
0	0	1	0	0	1	1.564	1	0	1	0	0	1	1.052
0	0	1	0	1	0	1.548	1	0	1	0	1	0	1.036
0	0	1	0	1	1	1.532	1	0	1	0	1	1	1.020
0	0	1	1	0	0	1.516	1	0	1	1	0	0	1.004
0	0	1	1	0	1	1.500	1	0	1	1	0	1	0.988
0	0	1	1	1	0	1.484	1	0	1	1	1	0	0.972
0	0	1	1	1	1	1.468	1	0	1	1	1	1	0.956
0	1	0	0	0	0	1.452	1	1	0	0	0	0	0.940
0	1	0	0	0	1	1.436	1	1	0	0	0	1	0.924
0	1	0	0	1	0	1.420	1	1	0	0	1	0	0.908
0	1	0	0	1	1	1.404	1	1	0	0	1	1	0.892
0	1	0	1	0	0	1.388	1	1	0	1	0	0	0.876
0	1	0	1	0	1	1.372	1	1	0	1	0	1	0.860
0	1	0	1	1	0	1.356	1	1	0	1	1	0	0.844
0	1	0	1	1	1	1.340	1	1	0	1	1	1	0.828
0	1	1	0	0	0	1.324	1	1	1	0	0	0	0.812
0	1	1	0	0	1	1.308	1	1	1	0	0	1	0.796
0	1	1	0	1	0	1.292	1	1	1	0	1	0	0.780
0	1	1	0	1	1	1.276	1	1	1	0	1	1	0.764
0	1	1	1	0	0	1.260	1	1	1	1	0	0	0.748
0	1	1	1	0	1	1.244	1	1	1	1	0	1	0.732
0	1	1	1	1	0	1.228	1	1	1	1	1	0	0.716
0	1	1	1	1	1	1.212	1	1	1	1	1	1	0.700

### 11.3.3 V<sub>CC\_CORE</sub> Power Sequencing

There is only one enable pin, VR\_ON, used to enable the outputs of the voltage regulator. When VR\_ON is low, all output voltage rails (V<sub>CC\_CORE</sub> and V<sub>CCP</sub>) are driven to a 0 V state. When VR\_ON is high, V<sub>CCP</sub> and V<sub>CC\_CORE</sub> are ramp up at the same time.

Figure 128. Power On Sequencing Timing Diagram





Figure 128 depicts a number of signals that may or may not be platform visible or used in an Intel® Pentium® M processor/Intel® E7501 chipset design. For more details on the relationships and timing requirements between VR\_ON, output supply stabilization, and all power good signals.

### 11.3.4 V<sub>CCP</sub> Output Requirements

The V<sub>CCP</sub> output voltage rail provides power to the Intel Pentium M processor system bus rail for the Intel Pentium M processor, the Intel® E7501 MCH, the Intel ICH3-S, and ITP700FLEX debug port when it is used. For the ICH3-S, this rail is known as V<sub>CPU\_IO</sub>. The processor voltage

regulator may be programmed through an external resistor network. See Figure 129. VREF is used to set the highest output voltage in conjunction with the selection of R5 and R6 in the resistor network. Ensure R5 and R6 are precision resistors with +/- 0.1% tolerance.

Figure 129. V<sub>CCP</sub> Block Diagram



### 11.3.5 Thermal Power Dissipation

Power dissipation has traditionally been a thermal/mechanical challenge for embedded system designers. The amount of current required from the processor power delivery circuit and the heat generated by processors has increased as processor frequencies go up and the silicon process geometry shrinks. The package of any integrated device may only dissipate so much heat into the surrounding environment. The temperature of a device, such as a processor power delivery circuit-switching transistor, is a balance of heat being generated by the device and its ability to shed heat either through radiation into the surrounding air or by conduction into the circuit board. Increased power may effectively raise the temperature of the processor power delivery circuits. Switching transistor die temperatures may exceed the recommended operating value when the heat cannot be removed from the package effectively.

As the current demands for higher frequency and performance processors increases, the amount of power dissipated (i.e., heat generated) in the processor power delivery circuit is starting to become of concern for Applied Computing system, thermal and electrical design engineers. The high input voltage, low duty factor inherent in power supply designs leads to increasing power dissipation losses in the output stage of the traditional buck regulator topology used in the industry today.

These losses may be attributed to three main areas of the processor power delivery circuit. The switching MOSFET dissipates a significant amount of power during switching of the top control MOSFET, power dissipation resulting from drain to source resistance ( $R_{DS(ON)}$ ) DC losses across the bottom synchronous MOSFET, and the power dissipation generated through the magnetic core and windings of the main power inductor.

There has been significant improvement in the switching MOSFET technology to lower gate charge of the control MOSFET allowing them to switch faster thus reducing switching losses. Improvements in lowering the  $R_{DS(ON)}$  parametric of the synchronous MOSFET have resulted in reduced DC losses. The Direct Current Resistance (DCR) of the power inductor has been reduced, as well, to lower the amount of power dissipation in the circuit's magnetic.

These technology improvements by themselves are not sufficient to effectively remove the heat generated during the high current demand and tighter voltage regulation required by today's processors. There are several mechanisms for effectively removing heat from the package of these integrated devices. Some of the most common methods are listed below.

- Attaching a heat spreader or heat pipe to the package with a low thermal co-efficient bonding material.
- Adding and/or increasing the copper fill area attached to high current carrying leads.
- Adding or redirecting air flow to flow across the device.
- Utilize multiple devices in parallel, as allowed, to reduce package power dissipation.
- Utilizing newer/enhanced technology and devices to lower heat generation but with equal or better performance.

For the system designer, these options are not always available or economically feasible. The most effective method of thermal spreading and heat removal, from these devices, is to generate airflow across the package and add copper fill area to the current carrying leads of the package.


The processor power delivery topology may also be modified to improve the thermal spreading characteristic of the circuit and dramatically reduce the power dissipation requirements of the switching MOSFET and inductor. This topology referred to as multi-phase, provides an output stage of the processor regulator consisting of several smaller buck inductor phases that are summed together at the processor. Each phase may be designed to handle and source a much smaller current. This may reduce the size, quantity, and rating of the components needed in the design. This may also decrease the cost and PCB area needed for the total solution.

### 11.3.6 Voltage Regulator Topology

In a single-phase topology, the duty cycle of the Control (top) MOSFET is roughly the ratio of the output voltage and the input voltage. Due to the small ratio between  $V_{CC\_CORE}$  and  $V_{DC}$ , the duty cycle of the Control MOSFET is very small. The main power loss in the Control MOSFET is therefore due to the transition or switching loss as it switches on and off. To minimize the transition loss in the Control MOSFET, its transition time must be minimized. This is usually accomplished with the use of a small-size MOSFET. Or similarly, the duty cycle of the Synchronous MOSFET is very large; hence, to minimize the DC loss of the Synchronous MOSFET, its  $R_{DS-ON}$  must be small. This is usually accomplished with the use of a large-size MOSFET or several small-size MOSFETs connected in parallel, but this solution usually leads to shoot-through current as it is quite difficult to minimize the effect of the Gate-Glitch phenomenon in the Synchronous MOSFET due to  $C_{GD}$  charge coupling effect. Therefore, it is necessary to go to multi-phase topology. In a multi-phase topology, the output load current is sourced from multiple sources or output stages. The term multi-phase implies that the phases or stages are out of phase with respect to each other. For example, in a dual-phase topology, the stages are exactly  $180^\circ$  output of phase.




Figure 130. Voltage Regulator Multi-Phase Topology Example



### 11.3.7 Voltage Regulator Design Recommendations

When laying out the processor power delivery circuit using a traditional Buck Voltage Regulator on a printed circuit board, the following example should be followed (Figure 131).


Figure 131. Buck Voltage Regulator Example



#### 11.3.7.1 High Current Path, Top MOSFET Turned ON

The dashed/arrow line in Figure 132 indicates the high current path when the top MOSFET is ON. Current flows from the  $V_{DC}$  power source, through the top MOSFET (there may be more than one of these), through the inductor and sense resistor and finally through the processor,  $R_{Load}$ , to ground. The components and current paths shown must be able to not only carry the high current through the processor, but the power source and ground must also be adequate.


Figure 132. High Current Path With Top MOSFET Turned ON



### 11.3.7.2 High Current Paths During Abrupt Load Current Changes

During abrupt changes in the load current, the bulk and decoupling capacitors must supply current for the brief period before the regulator circuit may respond. The dashed/arrow line in Figure 133 illustrates this current path. Stray inductance and resistance become a major concern and when they are not minimized, they may compromise the effectiveness of the capacitors. Bulk capacitors for Vcc should be located at the highest current density points. These high-density points are located along the shortest route between the processor core and the sense resistor. Using short, fat traces or planes may minimize both stray inductance and resistance.

Figure 133. High Current Path During Abrupt Load Current Changes




### 11.3.7.3 High Current Paths During Switching Dead Time

When the top MOSFET turns OFF and before the bottom MOSFET (again there may be more than one of these) is turned ON, the pattern of current flow changes. The inductor is no longer being supplied current through the top MOSFET starts to collapse its magnetic field. The inductor literally becomes a generator, at this point. The dashed line in Figure 134 shows the current path during the time that both top and bottom MOSFETs are OFF, also known as Dead Time. During

Dead Time there is a high current flow through the inductor, processor, ground, and the Schottky diode. The diode and its traces must be laid out in such as to minimize both stray inductance and resistance with short, fat traces or planes.


**Figure 134. High Current Path With Top and Bottom MOSFETs Turned Off (Dead Time)**



#### 11.3.7.4 High Current Path With Bottom MOSFET(s) Turned ON

A few nanoseconds after the top MOSFET is turned OFF, the bottom MOSFET(s) is turned ON. The high current path now switches from the Schottky diode to the bottom MOSFET(s), the current path shown by the dashed/arrow line in Figure 135. Minimize stray inductance and resistance with short, fat traces or planes.

**Figure 135. High Current Path With Bottom MOSFET(s) Turned ON**



#### 11.3.7.5 General Layout Recommendations

All or the components in the high current paths dissipate some power (i.e., they get warm when current runs through them). To minimize temperature rise and facilitate thermal spreading, large copper fill areas connecting the high current components is imperative. For example, the MOSFET manufacturers recommend that each MOSFET be mounted on one square inch of two-ounce copper. While this may not be possible in all environments, this recommendation serves to illustrate the importance of thermal considerations in the switching regulator layout.

- Bulk capacitors for  $V_{CC}$  need three vias per pad when vias are not shared. Clusters of bulk and bypass capacitors may be clustered along the high current paths between the sense resistor and the processor. Clusters may have copper fill areas between capacitors. This provides additional opportunities for vias – don't stop at three.
- Some controllers sense the load on  $V_{CC}$  by monitoring the voltage drop across the sense resistor with a Kelvin connection. The two feedback traces do not handle a high current, but must be of equal lengths to get an accurate load measurement. Connect the feedback signal traces as close as possible to both ends of the sense resistor. While the feedback traces do not handle high current, they are high impedance and susceptible to interference from electrical and magnet noise. Avoid routing these traces near the power inductor and avoid routing through vias.
- The sense resistor is to be placed as close to the inductor as possible, followed by the first two bulk capacitors.
- The lead frame in the power MOSFETs is used to dissipate heat. To do this each of the power MOSFETs requires one square inch of copper.
- Avoid ground loops as they pick up noise. Use star or single point grounding. The source of the lower (Synchronous bottom MOSFET) is an ideal point where the input and output ground planes may be connected.
- Keep the inductor-switching node small by placing the output inductor, switching top MOSFET and synchronous bottom MOSFETs close together on the same copper fill.
- The MOSFET enable/gate traces to the driver must be as short (less than one inch), straight, and wide as possible (20 to 25 mils). Ideally, the driver has to be placed right next to the MOSFETs. Circuits using multiple top or bottom MOSFETs need to have the gate traces serpentine so the all the traces going to the top MOSFETs Gates and most especially the bottom MOSFETs gates are the same length.
- Use the bulk capacitors for the voltage regulator and use multiple layer traces with heavy copper to keep the parasitic resistance low. Use a minimum of three vias per connection on each bulk capacitor.
- Place the top MOSFET drains as close to the VDC-input capacitors as possible.
- The sense resistor has to be wide enough to carry the full load current. A minimum of 1 via per Amp to the  $V_{CC}$  plane should be used. Use more when space permits.
- Use solid 2-oz. copper fill under drain and source connections of the top and bottom MOSFETs.
- The voltage regulator is usually left to the last moment. Often the allocated area is too small, a narrow strip and the location poor. These factors combine so that the design flow, described above usually cannot be followed.
- General Rule: Copper fill is good. Fill the PCB with metal. There should be no large areas of the board without metal. Increase the width of the grounds,  $V_{CC}$  and other power rails to fill any blank spots. Large metal fill areas allow the voltage regulator to improve its heat radiation thus run cooler. Large copper fill areas have other benefits too, including reducing series resistance and inductance, capturing and dissipating RF energy by allowing eddy currents to flow.

## 11.3.8 Processor Decoupling Recommendations

Intel recommends proper design and layout of the system board bulk and high frequency decoupling capacitor solution to meet the transient tolerance at the processor package balls. To meet the transient response of the processor, it is necessary to properly place bulk and high frequency capacitors close to the processor power and ground pins.

### 11.3.8.1 Transient Response

The inductance of the motherboard power planes slows the ability of the voltage regulator to respond quickly to a current transient. Decoupling a power plane may be broken into several independent parts. The closer to the load the capacitor is placed, the more series inductance is bypassed. By bypassing the inductance of leads, power planes, etc., less capacitance is required. However, areas closer to the load have less room for capacitor placement and therefore, tradeoffs must be made.

The processor causes very large switching transients. These sharp surges of current occur at the transition between low power states and the normal operating states. The system designer must provide adequate high frequency decoupling to manage the highest frequency components of the current transients. Larger bulk storage capacitors supply current during longer lasting changes in current demand.

All of this power bypassing is required due to the relatively slow speed at which a DC-to-DC converter may respond. A typical voltage converter has a reaction time on the order of 1 to 100  $\mu$ s while the processor's current steps may be at shorter than 1 ns. High Frequency decoupling is typically done with ceramic capacitors with a very low Equivalent Series Resistance (ESR). Because of their low ESR, these capacitors may act very quickly to supply current at the beginning of a transient event. However, because the ceramic capacitors are small, (i.e., they may only store a small amount of charge, thus Bulk capacitors are needed too). Bulk capacitors are typically polarized with high capacitance values and unfortunately higher Equivalent Series Inductance (ESL) and ESR. The higher ESL and ESR of the Bulk capacitor limit how quickly it may respond to a transient event. The Bulk and high frequency capacitors working together may supply the charge needed to stay in regulator before the regulator may react during a transient.

### 11.3.8.2 High/Mid Frequency and Bulk Decoupling

System motherboards should include high and mid frequency and bulk decoupling capacitors as close to the socket power and ground pins as possible. Decoupling should be arranged such that the lowest ESL devices (0612 reverse geometry) are closest to the processor power pins followed by the 1206 devices (when used), and finally, bulk electrolytics (organic covered tantalum or aluminum covered capacitors). System motherboards should also include bulk decoupling capacitors as close to the processor socket power and ground pins as possible. [Table 88](#) lists three recommended decoupling solutions for  $V_{CC\_CORE}$ , while [Table 89](#) list the recommended decoupling solutions for the  $V_{CCP}$  supply rails.

### 11.3.8.3 Processor Core Voltage Plane and Decoupling

Due to the high current (up to 32 A) requirements of the processor core voltage, the  $V_{CC\_CORE}$  is fed from the VRM by means of multiple power planes that provide both low resistance and low inductance paths between the voltage regulator, decoupling capacitors, and processor  $V_{CC\_CORE}$  pins. To meet the  $V_{CC\_CORE}$  transient tolerance specifications for the worst-case the maximum ESR of the decoupling solution should be equal to or less than 3 m $\Omega$ .

Table 88 lists the decoupling solution recommended by Intel for the Intel® Pentium® M processor's VCC\_CORE voltage rail. The decoupling solutions is optimized to meet the voltage regulator dynamic tolerance specifications for a load line of 3 mΩ.

**Table 88. V<sub>CC\_CORE</sub> Decoupling Guidelines**

Description	Cap (μF)	ESR (mΩ)	ESL (nH)
Low Frequency Decoupling (Polymer Covered Tantalum – POSCAP, Neocap, KO Cap)	12 x 150 μF	42 mΩ (typ) / 12	2.5 nH / 12
Mid Frequency Decoupling (0612 MLCC, >= X5R)	15 x 2.2 μF	5 mΩ (typ) / 15	0.2 nH / 15

### 11.3.8.4 Processor Side Bus Voltage Plane Decoupling

The 400 MHz high frequency operation of the Intel Pentium M processor side bus requires careful attention to the design of the power delivery for the processor's V<sub>CCP</sub> (1.05 V). Table 89 summarizes the processor's V<sub>CCP</sub> (1.05 V) voltage rail decoupling requirements.

- Two 150-μF POSCAPs with an ESR of 42 mΩ may be used for bulk decoupling. One capacitor should be placed next to the Intel Pentium M processor socket and one capacitor in close proximity to the Intel® E7501 MCH package. It is recommended to place each POSCAP on the secondary side of the motherboard to minimize inductance.
- Ten 0.1-μF X7R capacitors in a 0603 form factor should be placed on the secondary side of the motherboard under the Intel Pentium M processor socket cavity next to the V<sub>CCP</sub> pins of the Intel Pentium M processor. Four capacitors should be spread out near the data and address signal sides and two capacitors on the signal side of the Intel Pentium M processor socket's pin-map.
- For MCH PSB decoupling, see Section 11.4.2.

The Intel Pentium M processor's and Intel E7501 MCH's V<sub>CCP</sub> pins should be shorted with a wide V<sub>CCP</sub> plane, preferably on the secondary side such that it may extend across the whole 'shadow' of the Intel Pentium M processor signals routed between the Intel Pentium M processor and Intel E7501 MCH. The 1.05 V voltage regulator feed point into the V<sub>CCP</sub> plane should be roughly in between the Intel Pentium M processor and Intel E7501 MCH.

**Table 89. V<sub>CCP</sub> Decoupling Guidelines**

Description	Cap (μF)	ESR (mΩ)	ESL (nH)	Notes
Low Frequency Bulk Decoupling (Polymer Covered Tantalum – POSCAP, Neocap, KO Cap)	2 x 150 μF	42 mΩ (typ) / 2	2.5 nH / 2	†
High Frequency Decoupling (0603 MLCC, >= X7R) Place next to the Intel Pentium M processor CPU.	10 x 0.1 μF	16 mΩ (typ) / 10	0.6 nH / 10	

† Place one capacitor close to the Intel Pentium M processor and one capacitor close to the Intel® E7501 MCH.


### 11.3.8.5 GTLREF Layout and Routing Recommendations

There is one AGTL+ reference voltage pin on the Intel Pentium M processor, GTLREF, which is used to set the reference voltage level for the AGTL+ signals (GTLREF). The reference voltage must be supplied to the GTLREF signal, pin AD26 of the Intel Pentium M processor pin-map. The voltage level that needs to be supplied to GTLREF must be equal to  $\frac{2}{3} * V_{CCP} \pm 2\%$ . The Intel® E7501 MCH also requires a reference voltage (MCH\_GTLREF) to be supplied to its

HDVREF[3:0], HAVREF[1:0], HCCVREF pins. The GTLREF voltage divider for both the Intel® Pentium® M processor and MCH cannot be shared. Thus, both the processor and MCH must have their own locally generated GTLREF networks. Figure 136 shows the recommended topology for generating GTLREF for the Intel Pentium M processor using a  $R1 = 1\text{ k} \pm 1\%$  and  $R2 = 2\text{ k} \pm 1\%$  resistive divider.

Since the input buffer trip point is set by the  $\frac{2}{3} * V_{CCP}$  on GTLREF and to allow tracking of  $V_{CCP}$  voltage fluctuations, **no** decoupling should be placed on the GTLREF pin. The node between R1 and R2 (GTLREF) should be connected to the GTLREF pin of the Intel Pentium M processor with a  $Z_o = 50$  trace shorter than 0.5 inches. Space any other switching signals away from GTLREF with a minimum separation of 25 mils. Do not allow signal lines to use the GTLREF routing as part of their return path (i.e., do not allow the GTLREF routing to create splits or discontinuities in the reference planes of the Intel Pentium M processor system bus signals).

Figure 136. Intel® Pentium® M Processor GTLREF0 Voltage Divider Network



## 11.4 MCH Power Delivery Guidelines

The following guidelines are recommended for an optimal MCH power delivery. The main focus of these guidelines is to minimize chipset power noise and signal integrity problems. The guidelines are not intended to replace thorough system validation of products.

### 11.4.1 DDR\_VTT (1.25 V) Decoupling

To reduce noise on the DDR termination voltage (1.25 V) around the MCH, four 0.1  $\mu\text{F}$  capacitors per-channel are recommended. Evenly distribute placement of decoupling capacitors along the VTT plane around the MCH within one inch of the outer row of balls. Ceramic 0603 body type capacitors are recommended.

### 11.4.2 CPU\_VCC (1.05 V Power Plane)

The Intel® E7501 chipset's CPU\_VCC pins and the Processor's  $V_{CCP}$  pins are connected to the 1.05 V power plane. This voltage powers the GTL Processor System Bus.


- Five, 0.1  $\mu\text{F}$  capacitors are recommended (with 900 pH to 1.1 nH inductance) to be placed under the MCH for System Bus 1.05 V power plane decoupling.

- thirteen 0.1  $\mu$ F capacitors are recommended (with 900 pH to 1.1 nH inductance) and should be evenly spaced for the System Bus. At least seven of the capacitors must be within 0.5 inch of the outer row of balls to the MCH.

### 11.4.3 DDR (2.5 V Power Plane)

Seven 0.1 $\mu$ F capacitors are recommended (with 900 pH to 1.1 nH inductance) to be placed under the MCH for DDR 2.5 V power plane decoupling (see Figure 137). The designer should evenly distribute placement of decoupling capacitors among the DDR interface signal field. It is recommended that the designer use ceramic capacitor 0402 or 0603 package type. In addition to the minimum decoupling capacitors under the MCH, for dual channel, the designer should place a maximum of twenty-one evenly spaced capacitors for both DDR channels, and at least ten must be within 0.5 inch of the outer row of balls to the MCH. For single channel, the designer should place a maximum of eleven evenly spaced capacitors for channel 'A', and at least five must be within 0.5 inch of the outer row of balls to the MCH.

Figure 137. MCH Decoupling (Backside View)





### 11.4.4 Hub Interface (1.2 V Power Plane)

Seven, 0.1  $\mu\text{F}$  capacitors should be used to improve I/O power delivery to the MCH. These capacitors should be placed within 150 mils of the MCH package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the ground side of the board may connect the VCC1\_2 side of the capacitors to the VCC1\_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1\_2 side of the board should connect the ground side of the capacitors to the VSS power pins.


### 11.4.5 Intel® E7501 Chipset Filter Specifications (1.2 V Power Plane)

VCCA1\_2 and VCCAHI1\_2 are created by using a low pass filter on VCC1\_2. VCCACPU is created by using a low pass filter on CPU\_VCC. The MCH has internal analog PLL clock generators, that require quiet power supplies for minimum jitter. Jitter is detrimental to a system; it degrades external I/O timings, as well as internal core timings (i.e., maximum frequency).

When designing the VCCA1\_2 filter (Figure 138), follow these guidelines:

- One 54 nH Inductor close to the edge of the package (within 1 inch of the die).
- One 100  $\mu\text{F}$  or 150  $\mu\text{F}$  LF capacitor close to the edge of the package.
- Minimum of two (four preferred) Low ESL HF capacitors, 0.22  $\mu\text{F}$  or 0.1  $\mu\text{F}$ , on the backside of the motherboard under the die.
- Route the VCCA1\_2 trace 1 inch, 35 mils wide with 15 mils spacing on three signal layers of the motherboard; connect to VCCA1\_2 island on signal layers directly under the MCH core.

Figure 138. Filter Topology for VCCA1\_2 (DDR Interface)



When designing the VCCA1\_2 and VCCACPU filters (Figure 139 and Figure 140), follow these guidelines:

- One 100 nH Inductor close to the edge of the package (within one inch of the die).
- One 100  $\mu\text{F}$  or 150  $\mu\text{F}$  LF capacitor close to the edge of the package.
- Minimum of one Low ESL HF capacitor, 0.1  $\mu\text{F}$  on the motherboard backside, under the die.

Figure 139. Filter Topology for VCCAHI1\_2 (Hub Interface)






Figure 140. Filter Topology for VCCACPU1\_2 (E7501 System Bus)



### 11.4.6 MCH Power Sequencing Requirement

The MCH has only one power sequencing requirement. The MCH requires that 1.2 V rises with or before 2.5 V to avoid electrical overstress of oxide layers and possible component damage. This means that at any point during system power up, the 2.5 V power plane voltage must not be higher than the 1.2 V power plane voltage until the 1.2 V voltage is within 1.2 V regulation. This is depicted in Figure 141. Notice that at no point before 1.2 V is ramped does the 2.5 V plane exceed the 1.2 V plane's value.


Figure 141. Power Sequencing Requirement for MCH



A possible solution to safeguard against 2.5 V coming up before 1.2 V, is to tie the power good signal of the 1.2 V regulator to the output enable pin of the 2.5 V voltage regulator.

When the same voltage regulator is used to derive both 1.2 V and 2.5 V, then other logic must be used. A solution is to use a comparator to 1.2 V, and connect the output of the comparator to the output enable signal of the 2.5 V regulator. Figure 142 shows this implementation.

Figure 142. Sample 2.5 V Output Enable Control Logic



## 11.5 Intel® ICH3-S Power Delivery Guidelines

### 11.5.1 1.8 V/3.3 V Power Sequencing

The ICH3-S has two pairs of associated 1.8 V and 3.3 V supplies. These are {VCC1\_8, VCC3\_3} and {VCCSus1\_8, VCCSus3\_3}. **The difference between the two associated supplies must never be greater than 2.0 V.** The 1.8 V supply may come up before the 3.3 V supply without violating this rule (though this generally does not occur because the 1.8 V supply is typically derived from the 3.3 V supply with a linear regulator). One serious consequence of violation of this ‘Two Volt Rule’ is electrical overstress of oxide layers, resulting in component damage.

The majority of the ICH3-S I/O buffers are driven by the 3.3 V supplies but are controlled by logic powered by the 1.8 V supplies. Therefore, another consequence of faulty power sequencing arises when the 3.3 V supply comes up first. In this case, the I/O buffers may be in an undefined state until the 1.8 V logic is powered up. Some signals that are defined as ‘Input-only’ actually have output buffers that are normally disabled, and the Intel ICH3-S may unexpectedly drive these signals when the 3.3 V supply is active while the 1.8 V supply is not.


**Note:** These power sequencing circuits require that a linear regulator derive the ICH3-S 1.8 V power rail. These circuits are all designed with the assumption that 3.3 V is derived by the system power supply and that a 1.8 V linear regulator is used. Such circuitry is not needed if the voltage regulator ensures the Two-Volt Rule.

Figure 143 is an example of power-on sequencing circuit that ensures the Two Volt Rule is obeyed. This circuit uses an NPN (Q2) and a PNP (Q1) transistor to ensure the 1.8 V supply tracks the 3.3 V supply. The NPN transistor controls the current through PNP from the 3.3 V supply into the 1.8 V power plane by varying the voltage at the base of the PNP transistor. By connecting the emitter of the NPN transistor to the 1.8 V plane, current may not flow from the 3.3 V supply into 1.8 V plane when the 1.8 V plane reaches 1.8 V.

**Note:** It is recommended to have a PNP transistor rated accordingly to handle the thermal and current needs to sustain the 1.8 V rail if the 1.8 V supply comes up slow or not at all (i.e., platform held in reset). The current and thermal requirements of the PNP transistor is platform dependant.

It is important to use 1% resistors for precise operating conditions in Figure 143 to ensure the NPN doesn't overheat (junction temperature exceeds 125° C). Overheating could overdrive the 1.8 V rail as high as 2 V.

Figure 143. Example 1.8 V/3.3 V Power Sequencing Circuit



When analyzing systems that may be ‘marginally compliant’ to the Two Volt Rule, attention must be paid to the behavior of the Intel ICH3-S’s RSMRST# and PWROK signals because they control internal isolation logic between the various power planes:


- RSMRST# controls isolation between the RTC well and the resume wells.
- PWROK controls isolation between the resume wells and main wells.

If one of these signals goes high while one of its associated power planes is active and the other is not, a leakage path will exist between the active and inactive power wells. This could result in high, possibly damaging, internal currents.

The circuit in Figure 144 may, under high temperature and parameter corner conditions, inject charge onto the 1.8 V rail at steady state. The circuit in Figure 143 does not have this characteristic; it is more susceptible to layout variations and should be fully analyzed and tested to make sure that the implementation meets the 2 V specification. When choosing between the two circuits a designer should understand the trade-offs with respect to their linear regulator design and application.

The Semtech SC4431 monitors the difference between the reference pin (from 3.3 V) and the ground pin (1.8 V). The SC4431 turns on its output when the difference between 1.8 V and 3.3 V is over 1.9 V. Connecting the SC4431 ground pin to 1.8 V requires a series resistor from 1.8 V to ground to complete the current path from the SC4431 VCC (5 VSB) to system ground. The series resistor must be able to dissipate 0.25 W. This may be achieved using a 25 Ω resistor in a 1206 package, or two 51 Ω resistors in 0805 packages. The 1.8 V rail should be able to sink the current from the SC4431 and the 1.13 kΩ / 2.05 kΩ divider.

Figure 144. Another Example 1.8 V/3.3 V Power Sequencing Circuit




### 11.5.2 3.3V / V5REF Sequencing

V5REF is the reference voltage for 5 V tolerance on inputs to the Intel ICH3-S. V5REF must be powered up before VCC3\_3, or be no less than 0.7 V less than VCC3\_3. Thus, VCC3\_3 must never be more than 0.7 V higher than V5REF. Also, V5REF must power down after VCC3\_3, or before VCC3\_3 within 0.7 V. The rule must be followed in order to ensure the safety of the Intel ICH3-S. When the rule is violated, internal diodes may attempt to draw power sufficient to damage the diodes from the VCC3\_3 rail. Figure 145 shows a sample implementation of how to satisfy the V5REF/3.3 V sequencing rule.

This rule also applies to the standby rails, but in most platforms, the VCCSUS3\_3 rail is derived from the VCCSUS5 rail and therefore, the VCCSUS3\_3 rail may always come up after the VCCSUS5 rail. As a result, V5REF\_SUS may always be powered up before VCCSUS3\_3. In platforms that do not derive the VCCSUS3\_3 rail from the VCCSUS5 rail, this rule must be enforced on the platform.

Figure 145. Example 3.3 V/V5REF Sequencing Circuitry



### 11.5.3 Intel® ICH3-S Power Rails

The Intel ICH3-S refers to its standby rails as suspend. [Table 90](#) lists the nomenclature.

**Table 90. Intel® ICH3-S Power Rail Terminology**

Platform Terminology	Intel® ICH3-S Terminology
5 V Standby	5 V Suspend
3.3 V Standby	3.3 V Suspend
1.8 V Standby	1.8 V Suspend

### 11.5.4 Intel® ICH3-S Decoupling Recommendations

The Intel ICH3-S is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the decoupling capacitors specified in [Table 91](#) to ensure that the component maintains stable supply voltages. The capacitors should be placed as close to the package as possible (200 mils nominal). It is recommended that for prototype board designs, the designer include pads for extra power plane decoupling capacitors.

**Table 91. Intel® ICH3-S Decoupling Recommendations (Sheet 1 of 2)**

Power	Decoupling Requirements	Decoupling Placement
V_CPU_IO	Use <b>one</b> 0.1 $\mu$ F decoupling capacitor.	Locate within 100 mils of the Intel® ICH3-S processor interface balls.
VCCRTC	Use <b>one</b> 1.0 $\mu$ F decoupling capacitor. See <a href="#">Figure 116</a> for the External Circuitry.	Locate within 100 mils of the VCCRTC interface pin (pin AB6).
VCC_3.3	Requires <b>six</b> 0.1 $\mu$ F decoupling capacitors.	Distribute around the Intel ICH3-S package sides within 100 mils of the package balls: <ul style="list-style-type: none"> <li>• Top near AUX/PCI</li> <li>• Left across the PCI and LPC</li> <li>• Bottom near IDE</li> <li>• Right near GPIO[43]</li> </ul>
VCCSUS_3.3	Requires <b>two</b> 0.1 $\mu$ F decoupling capacitors.	<ul style="list-style-type: none"> <li>• Place one capacitor on the top side within 200 mils of the USB center.</li> <li>• Place one capacitor on the bottom side near the VCCSUS_3.3 supply.</li> </ul>
VCC_1.8	Requires <b>four</b> 0.1 $\mu$ F decoupling capacitors.	<ul style="list-style-type: none"> <li>• Locate 2 capacitors distributed local to the Hub Interface, within 50 mils of the package Hub Interface balls.</li> <li>• Distribute the remaining capacitors on the left and bottom sides of the package for core delivery.</li> </ul>



Table 91. Intel® ICH3-S Decoupling Recommendations (Sheet 2 of 2)

Power	Decoupling Requirements	Decoupling Placement
VCCSUS_1.8	Requires <b>one</b> 0.1 $\mu$ F decoupling capacitor.	Locate within 200 mils of the Intel ICH3-S, Balls B23 and C23.
V5REF_SUS	Requires <b>one</b> 0.1 $\mu$ F decoupling capacitor. V5REF_SUS is the reference voltage for some 5 V tolerant inputs in the Intel ICH3-S (USB data and over current signals). VCCSUS_3.3 must never exceed 0.7 V higher than V5REF_SUS. For most platforms, this power sequencing is not an issue as VCCSUS_3.3 is derived from V5REF_SUS.	
V5_REF	Requires <b>one</b> 0.1 $\mu$ F decoupling capacitor. V5_REF is the reference voltage for most 5 V tolerant inputs in the Intel ICH3-S. Tie to pins V5REF[2:1]. V5REF must power up before or simultaneous to VCC_3.3. It must power down after or simultaneous to VCC_3.3.	

## 11.6 Intel® P64H2 Power Requirements

### 11.6.1 Intel® P64H2 Current Requirements

Table 92. Intel® P64H2 Max Sustained Currents

Voltage at PCI/PCI-X Interface	Max Sustained Current
1.8 V at 33 MHz PCI (both segments)	1970 mA
1.8 V at 66 MHz PCI/PCI-X (both segments)	2170 mA
1.8 V at 100 MHz PCI-X (both segments)	2550 mA
1.8 V at 133 MHz PCI-X (both segments)	2660 mA
3.3 V at 33 MHz PCI 6 loads (both segments)	930 mA
3.3 V at 66 MHz PCI 2 loads (both segments)	690 mA
3.3 V at 66 MHz PCI-X 4 loads (both segments)	1300 mA
3.3 V at 100 MHz PCI-X 2 loads (both segments)	1050 mA
3.3 V at 133 MHz PCI-X 1 load (both segments)	770 mA

For more information, refer to the *Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Thermal Design Guide*.

### 11.6.2 Intel® P64H2 Decoupling Requirements

The Intel® P64H2 is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the amount of decoupling capacitors specified in the table below to ensure the component maintains stable supply voltages. The capacitors should be placed as close to the package as possible.


Table 93. Decoupling Capacitor Recommendations

Power Plane/Pins	Number of High-Frequency Decoupling Capacitors	High-Frequency Capacitor Values	Number of Bulk Decoupling Capacitors	Bulk Capacitor Values
1.8 V Core (VCC)	8	0.1 $\mu$ F	2	4.7 $\mu$ F (near Intel® P64H2)
1.8 V Hub Interface 2.0 (VCC_1.8)	2	1.0 $\mu$ F	1	100 $\mu$ F (near regulator)
3.3 V PCI/PCI-X (VCC_3.3)	20 <sup>†</sup>	0.1 $\mu$ F	2	4.7 $\mu$ F (near Intel P64H2)
	6	1.0 $\mu$ F	1	100 $\mu$ F (near regulator)

<sup>†</sup> In the case of the twenty 0.1  $\mu$ F decoupling capacitors for the Vcc3.3V plane, it is recommended that at least five of these capacitors be placed near the die on the back of the board between ground and the VCC-PCI vias, as shown in [Figure 146](#). This is not a strict requirement, but is recommended to reduce the power resonance frequency at 66 Hz.



Figure 146. Intel® P64H2 3.3 V PCI/PCI-X (VCC\_3.3) Capacitor Placement on Backside



### 11.6.3 PCIRST# Implementation

PCI-X requires a 100 ms delay from valid power (PWRGD) to reset deassertion (PCIRST#). The system design must ensure this requirement is met.

The Intel® P64H2 reset must be deasserted within 60 ns of the MCH reset deassertion. Intel strongly recommends customers measure this timing relationship on their boards. Failure to meet this guideline may result in a system failing to boot.

### 11.6.4 Intel® P64H2 Power Sequencing Requirement

The 1.8 V voltage must be valid before the first CLK66 pulse is driven to the Intel P64H2. This may be ensured by gating the CK408 clocks using a power good signal from the 1.8 V regulator. If the first CLK66 pulse is driven before 1.8 V is valid, the Intel P64H2 PLL may fail to correctly lock.

The 1.8 V must drop with or before 3.3 V. This may be achieved by deriving 1.8 V from 3.3 V. When 1.8 V drops after 3.3 V, a noise spike on PCIRST# approaches  $V_{IH}$  minimum levels.



# High-Speed Design Concerns

# 12

## 12.1 Return Path

The return path is the route current takes to return to its source. It may take a path through ground planes, power planes, other signals, or integrated circuits. The return path is based on electro-magnetic field effects. It is useful to think of the return path as the path of least impedance nearest the signal conductor. Discontinuities in the return path often have signal integrity and timing effects that are similar to the discontinuities in the signal conductor. Therefore, the return paths must be given similar considerations. A simple way to evaluate return path parasitic inductance is to draw a loop that traces the current from the driver through the signal conductor to the receiver, and then back through the ground/power plane to the driver again. The smaller the area of the loop, the lower the parasitic inductance.

The following sets of return path rules apply to all designs:

- Always trace out the return current path and provide as much care to the return path as the path of the signal conductor.
- Do not allow splits in the reference planes in the path of the return current.
- Do not allow routing of signals on the reference planes near system bus signals.
- Do not allow signal layer changes that force the return path to make a reference plane change, even when it is from one ground layer to another ground layer.
- Decoupling capacitors do not adequately compensate for a plane split.
- Do not route over via anti-pads or socket anti-pads

When reference plane changes must be made:

- Change from a ground reference to a ground reference and place a via that connects the two planes as close as possible to the signal via. This also applies when making a change from VCC to VCC.
- For symmetric stripline, return path vias for both ground and VCC must be provided.
- Do not switch reference from VCC to ground or vice versa.

## 12.2 Decoupling Theory

The primary objective of the decoupling guidelines is to minimize the impact of return path discontinuities and to ensure that the I/O has adequate power decoupling. The worst-case return path discontinuity anticipated is for systems that use microstrip structures on the motherboard. When a motherboard uses symmetric stripline with VCC and ground references, then a discontinuity does not exist and additional decoupling is not necessary. When the motherboard routing references only a single reference plane (VCC or ground), then a return path discontinuity exists.

The inductance of the system due to cables and power planes slows the power supply's ability to respond quickly to a current transient. Decoupling a power plane may be broken into several independent parts. The closer to the load the capacitor is placed, the more inductance is bypassed. By bypassing the inductance of leads, power planes etc., less capacitance is required. However, closer to the load there is less room for capacitance. Therefore, trade-offs must be made.

## 12.2.1 Bulk Decoupling

Larger bulk storage components, such as electrolytic capacitors, supply current during longer lasting changes in current demand by the component, such as coming out of an idle condition. Similarly, they act as a storage well for current when entering an idle condition from a running condition.

Power bypassing is required due to the relatively slow speed at which a DC-to-DC converter may react. Bulk capacitance supplies energy from the time the high-frequency decoupling capacitors are drained, until the power supply may react to the demand. More correctly, the bulk capacitors in the system slow the transient requirement seen by the power source to a rate it is able to supply, while the high-frequency capacitors slow the transient requirement seen by the bulk capacitors to a rate they may supply.

Maintaining voltage tolerance during changes in current requires high-density bulk capacitors with low Effective Series Resistance (ESR), and low Effective Series Inductance (ESL). Use thorough analysis when choosing these components.

## 12.2.2 High-Frequency Decoupling


The system boards should include high-frequency capacitors as close to the load power and ground pins as possible. Place as many capacitors as possible in the load cut out area.

In addition, high-frequency decoupling may be required for signal integrity. For systems using microstrip configurations, a return path discontinuity may exist due to the baseboard traces having only one reference plane.

Place high-frequency decoupling as close to the power pins of the load as physically possible. Use both sides of the board when necessary for placing load to achieve the optimum proximity to the power pins. This is vital because the inductance of the board's metal plane layers could cancel the usefulness of these low inductance components.

Shorten the path from the capacitor pads to the pins the capacitor is decoupling. When possible, place the vias connecting to the planes within the pad of the capacitor. When this is not possible, keep the traces as short and wide as is feasible. Possibly one or both ends of the capacitor may be connected directly to the pins of the load without the use of a via. Figure 147 illustrates these concepts.


Figure 147. Proper Decoupling Capacitor Placement with Respect to Vias



## 12.3 Serpentine Routing

A serpentine net is a transmission line that is routed in such a manner that sections of the net double back and couple to other segments of the same net (see [Figure 148](#)).


**Figure 148. Serpentine Routing**



Serpentining a transmission line is sometimes necessary to properly match lengths between nets. It is important to properly control the serpentine to avoid signal integrity and timing problems. The primary impact of a serpentine trace is an observed decrease in the flight time when compared to a straight trace of equal length. This decrease in the flight time is a result of the crosstalk between parallel sections of the serpentine net. As the signal travels down the transmission line, a component of the signal follows the transmission line and behaves as though it were a straight line with no serpentine. However, another portion of the energy propagates perpendicular to the parallel routed portions of the serpentine net via the mutual capacitance and mutual inductance. This creates an extra mode that arrives at the receiver significantly earlier than the other component of the signal. When the coupling between parallel sections is high, significant timing skew may occur when attempting to match trace lengths on a bus. Furthermore, when the coupling is very high, significant signal integrity problems may result.

Serpentine routing requirements are defined using two parameters, as depicted in [Figure 149](#). Parameter ‘S’ is the distance between the two segments of the serpentine trace. Parameter ‘H’ is the distance between the signal and the referenced plane. The ratio is specified as S/H.

**Figure 149. Serpentine Spacing-Spacing to Reference Plane Height Ratio**



## 12.4 EMI Design Considerations

As microprocessor amperage and speeds increase, the ability to contain the corresponding electromagnetic radiation becomes more difficult. Frequencies generated by these processors may be in the low gigahertz (GHz) range, which may impact both the system design and the electromagnetic interference (EMI) test methodology.

This section is intended to provide electrical and mechanical design engineers with information that may aid in developing a platform that may meet government EMI regulations. Heatsink grounding, processor shielding, differential and spread spectrum clocking, and the test methodology impact to FCC Class B requirements are specifically discussed.

Designers should be aware that implementing all the recommendations in this guideline may not ensure compliance to EMI regulations. Rather, these guidelines may help to reduce the emissions from processors and motherboards and make chassis design easier.

### 12.4.1 Brief EMI Theory

Electromagnetic energy transfer may be viewed in four ways: radiated emissions, radiated susceptibility, conducted emissions, and conducted susceptibility. For system designers, reduction of radiated and conducted emissions is the way to achieve EMC compliance. Susceptibility is typically not a major concern in the server environment, although it may be more important in an industrial environment.

The main component of EMI is a radiated electromagnetic wave, which consists of both electric (E-fields), and magnetic (H-fields) waves traveling together and oriented perpendicular to one another. Although E- and H-fields are intimately tied together, they are generated by different sources. E-fields are created by voltage potentials, while H-fields are created by current flow. In a steady state environment (where voltage or current is unchanging), E- and H-fields are also static and of no concern to EMI. Changing voltages and currents are of concern since they contribute to EMI. When a dynamic E-field is present, then there must be a corresponding dynamic H-field, and vice versa. Motherboards with fast processors generate high-frequency E- and H-fields from currents and voltages present in the component silicon and signal traces.

Two methods exist for minimizing E- and H-field system emissions: prevention and containment. Prevention is achieved by implementing design techniques that minimize the ability of the motherboard to generate EMI fields. Containment is used in a chassis environment to contain radiated energy within the chassis. Careful consideration of board layout, trace routing, and grounding may significantly reduce a motherboard's radiated emissions and make the chassis design easier.

### 12.4.2 EMI Regulations and Certifications

Original Equipment Manufacturers (OEMs) ensure EMC compliance by meeting EMI regulatory requirements. System designers must ensure that their computer systems do not exceed the emission limit standards set by applicable regulatory agencies. Regulatory requirements referenced in this document include:

- United States Federal Communication Commission (FCC) Part 15 Class B.
- International Electrotechnical Commission's International Special Committee on Radio Interference (CISPR) Publication 22 Class B limits.

The FCC rules require any OEM that sells an ‘off-the-shelf’ motherboard in the United States to pass an open chassis test. Open chassis testing is defined as removing the chassis cover (or top and two sides), and testing for EMI compliance (although permitted emission levels are allowed to be higher). Removing the cover greatly reduces the shielding provided by the chassis and increases the amount of EMI radiation. The purpose of this regulation is to ensure that system boards have reasonable emission levels since they are one of the main contributors to EMI.

## 12.5 EMI Design Considerations

The following sections describe design techniques that may be applied to minimize EMI emissions. Some techniques have been incorporated into Intel-enabled designs (differential clock drivers, selective clock gating, etc.), and some must be implemented by motherboard designers (trace routing, clocking schemes, etc.).

### 12.5.1 Spread Spectrum Clocking (SSC)

Spread Spectrum Clocking (SSC) is defined as continuously ramping (or modulating) the processor clock frequency over a predefined range (see Figure 150). SSC reduces radiated emissions by spreading the radiated energy over a wider frequency band (see Figure 151). Thus, instead of maintaining a constant system frequency, SSC modulates the clock frequency along a predetermined path (or modulating profile). Figure 150 shows an example of a predetermined modulation frequency. The modulation frequency is usually selected to be larger than 30 KHz (above the audio band), and small enough not to upset system timings (less than 0.8% of the clock frequency). SSC has been demonstrated to effectively reduce peak radiation levels, making EMC compliance easier to achieve.

To conserve the minimum period requirement for bus timing, the SSC clock is modulated between  $f_{nom}$  and  $(1-\delta)f_{nom}$ , where  $f_{nom}$  is the nominal frequency for a constant frequency clock. The ‘ $\delta$ ’ specifies the total amount of spreading as a relative percentage of  $f_{nom}$ . The modulation percentage is always a function of  $1-\delta$  and not  $1+\delta$ , as increasing the clock frequency above the rated speed of the processor may cause unpredictable operation.

Figure 150. Spread Spectrum Modulation Profile





Figure 151. Impact of Spread Spectrum Clocking on Radiated Emissions




## 12.5.2 Differential Clocking

Differential clocking requires that the clock generator supply both clock and clock-bar traces. Clock-bar has equal and opposite current as the primary clock, and is also 180 degrees out of phase. To maximize the benefit of differential clocking, both clock lines must be routed parallel to each other for their entire length. Devices connected to the clock must also be designed to accept both the clock and clock-bar signals.

EMI reduction due to differential clocking is caused by H-field cancellation. Since H-field orientation is generated by and is dependent upon current flow, two equal currents flowing in opposite directions and 180 degrees out of phase may have their H-fields cancelled (see Figure 152). Lower H-fields may result in reduced EMI radiation.

Figure 152. Cancellation of H-fields Through Inverse Currents





Differential clocking may also reduce the amount of noise coupled to other traces, which improves signal quality and reduces EMI. I/O signals are particularly important because they often leave the system chassis (serial and parallel ports, keyboards, mouse, etc.), and radiate noise that has been induced onto them. A single-ended clock's return path is usually a reference plane, which is shared by other signals/traces. When noise is created on a single-ended clock, the noise may appear on the reference plane and may be coupled to I/O traces. A differential clock's return path is the clock-bar signal/trace, which is more isolated than the reference plane and minimizes potential I/O trace coupling.

For best results, the trace lengths and routing of the clock lines must be closely matched, and spacing between the two traces should be kept as small as possible. This minimizes loop area and maximizes H-field cancellation. In addition, the real and parasitic terminations of each signal of a differential pair should be the same. Also, the skew between the signal level transitions on the two lines must be small compared to the rise time of the level transitions.

Placing ground traces on the outside of the differential pair may further reduce emissions. Intermediate vias to ground may be needed to reduce the opportunity for re-radiation from the ground traces themselves. Distance between vias should be less than  $\frac{1}{4}$  of a wavelength of the fifth harmonic of the processor core frequency.

### 12.5.3 PCI Bus Clock Control

Experimental data has indicated a reduction in EMI may be possible by disabling the clocks to unused (and unterminated) PCI slots. CK408, the clock chip that has been specified and designed for this platform, supports individual control of the various PCI clocks. Designers have the option to enable or disable individual PCI clocks depending upon their specific system configuration requirements. Refer to the *CK408 Clock Synthesizer Design Guidelines* for details on how to configure the PCI clocks.

### 12.5.4 EMI Test Capabilities

FCC regulations in the United States specify the maximum test frequency for products with clocks in excess of 1 GHz is five times the highest clock frequency or 40 GHz, whichever is lower. OEMs are advised to inquire into the capabilities of their preferred EMC test lab to ensure they are able to scan up to the required frequency range.

Processor performance and frequency double approximately every two years. With this in mind, it is advisable to be prepared for the frequencies that may need to be scanned in the next few years.

Since the FCC rules ultimately require testing to 40 GHz, commercial test equipment has been developed that is capable of making measurements to that frequency. Although it may be some time before processors require testing at this frequency, it may be less expensive to upgrade to 40 GHz now, rather than making several intermediate steps.

It is also possible to upgrade various parts at different times. The spectrum analyzer may be upgraded to 40 GHz today with only the necessary antennas to support the initial processor frequencies. As processor speed increases, the necessary antennas and cables may be purchased that support testing to the higher levels.

## 12.6 Length Tuning


**Note:** This section does not apply to the Intel® Pentium® M processor system bus.

High speed source synchronous interfaces have very small setup and hold windows. As a result, the signals as a group are very sensitive to skew. A common way to reduce skew is to tune all of the lengths such that the setup and hold windows have the same positional relationship. Length tuning is the matching of two or more signals' total flight time, within a tolerance, to center the setup and hold windows.

Length tuning has several key parameters: signal to be tuned, absolute minimum flight time, absolute maximum flight time, and tolerance. The absolute minimum and maximum flight times define the flexible solution space which lengths may fall within. For a signal to be properly tuned, it must fall within that solution space *and* be within the length tuning tolerance. Figure 153 shows the relationship of these parameters.

A tolerance is a value specifying how far off from exact is allowed. Typically, tolerance is specified in a specific direction, such as  $-1$  ps or  $\pm 2$  ps. In the first instance, the total tolerance window or solution space is 1 ps, the second the solution space is 4 ps.

**Figure 153. Length Tuning Parameters**



The minimum and maximum allowed flight times are at the end points of the tolerance window. The tolerance window may fall anywhere within the range between absolute minimum flight time and maximum flight time. The remainder of this section may simply refer to 'minimum allowed flight time' as 'minimum flight time' and may refer to 'maximum allowed flight time' as 'maximum flight time'.


### 12.6.1 Signal to Strobe Flight Time Relationships

High speed interfaces are commonly latched off of a strobe or a clock. Length tuning ensures that the required setup and hold times of the data signal to the strobe signal or clock signal are not violated due to motherboard routing effects. As a result, each data signal is length tuned with respect to the strobe signal or clock signal. This means that the data signals are all within tolerance of the strobe signal:

$$\text{Minimum\_Signal}_{\text{Flight Time}} = \text{Strobe}_{\text{Flight Time}} - \text{Tolerance}$$

$$\text{Maximum\_Signal}_{\text{Flight Time}} = \text{Strobe}_{\text{Flight Time}} + \text{Tolerance}$$

Figure 154. Signal Length Solution Space with One Strobe




Some groups of high speed signals need to be length tuned to *two* strobes or clocks. In this situation, all signals must be length matched to *both* strobes or clocks and the strobes or clocks must be length matched to each other as well.

$$\text{Minimum\_Signal}_{\text{Flight Time}} = \text{Longer\_Strobe}_{\text{Flight Time}} - \text{Tolerance}$$

$$\text{Maximum\_Signal}_{\text{Flight Time}} = \text{Shorter\_Strobe}_{\text{Flight Time}} + \text{Tolerance}$$

Figure 155. Signal Length Solution Space with Two Strobes




When the strobes are the furthest apart (i.e., as far apart as allowed for signals of the same group), then their difference is the total allowed tolerance. This means that all signals must fall between them, or have a solution space which is “tolerance” wide.

$$\text{Longer\_Strobe}_{\text{Flight Time}} = \text{Shorter\_Strobe}_{\text{Flight Time}} + \text{Tolerance}$$

$$\text{Shorter\_Strobe}_{\text{Flight Time}} = \text{Longer\_Strobe}_{\text{Flight Time}} - \text{Tolerance}$$

Figure 156. Signal Length Solution Space with Maximum Tolerance Strobes




When the strobes have exactly the same flight time, then the signals have a solution space which is  $2 * tolerance$  wide.

$$Strobe_{Flight\ Time} = Longer\_Strobe_{Flight\ Time} = Shorter\_Strobe_{Flight\ Time}$$

$$Minimum\_Signal_{Flight\ Time} = Strobe_{Flight\ Time} - Tolerance$$

$$Maximum\_Signal_{Flight\ Time} = Strobe_{Flight\ Time} + Tolerance$$

Figure 157. Signal Length Solution Space with Matched Strobes



## 12.6.2 Flight Time Segment Analysis

Length matching often requires package compensation. Every time a signal changes innerconnect or layer, there is an affect on flight time. The most effective way to calculate flight time is to break up each signal into segments of constant flight time, analyze those segments, and then add the segment together.

Flight time is directly proportional to trace length by a constant trace velocity.


### Equation 1. Flight Time

$$\text{flight\_time} = \frac{\text{trace\_length}}{\text{trace\_velocity}}$$

To determine the total flight time, each segment with a constant trace velocity must be identified. These segments are commonly defined at component interconnects. For example, a signal which connects two different components through a PCB would be calculated as follows:

$$\begin{aligned} \text{Total\_Signal}_{\text{Flight Time}} &= \text{Signal}_{\text{Component1 Flight Time}} + \text{Signal}_{\text{PCB Flight Time}} \\ &+ \text{Signal}_{\text{Component2 Flight Time}} \end{aligned}$$

Figure 158. Total Signal Length with Two Components



Using the segment lengths and velocities yields:

### Equation 2. Total Flight Time

$$\text{total\_flight\_time} = \frac{\text{component1\_length}}{\text{component1\_velocity}} + \frac{\text{PCB\_length}}{\text{PCB\_velocity}} + \frac{\text{component2\_length}}{\text{component2\_velocity}}$$

### 12.6.3 Length Tuning Equation Derivation

When routing a motherboard, only one piece of the equation is a variable: *PCB trace length*. For example, when signals are tuned with respect to the strobe, the final equation used by a motherboard designer is derived as follows. First, two equations are defined:

$$\text{Total\_Strobe}_{\text{Flight Time}} = \text{Strobe}_{\text{Component1 Flight Time}} + \text{Strobe}_{\text{PCB Flight Time}} + \text{Strobe}_{\text{Component2 Flight Time}}$$

$$\text{Total\_Signal}_{\text{Flight Time}} = \text{Signal}_{\text{Component1 Flight Time}} + \text{Signal}_{\text{PCB Flight Time}} + \text{Signal}_{\text{Component2 Flight Time}}$$

Combining these equations yields:

$$\text{Total\_Strobe}_{\text{Flight Time}} = \text{Total\_Signal}_{\text{Flight Time}} \pm \text{Tolerance}$$

$$\begin{aligned} &\text{Strobe}_{\text{Component1 Flight Time}} + \text{Strobe}_{\text{PCB Flight Time}} + \text{Strobe}_{\text{Component2 Flight Time}} \\ &= \text{Signal}_{\text{Component1 Flight Time}} + \text{Signal}_{\text{PCB Flight Time}} \\ &+ \text{Signal}_{\text{Component2 Flight Time}} \pm \text{Tolerance} \end{aligned}$$

Solving for  $\text{Signal}_{\text{PCB Flight Time}}$  yields:

$$\begin{aligned} \text{Signal}_{\text{PCB Flight Time}} &= \text{Strobe}_{\text{Component1 Flight Time}} + \text{Strobe}_{\text{PCB Flight Time}} \\ &+ \text{Strobe}_{\text{Component2 Flight Time}} - \text{Signal}_{\text{Component1 Flight Time}} \\ &- \text{Signal}_{\text{Component2 Flight Time}} \pm \text{Tolerance} \end{aligned}$$

Now substituting in velocities and trace lengths, we conclude with [Equation 3](#).

#### Equation 3. Tuning for One Signal with Respect to One Strobe

$$\begin{aligned} \text{Signal}_{\text{PCB Trace Length}} &= ((\text{Strobe}_{\text{Component1 Trace Length}} / \text{Strobe}_{\text{Component1 Trace Velocity}}) \\ &+ (\text{Strobe}_{\text{PCB Trace Length}} / \text{Strobe}_{\text{PCB Trace Velocity}}) \\ &+ (\text{Strobe}_{\text{Component2 Trace Length}} / \text{Strobe}_{\text{Component2 Trace Velocity}}) \\ &- (\text{Signal}_{\text{Component1 Trace Length}} / \text{Signal}_{\text{Component1 Trace Velocity}}) \\ &- (\text{Signal}_{\text{Component2 Trace Length}} / \text{Signal}_{\text{Component2 Trace Velocity}}) ) \\ &* \text{Signal}_{\text{PCB Trace Velocity}} \pm \text{Tolerance} \end{aligned}$$

### Example 1. DDR Example

The DDR Source Synchronous bus requires groups of eight signals and two strobes to be length tuned within 25 mils. Given that the PCB trace length for DDRA\_DQS2 is 3.85 inches, what is the solution space for DDRA\_DQS11 and DDRA\_DQ20?

To determine the PCB solution space for the signal DDRA\_DQ20, you need the PCB length of the strobe DDRA\_DQS11. So, we may find the length for DDRA\_DQS11 first. Using Equation 3 as a basis:

$$\begin{aligned} \text{DDRA\_DQS11}_{\text{PCB\_length}} = & ((\text{DDRA\_DQS2}_{\text{MCH\_length}} / \text{DDRA\_DQS2}_{\text{MCH\_velocity}}) \\ & + (\text{DDRA\_DQS2}_{\text{PCB\_length}} / \text{DDRA\_DQS2}_{\text{PCB\_velocity}}) \\ & - (\text{DDRA\_DQS11}_{\text{MCH\_length}} / \text{DDRA\_DQS11}_{\text{MCH\_velocity}})) \\ & * \text{DDRA\_DQS11}_{\text{PCB\_velocity}} \pm \text{Tolerance} \end{aligned}$$

The MCH package velocities and trace lengths are located in the *Intel® E7501 Chipset Memory Controller Hub (MCH) Datasheet*, “Chipset Interface Trace Length Compensation” Chapter. The datasheet states that the trace delay due to signal velocity is the inverse of velocity. The MCH package trace delay due to signal velocity is 150 ps/in, so the velocity is  $(150 \text{ ps/in})^{-1}$ . The PCB delay due to signal velocity is 175 ps/in, so the velocity is  $(175 \text{ ps/in})^{-1}$ . The MCH package trace length for DDRA\_DQS2 is 356.06 mils, DDRA\_DQS11 is 567.48 mils, and DDRA\_DQ20 is 690.51 mils.

$$\begin{aligned} \text{DDRA\_DQS11}_{\text{PCB\_length}} = & ((0.35606 \text{ in} * 150 \text{ ps/in}) \\ & + (3.850 \text{ in} * 175 \text{ ps/in}) \\ & - (0.56748 \text{ in} * 150 \text{ ps/in}) \\ & / 175 \text{ ps/in} \pm 0.025 \text{ in} \\ = & 3.669 \text{ in} \pm 0.025 \text{ in} \end{aligned}$$

By setting the PCB length of DDRA\_DQS11 as close to 3.669 inches as possible, we may have a wider solution space for all eight of the signals which need to be length tuned to DDRA\_DQS2 and DDRA\_DQS11. Next, let’s find the PCB length for DDRA\_DQ20. Using Equation 3 as a basis:

$$\begin{aligned} \text{DDRA\_DQ20}_{\text{PCB\_length}} = & ((\text{DDRA\_DQS2}_{\text{MCH\_length}} * \text{DDRA\_DQS2}_{\text{MCH\_velocity}}) \\ & + (\text{DDRA\_DQS2}_{\text{PCB\_length}} * \text{DDRA\_DQS2}_{\text{PCB\_velocity}}) \\ & - (\text{DDRA\_DQS20}_{\text{MCH\_length}} * \text{DDRA\_DQS20}_{\text{MCH\_velocity}})) \\ & * \text{DDRA\_DQ20}_{\text{PCB\_velocity}} \pm \text{Tolerance} \end{aligned}$$

Then, using the values from above and simplifying the velocity yields:

$$\begin{aligned} \text{DDRA\_DQS11}_{\text{PCB\_length}} = & ((0.35606 \text{ in} * 150 \text{ ps/in}) \\ & + (3.850 \text{ in} * 175 \text{ ps/in}) \\ & - (0.69051 \text{ in} * 150 \text{ ps/in})) \\ & / 175 \text{ ps/in} \pm 0.025 \text{ in} \\ = & 3.563 \text{ in} \pm 0.025 \text{ in} \end{aligned}$$

## 12.6.4 Bus Length Tuning Methodology

Many buses, such as memory and processor system bus, require length tuning a group of signals. A common way to do this is by routing the bus first to determine what the approximate length range is. Then, you may pick an arbitrary signal. Sometimes this signal may be the most difficult to route or adjust to tune. Using the PCB trace length for this signal, you may determine the solution space for the remainder of the signals and strobes in the group.

Intel commonly provides a length tuning calculator spreadsheet. This calculator uses a “seed value.” This is the PCB length of an arbitrary signal, typically the signal with the shortest PCB length. Then, the calculator uses all the routing parameters specified in the Platform Design Guide (minimum and maximum lengths, tolerances, signal groups, etc.) to determine the solution space for the bus in question.


## 12.7 Processor Bus Tuning

Routing the processor system bus requires length matching within source synchronous groups. As a result, propagation-based length matching is used to account for the strobe-to-signal skew effects. Propagation-based length matching is described in the next section, followed by a routing example.

### 12.7.1 Compensating for Package Trace Length Differences

The first factor in length matching involves compensating for package trace length differences for signals within the same strobe group. The “package trace length” is defined as the trace segment between the die pad and component package pin. The package lengths on the processor and MCH introduce skew between different signals as illustrated in the example given in Figure 159. Note that “Component A” represents a processor or MCH. The example uses a strobe and data signal, which happen to have the shortest and longest package trace lengths respectively. Each of the signals will have varying amounts of package skew. The amount of skew for a particular signal is based on the difference between that signal’s package trace length and the longest signal’s package trace length in the same signal group. E.g., signals with shorter package length will have more package trace length compensation than signals with package lengths closer to the longest package trace.

Figure 159. Package Trace Length Differences






To compensate for package-induced skew, all source synchronous motherboard trace lengths are adjusted by the exact amount of Package Length Compensation (PLC). Equation 4 defines PLC for a particular signal. Signal X is any signal in the group that does not have the longest package length. This includes the strobe signals.

**Equation 4. Package Length Compensation (PLC) Definition**

$$\text{SignalX}_{\text{PLC}} = \text{Maximum\_Signal\_in\_Group}_{\text{Package Length}} - \text{SignalX}_{\text{Package Length}}$$

The signals with a package length less than the longest package trace in that group will require additional motherboard trace length equal to  $\text{SignalX}_{\text{PLC}}$ . Equation 4 yields a zero PLC for the signal with the longest package length. So the signal with the longest package length would require no amount of additional motherboard trace length. Figure 160 illustrates PLC using a data signal as the longest package trace and strobe signal as “Signal X”.

**Figure 160. Example of PLC Compensation on the Motherboard**




**12.7.2 Length Matching Equation**

This section explains the length matching compensation scheme, associated equations, and an explanation for determining the motherboard trace lengths. Processor Length Matching is only dependant upon a signals PLC. To determine an actual PCB length, the designer may use one signal as a reference signal to calculate the PCB length of the remaining signals in a group. For simple illustrative purposes, the formulas and examples used are based upon the shortest PCB trace length. However, the formulas could be based off any signal in the group. For simple illustrative purposes, the example also assumes the shortest and longest signals on the processor package are the shortest and longest for the MCH package as well. This is not necessarily the case.

Figure 161 contains the final length matching example that account for PLC in the motherboard trace lengths. The signal whose motherboard trace length between. All source synchronous signals with less than the longest processor and MCH package length require varying amounts of PLC motherboard length segments added to  $\text{Shortest Signal}_{\text{Processor to MCH PCB Length}}$  respectively.

Figure 161. Illustration of PLC Length Matching



The length matching equation is based on the PLC concepts explained in the previous section. The total pad-to-pad length is represented by Equation 5 for the driver/receiver path and may be derived by adding the total lengths as illustrated in Figure 161.

#### Equation 5. Processor/MCH Length Matching

$$\text{SignalX}_{\text{Processor Die Pad-to-MCH Die Pad}} = \text{SignalX}_{\text{Processor Package Length}} + \text{SignalX}_{\text{Processor PLC}} + \text{SignalX}_{\text{MCH PLC}} + \text{SignalX}_{\text{MCH Package Length}}$$

The PLC length parameter is calculated using Equation 4. Extracting specific parameters from Equation 5, the total motherboard length for Signal X in the Processor/MCH path is defined in Equation 6.

#### Equation 6. Processor to MCH PCB Length Definition

$$\text{SignalX}_{\text{Processor to MCH PCB Length}} = \text{SignalX}_{\text{MCH PLC}} + \text{Shortest Signal}_{\text{Processor to MCH PCB Length}}$$

SignalX<sub>Processor to MCH PCB Length</sub> should be chosen to allow all signals in the same signal group to meet the specific system bus routing guidelines documented in Section 5, “System Bus Routing Guidelines” of this document. The PLC adjust the motherboard trace lengths to account for the processor and MCH package effects.

Using this relationship, if SignalX<sub>Processor to MCH PCB Length</sub> are known, then SignalY<sub>Processor to MCH PCB Length</sub> may be determined using Equation 7 respectively.

#### Equation 7. SignalY Processor /MCH Motherboard Lengths

$$\text{SignalY}_{\text{Processor to MCH PCB Length}} = \text{SignalX}_{\text{Processor to MCH PCB Length}} - \text{SignalX}_{\text{Processor PLC}} + \text{SignalY}_{\text{MCH PLC}}$$

The equation operates by first starting with the known total motherboard length for Signal X and then subtracting Signal X’s PLC compensations. The PLC compensation for Signal Y are then added.

### 12.7.3 System Bus Length Matching Example

**Note:** Example component values are used in this example and should not be relied upon for actual design of the system bus.

The system bus source synchronous signal group requires groups of signals and associated strobes to be length matched within  $\pm 25$  mils between components.

**Sample:** Given that routing has started with DSTBN0# routed between Processor and MCH with a pad-to-pad route of exactly 4.0 inches, what is the DSTBP0# Processor/MCH motherboard length?

See [Section 12.8](#) for processor package trace lengths. The MCH package trace lengths may be obtained from the Intel® E7501 Chipset Memory Controller Hub (MCH) Datasheet. Alternatively the processor and MCH package trace lengths may be found in the Intel® Pentium M Processor System Bus Length Matching Spreadsheet. Contact your Intel representative for information about the Length Matching Spreadsheet tool. For this example, we will use the following processor and MCH values:

- Maximum processor package length in this group is 0.722 inch
- DSTBN0# processor package length is 0.722 inch
- DSTBP0# processor package length is 0.722 inch
- Maximum MCH package length in this group is 1.060 inches
- DSTBN0# MCH package length is 0.842 inch
- DSTBP0# MCH package length is 0.738 inch

**Sample Solution:** By definition, the DSTBN0# signal 4-inch route already includes the PLC motherboard trace components. The MCH PLC values are determined for DSTBN0# and DSTBP0# using [Equation 4](#).

$$\begin{aligned} \text{DSTBN0\#}_{\text{MCH PLC}} &= \text{Maximum in Group}_{\text{MCH Package Length}} - \text{DSTBN0\#}_{\text{MCH Package Length}} \\ &= 1.060 \text{ inch} - 0.842 \text{ inch} = 0.218 \text{ inch} \end{aligned}$$

$$\begin{aligned} \text{DSTBP0\#}_{\text{MCH PLC}} &= \text{Maximum in Group}_{\text{MCH Package Length}} - \text{DSTBP0\#}_{\text{MCH Package Length}} \\ &= 1.060 \text{ inches} - 0.738 \text{ inch} = 0.322 \text{ inch} \end{aligned}$$

The DSTBP0# Processor/MCH motherboard lengths are calculated using [Equation 7](#).

$$\begin{aligned} \text{DSTBP0\#}_{\text{Processor to MCH PCB Length}} &= \text{DSTBN0\#}_{\text{Processor to MCH PCB Length}} \\ &\quad - \text{DSTBN0\#}_{\text{MCH PLC}} + \text{DSTBP0\#}_{\text{MCH PLC}} \\ &= 4.000 - 0.218 + 0.322 = 4.104 \text{ inches} \end{aligned}$$

Since the system bus data signals must be length matched within  $\pm 25$  mils between components, the DSTBP0# Processor/MCH motherboard length is  $4.104 \pm 0.025$  inch.

The above example demonstrates the importance of the first routed motherboard traces since these will establish the routing lengths for the remaining signals in the same signal group. Therefore, the  $\text{DSTBP0\#}_{\text{Processor to MCH PCB Length}}$  value should be chosen carefully based on routing studies to avoid multiple iterations of length matching computations for each signal.

## 12.8 Intel® Pentium® M Processor Signal Package Lengths

Table 94 lists the preliminary package trace lengths of the Intel® Pentium® M processor for the source synchronous data and address signals. All the signals within the same group are routed to the same length  $\pm 0.1$ -mil accuracy. The Intel Pentium M processor package traces are routed as micro-strip lines with a nominal characteristic impedance of  $50 \Omega \pm 10\%$ .

Table 94. Intel® Pentium® M Processor Signal Package Lengths (Sheet 1 of 2)

Signal Group	CPU Signal Name	Intel® Pentium® M Package Trace Length (mils)
Data Group 1	D[15:0]#	722
	DINV[0]#	722
	DSTBP[0]#	722
	DSTBN[0]#	722
Data Group 2	D[31:16]#	564
	DINV[1]#	564
	DSTBP[1]#	564
	DSTBN[1]#	564
Data Group 3	D[47:32]#	661
	DINV[2]#	661
	DSTBP[2]#	661
	DSTBN[2]#	661
Data Group 4	D[63:48]#	758
	DINV[3]#	758
	DSTBP[3]#	758
	DSTBN[3]#	758
Address Group 1	REQ[4:0]#	616
	A[16:3]#	616
	ADSTB[0]#	616
Address Group 2	A[31:17]#	773
	ADSTB[1]#	773

Table 94. Intel® Pentium® M Processor Signal Package Lengths (Sheet 2 of 2)

Signal Group	CPU Signal Name	Intel® Pentium® M Package Trace Length (mils)
Common Clock Signals	ADS#	454
	BNR#	506
	BPRI#	424
	BRO#	336
	DBSY#	445
	DEFER#	349
	DRDY#	529
	HIT#	420
	HITM#	368
	LOCK#	499
	RS[0]#	576
	RS[1]#	524
	RS[2]#	451
	TRDY#	389
RESET#	455	
<b>Differential Host Clocks</b>		
Host Clocks	BCLK0	447
	BCLK1	447

## 12.9 Common Layout Pitfalls

This section describes common high-speed issues found when laying out a PCB. Examples are provided to aid the board developer in avoiding these issues. The signals described in this section pertain to high-speed signals such as those found on the system bus, memory bus, etc.

### 12.9.1 Group Like Signals Under BGAs

To minimize impedance for ground and power pins, like-signals should be tied together whenever possible. [Figure 162](#) shows the proper method for grouping like-signals for the processor and [Figure 163](#) shows the MCH grouping. The same methodology should be applied to the Intel® P64H2 and Intel® ICH3-S.

Figure 162. CPU Like-Signals Grouped






Figure 163. MCH Like-Signals Grouped



## 12.9.2 Fill Areas Under BGAs

To minimize impedance for ground and power pins, ensure power and ground fills are placed directly under the BGAs. Figure 164 shows the proper method for fills under the MCH. The same methodology should be applied to the processor, Intel® P64H2 and Intel® ICH3-S.


Figure 164. MCH Fill



### 12.9.3 Signal Parallelism

To minimize high-speed signal induced noise (cross-talk) limit or do not route signals on adjacent layers parallel to each. Figure 165 shows the proper and improper methods for routing signals on adjacent layers.

Figure 165. Signal Parallelism





### 12.9.4 Via Sharing

To minimize impedance, traces should not share vias. Figure 166 shows the improper method of via sharing. Figure 167 shows how to correct via sharing.

Figure 166. Improper Via Sharing





Figure 167. Correct Via Sharing



## 12.9.5 Necking Down

To maintain the current carrying capacity of a thicker power/ground trace do not neck the trace down. When a trace is necked down, the entire trace essentially takes on the current carrying capacity of the narrowest width thus decreasing the current capacity effect of the thicker traces. [Figure 168](#) shows the improper method of necking down. To correct this issue the same trace may be routed on several different layers and connected by an adequate amount of vias. A second option is shown in [Figure 169](#). This method doubles the narrow trace to correct the neck down.

**Figure 168. Improper Necking Down**





Figure 169. Correct Necking Down




## 12.9.6 Signals Crossing Plane Splits

Signals that cross an adjacent layers plane boundary is undesirable for two reasons:

- The return current that runs in the reference plane wants to share its current with the adjacent layers reference plane it just crossed over. The return current now has to find a return path on the adjacent layer which will cause signal delay.
- The impedance of the trace will changes each time it crosses a plane.

Figure 170 shows the improper method of signals crossing adjacent layers plane boundaries. Signal routing is done on layer 2 while layer 1 (striped area) contains power and ground. Signals should be routed in a way to avoid this issue such as routing on a different layer or repositioning the signals to avoid the adjacent layers plane boundary.

Figure 170. Signal Crossing Plane Splits





# Schematic Checklist

# 13

## 13.1 Processor Schematic Checklist

Table 95. Processor Schematic Checklist (Sheet 1 of 5)

Checklist Items	Recommendations	Comments
<b>Intel® Pentium® M Processor System Bus (PSB) Interface Signals</b>		
A[31:3]# <sup>1</sup> ADSTB[1:0]# <sup>2</sup> D[63:0]# <sup>3</sup> DINV[3:0]# <sup>9</sup> DSTBN[3:0]# <sup>4</sup> DSTBP[3:0]# <sup>5</sup> REQ[4:0]# <sup>6</sup>	Connect to processor and the MCH.	Refer to <a href="#">Section 5.1.5</a> .
ADS# BPM[3:0]# BR0# DBSY# DRDY# LOCK# BPRI# DEFER# RS[2:0]# TRDY# <sup>8</sup>	Connect to processor and the MCH.	Refer to <a href="#">Section 5.1.6</a> .
IERR#	<ul style="list-style-type: none"> <li>When IERR# is not used:               <ul style="list-style-type: none"> <li>– Terminate with <math>56\ \Omega \pm 5\%</math> resistor to VCCP.</li> </ul> </li> <li>When IERR# is used:               <ul style="list-style-type: none"> <li>– Connect to receiver with a <math>56\ \Omega \pm 5\%</math> series resistor and terminate with <math>56\ \Omega \pm 5\%</math> resistor to VCCP.</li> </ul> </li> </ul>	Refer to <a href="#">Section 5.1.7.1.1</a> .
BNR# HIT# HITM#	Connect to processor and the MCH.	Refer to <a href="#">Section 5.1.6</a> .
RESET# <sup>7</sup>	<ul style="list-style-type: none"> <li>No ITP debug port present:               <ul style="list-style-type: none"> <li>– Connect to processor and the MCH.</li> <li>– On-die termination provides proper signal quality.</li> </ul> </li> <li>ITP debug port present:               <ul style="list-style-type: none"> <li>– Connect to processor and the MCH.</li> <li>– Pull-up to VCCP through a <math>54.9\ \Omega \pm 1\%</math> resistor.</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Refer to <a href="#">Section 5.1.4.2</a>.</li> <li>For additional information refer to the <i>ITP700 Debug Port Design Guide</i> for all schematic, layout and routing recommendations.</li> </ul>

Table 95. Processor Schematic Checklist (Sheet 2 of 5)

Checklist Items	Recommendations	Comments						
A20M# IGNNE# INIT# LINT0/INTR LINT1/NMI CPU_SLP# SMI#	Connect to the processor and the Intel® ICH3-S. Include 200 Ω ± 5% pull-up to VCCP. See schematics for further details on stuffing option.	Refer to <a href="#">Section 5.1.7.1.5</a> .						
PWRGOOD	Recommend 300 Ω ± 5% pull-up to VCCP. Connect to the processor and the Intel ICH3-S.	Refer to <a href="#">Section 5.1.7.1.4</a> .						
STPCLK#	Connect to the Intel ICH3-S through a 0 Ω series resistor. Include 200 Ω ± 5% pull-up to VCCP.							
PSI#	Connect to an Intel ICH-3 GPIO pin or customer specific circuitry.	See Schematic for circuitry used to connect to the Intel ICH-3 GPIO pin.						
DPSLP#	Pull-up to VCCP with a 200 Ω ± 5% resistor.	The pull-up is required because DPSLP# is not supported.						
FERR#/PBE#	Connect to the Intel ICH3-S through voltage translation logic and Terminate with 56 Ω ± 5% pull-up to VCCP.	Refer to <a href="#">Section 5.1.7.1.2</a> .						
PROCHOT#	<ul style="list-style-type: none"> <li>When supported, connect to the Intel ICH3-S GPIO or customer specific circuitry and terminate with a 56 Ω ± 5% pull-up to VCCP.</li> <li>When not supported terminate with a 56 Ω ± 5% pull-up to VCCP.</li> </ul>	Refer to <a href="#">Section 5.1.7.1.3</a> .						
<b>Processor In Target Probe (ITP) Signals</b>								
BPM[3:0]#	<ul style="list-style-type: none"> <li><b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>Leave signals as No Connect (N/C)</li> </ul> </li> <li><b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>Point to point connection to CPU pin.</li> </ul> </li> </ul> <p><b>ITP700FLEX to CPU</b></p> <table border="0"> <tr> <td>BPM[3:0]#</td> <td>BPM[3:0]#</td> </tr> <tr> <td>BPM4#</td> <td>PRDY#</td> </tr> <tr> <td>BPM5#</td> <td>PREQ#</td> </tr> </table>	BPM[3:0]#	BPM[3:0]#	BPM4#	PRDY#	BPM5#	PREQ#	Refer to <a href="#">Section 10.2</a> .
BPM[3:0]#	BPM[3:0]#							
BPM4#	PRDY#							
BPM5#	PREQ#							
PRDY#	Connect to BPM4# on ITP connector	See previous BPM[3:0] definitions.						
PREQ#	Connect to BPM5# on ITP connector	See previous BPM[3:0] definitions.						
TCK	<ul style="list-style-type: none"> <li>Pull down to GND with a 27 Ω resistor when an ITP700FLEX is not used.</li> <li>Connect to ITP connector and pull-down to GND with a 27.4 ± 1%Ω resistor when an ITP700FLEX is used.</li> </ul>	<ul style="list-style-type: none"> <li><b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li><b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>ITP's FBO pin should be connected to the processor's TCK pin.</li> </ul> </li> <li>Refer to <a href="#">Section 10.2</a>.</li> </ul>						



**Table 95. Processor Schematic Checklist (Sheet 3 of 5)**

Checklist Items	Recommendations	Comments
TDI	<ul style="list-style-type: none"> <li>• Pull up to VCCP with a 150 <math>\Omega</math> resistor when an ITP700FLEX is not used.</li> <li>• Connect to ITP connector and pull-up to VCCP with a 150 <math>\Omega \pm 1\%</math> resistor when an ITP700FLEX is used.</li> </ul>	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>• Refer to <a href="#">Section 10.2</a>.</li> </ul>
TDO	<ul style="list-style-type: none"> <li>• No Connect when ITP700FLEX is not used.</li> <li>• Connect to ITP connector and pull-up to VCCP with a 54.9 <math>\Omega \pm 1\%</math> resistor when an ITP700FLEX is used.</li> </ul>	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>– Leave the signal as NC (No Connect).</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Signal needs to be pulled-up to VCCP.</li> </ul> </li> <li>• Refer to <a href="#">Section 10.2</a>.</li> </ul>
TRST#	<ul style="list-style-type: none"> <li>• Pull-down to GND with 680 <math>\Omega \pm 5\%</math> resistor when ITP700FLEX is not used.</li> <li>• Connect to ITP connector and Pull-down to GND with 510 <math>\Omega - 680 \Omega \pm 5\%</math> resistor when ITP700FLEX is used.</li> </ul>	<ul style="list-style-type: none"> <li>• <b>When ITP Is Not Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor may be placed anywhere between CPU and ITP700FLEX.</li> </ul> </li> <li>• Refer to <a href="#">Section 10.2</a>.</li> </ul>
TMS	<ul style="list-style-type: none"> <li>• Pull-up to VCCP with a 39 <math>\Omega \pm 5\%</math> resistor when an ITP700FLEX is not used.</li> <li>• Connect to ITP connector and Pull-up to VCCP with a 39.2 <math>\Omega \pm 1\%</math> when an ITP700FLEX is used.</li> </ul>	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>• Refer to <a href="#">Section 10.2</a>.</li> </ul>
ITP_CLK	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>– No connection is required.</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Connect ITP_CLK[1:0] to CK408 CPUCLK pins through a 33 <math>\Omega \pm 1\%</math> series resistor when an ITP interposer may be used.</li> </ul> </li> </ul>	Refer to <a href="#">Section 10.2</a> .
DBR#	<ul style="list-style-type: none"> <li>• No Connect when an ITP interposer may not be used.</li> <li>• Connect to ITP connector and Pull-up to VCCP with a 150 <math>\Omega \pm 1\%</math> resistor.</li> </ul>	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is NOT Used:</b> <ul style="list-style-type: none"> <li>– Signal should be routed from CPU socket to system reset logic.</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Pull up to VCCP.</li> </ul> </li> <li>• Refer to <a href="#">Section 10.2</a>.</li> </ul>

Table 95. Processor Schematic Checklist (Sheet 4 of 5)

Checklist Items	Recommendations	Comments
<b>Other Signals</b>		
BCLK[1:0]	Connect to a 49.9 $\Omega$ 1% pull-down and to a series resistor (20 – 33 $\Omega$ ). Connect other side of series resistor to CK408.	<ul style="list-style-type: none"> <li>System Bus Clock</li> <li>Refer to <a href="#">Section 4.2</a>.</li> </ul> <b>NOTE:</b> BCLK[1:0] are processor pin names that are connected to clocks in the Host_CLK clock group on CK408.
COMP[3:0]	Terminate to GND separately using: <ul style="list-style-type: none"> <li>27.4 <math>\Omega</math> <math>\pm</math> 1% for COMP0 and COMP2 pins.</li> <li>54.9 <math>\Omega</math> <math>\pm</math> 1% for COMP1 and COMP3 pins.</li> </ul>	Refer to <a href="#">Section 5.1.8</a> .
GTLREF[0]	GLTREF0 voltage divider should yield 2/3 of $V_{CCP}$ <ul style="list-style-type: none"> <li>Top divider resistor 1 K <math>\Omega</math> <math>\pm</math> 1%</li> <li>Bottom divider resistor 2 K <math>\Omega</math> <math>\pm</math> 1%</li> </ul>	Refer to <a href="#">Section 11.3.8.5</a> .
GTLREF[3:1]	GTLREF[3:1] must be left as No Connects (NC).	Refer to <a href="#">Section 11.3.8.5</a> .
THERMDA	Connect to temperature monitoring circuitry if used.	.
THERMDC	Connect to temperature monitoring circuitry if used.	
THERMTRIP#	<ul style="list-style-type: none"> <li>Connect to therm trip logic.</li> <li>THERMTRIP# must disable the motherboard's power supply.</li> </ul>	See schematics for circuitry used to connect THERMTRIP# pin to THERMTRIP logic.
TEST[3:2]	<ul style="list-style-type: none"> <li>No Connect.</li> <li>For testing purposes each pin should have a stuffing option to be pulled down to <math>V_{SS}</math> through its own 1.2K <math>\Omega</math> <math>\pm</math> 5% resistor.</li> </ul>	
TEST[1]	<ul style="list-style-type: none"> <li>Pull down to <math>V_{SS}</math> through a 1.2K <math>\Omega</math> <math>\pm</math> 5% resistor.</li> </ul>	
Reserved	Reserved signals must remain as No Connect (NC).	
<b>Processor Power Signals</b>		
VCC	Decoupling options exist depending on what type of capacitors are used	<ul style="list-style-type: none"> <li>For the list of different options refer to <a href="#">Section 11.3.8.3</a>.</li> <li>The Intel® Pentium® M processor contains 72 VCC pins.</li> </ul>
VCCA[3:0]	Tie to 1.8 Volts. Decouple with four .01 $\mu$ F $\pm$ 10% capacitors and four 10 $\mu$ F $\pm$ 10% capacitors.	Refer to <a href="#">Section 11.3.1</a> .
VCCP	Decouple with twelve 0.1 $\mu$ F $\pm$ 10% capacitors and two 150 $\mu$ F $\pm$ 10% capacitors	<ul style="list-style-type: none"> <li>Place all caps near the Processor.</li> <li>The Intel Pentium M processor contains 25 VCC pins.</li> </ul>
VCCSENSE	No Connect	For testing purposes, pull-down to GND through a 54.9 $\Omega$ $\pm$ 1% resistor only. Otherwise, leave as no connect.
<b>Processor GND Signals</b>		
VSS	Connect to GND	The Intel Pentium M processor contains 192 $V_{SS}$ pins.



Table 95. Processor Schematic Checklist (Sheet 5 of 5)

Checklist Items	Recommendations	Comments
VSSSENSE	No Connect	For testing purposes, pull-down to GND through a $54.9 \Omega \pm 1\%$ resistor.
<b>Processor Signals Not Supported By the Intel® E7501 Chipset</b>		
DPWR#	<ul style="list-style-type: none"><li>No Connect.</li><li>For testing purposes, a stuffing option should be provided to pull-up to VCCP through a 1 K<math>\Omega</math> resistor</li></ul>	

**NOTES:**

- A[31:3]# pins on the processor correspond to HA[31:3]# pins on the MCH.
- ADSTB[1:0]# pins on the processor correspond to HADSTB[1:0]# pins on the MCH.
- D[63:0]# pins on the processor correspond to HD[63:0]# pins on the MCH.
- DSTBN[3:0]# pins on the processor correspond to HDSTBN[3:0]# pins on the MCH.
- DSTBP[3:0]# pins on the processor correspond to HDSTBP[3:0]# pins on the MCH.
- REQ[4:0]# pins on the processor correspond to HREQ[4:0]# pins on the MCH.
- The RESET# pin on the processor corresponds to the CPURST# pin on the MCH.
- The TRDY# pin on the processor corresponds to the HTRDY# pin on the MCH.
- The DINV[3:0]# pins on the processor corresponds to the DBI[3:0]# pins on the MCH.

## 13.2 MCH Schematic Checklist

Table 96. MCH Schematic Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
<b>Host Interface Signals</b>		
ADS# BNR# BPR# BREQ0# <sup>1</sup> CPURST# <sup>2</sup> DBI[3:0]# <sup>12</sup> DBSY# DEFER# DRDY# HA[35:3]# <sup>3</sup> HD[63:0]# <sup>4</sup> HADSTB[1:0]# <sup>5</sup> HDSTBN[3:0]# <sup>6</sup> HDSTBP[3:0]# <sup>7</sup> HIT# HITM# HLOCK# <sup>13</sup> HREQ[4:0]# <sup>8</sup> HTRDY# <sup>9</sup> RS[2:0]# XERR# <sup>10</sup>	See processor section of this checklist.	
<b>Signals Not Supported by the Intel® Pentium® M Processor</b>		
AP[1:0] BINIT# DP[3:0]# RSP# HA[35:32]#	<ul style="list-style-type: none"> <li>• Pull-up to V<sub>CCP</sub> through a 1 K <math>\Omega</math> <math>\pm</math> 5% resistor.</li> <li>• See schematics for further details on stuffing options.</li> </ul>	
<b>DDR Interfaces A and B / Connector Signals</b>		
DQ_x[63:0] CB_x[7:0] DQS_x[17:0]	Dependent upon configuration.	Refer to <a href="#">Section 6.4.2</a> .
MA_x[12:0] BA_x[1:0] RAS_x# CAS_x# WE_x#	Terminate these signals to DDR VTERM (1.25 V).	Refer to <a href="#">Section 6.4.4</a> .
CS_x[7:0]#	Terminate these signals to DDR VTERM (1.25 V).	Refer to <a href="#">Section 6.4.5</a> .
CMDCLK_x[3:0] CMDCLK_x[3:0]#	Connect directly to the corresponding DIMM.	Signal Integrity. Refer to <a href="#">Section 6.4.3</a> .
CKE_x	Terminate to DDR VTERM (1.25 V).	Refer to <a href="#">Section 6.4.6</a> .
RCVEN_x#	Pull-up to DDRVTERM through a 49.9 $\Omega$ $\pm$ 1%. Refer to <a href="#">Figure 46</a> .	Refer to <a href="#">Section 6.3.6.1</a> .
DDRCOMP_x	Pull-down to GND through a 24.9 $\Omega$ $\pm$ 1% resistor.	Refer to <a href="#">Section 6.3.6.2</a> .
DDRCVO_x	Connect as shown in <a href="#">Figure 51</a> .	Refer to <a href="#">Section 6.3.6.4</a> .

Table 96. MCH Schematic Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
ODTCOMP	Pull-down to GND through a 402 $\Omega \pm 1\%$ resistor.	Refer to <a href="#">Section 6.3.6.3</a> .
<b>Hub Interface A Signals</b>		
HI[11:0] HI_STBF <sup>11</sup> HI_STBS <sup>11</sup>	<ul style="list-style-type: none"> <li>Connect to the Intel® ICH3-S.</li> <li>Must not have pull-up, pull-down, or series resistors.</li> </ul>	Refer to <a href="#">Section 7.3.1</a> .
HIRCOMP_A	<ul style="list-style-type: none"> <li>Tie the MCH RCOMP pin to a 24.9 <math>\Omega \pm 1\%</math> pull-up to V<sub>CC_1.2</sub></li> <li>(For Trace Impedance = 50 <math>\Omega \pm 10\%</math>).</li> </ul>	<ul style="list-style-type: none"> <li>Used to calibrate the I/O Buffers.</li> <li>Resistive compensation is used by the Intel ICH3-S and MCH to adjust the buffer characteristics to specific board characteristic.</li> <li>Refer to <a href="#">Section 7.3.3</a>.</li> </ul>
<b>Hub Interface B, C, and D Signals</b>		
HI[18:0]_x HI[21:20]_x PSTRBF_x PSTRBS_x PUSTRBF_x PUSTRBS_x	<ul style="list-style-type: none"> <li>Connect to Intel® P64H2.</li> <li>Must <b>not</b> have pull-up, pull-down, or series resistors.</li> </ul>	Refer to <a href="#">Section 7.2</a>
HIRCOMP_B HIRCOMP_C HIRCOMP_D	<ul style="list-style-type: none"> <li>Tie the MCH RCOMP pins to a 24.9 <math>\Omega \pm 1\%</math> pull-up to V<sub>CC_1.2</sub> (For trace impedance = 50 <math>\Omega \pm 10\%</math>).</li> <li>Tie the Intel P64H2's RCOMP pin to 61.9 <math>\Omega \pm 1\%</math>, pull-up to 1.8 V.</li> </ul>	<ul style="list-style-type: none"> <li>Used to calibrate the I/O Buffers.</li> <li>Resistive compensation is used by the Intel P64H2 and MCH to adjust the buffer characteristics to specific board characteristics.</li> <li>Refer to <a href="#">Section 7.2.3</a>.</li> </ul>
Unused 16 bit interfaces	<ul style="list-style-type: none"> <li>All data, strobe, HISWNG_x, and HIRCOMP_x signals may be left as no connect.</li> <li>HIVREF_[D:B] must be connected to ground.</li> </ul>	<ul style="list-style-type: none"> <li>The MCH has integration detection logic that detects unpopulated 16-bit interfaces without external pull-ups and pull-downs.</li> <li>Refer to <a href="#">Section 7.2.5</a>.</li> </ul>
<b>Clocks and Reset Signals</b>		
HCLKINP HLCKINN	Connect to CK408 through a 33 $\Omega \pm 1\%$ series resistor with a 49.9 $\Omega \pm 1\%$ pull-down resistor to ground.	Refer to <a href="#">Section 4.2.1</a> .
CLK66	Connect to CK408 66BUF pin using a 43 $\Omega \pm 5\%$ series resistor.	Refer to <a href="#">Section 4.3</a>
RSTIN#	Connect to PCIRST# output of the Intel ICH3-S.	
<b>Miscellaneous Signals</b>		
XORMODE#	4.7 k $\Omega \pm 5\%$ pull-up to V <sub>CC_3.3</sub> .	Required for normal operation.
Reserved (Pin B30)	4.7 k $\Omega \pm 5\%$ pull-up to V <sub>CC_3.3</sub> .	Required for normal operation.
Reserved (Pin D29)	1 k $\Omega \pm 5\%$ pull-down to GND.	Required for normal operation.

Table 96. MCH Schematic Checklist (Sheet 3 of 4)

Checklist Items	Recommendations	Comments
HXRCOMP HYRCOMP	Tie each COMP pin to a 24.9 $\Omega$ $\pm$ 1% pull-down resistor to GND.	<ul style="list-style-type: none"> <li>This signal is used to calibrate the Host AGTL+ I/O buffer characteristics to specific board characteristics.</li> <li>Refer to <a href="#">Section 5.1.8.2</a>.</li> </ul>
HXSWNG HYSWNG	Each signal has its own resistor divider circuit. See <a href="#">Figure 33</a> for circuitry information.	Refer to <a href="#">Section 5.1.8.2</a> .
<b>Unused Hub Interface Signals</b>		
	<ul style="list-style-type: none"> <li>All data, strobe, HISWNG_x, and HIRCOMP_x signals may be left as no connect.</li> <li>HIVREF_[D:A] must be connected to GND.</li> </ul>	<ul style="list-style-type: none"> <li>The MCH has integration detection logic that may detect unpopulated 16-bit interfaces without external pull-ups and pull-downs.</li> <li>Refer to <a href="#">Section 7.2.5</a>.</li> </ul>
<b>Voltage References – Power Planes</b>		
HDVREF[3:0] HAVREF[1:0] HCCVREF	<ul style="list-style-type: none"> <li>Use one dedicated voltage divider for all these signals.</li> <li>Decouple the voltage divider with a 1 <math>\mu</math>F capacitor and use a 220 pF at the MCH pins.</li> </ul>	<ul style="list-style-type: none"> <li>To provide constant and clean power delivery to the data, address and common clock signals of the host AGTL+ interface.</li> <li>Refer to <a href="#">Section 11.3.8.5</a>.</li> </ul>
DDR_VREF_x[3:0]	Direct connect to DDR_Vref (1.25 V).	Refer to <a href="#">Section 6.3.6.3</a> .
HXSWING HYSWING	<ul style="list-style-type: none"> <li>150 <math>\Omega</math> <math>\pm</math>1% pull-down to GND.</li> <li>301 <math>\Omega</math> <math>\pm</math> 1% pull-up to CPU_VCC</li> <li>C1 = C2 = 0.01 <math>\mu</math>F</li> </ul>	The HXSWING and HYSWING inputs of MCH are used to provide reference voltage for the compensation logic. Refer to <a href="#">Section 5.1.8</a> .
HISWNG_[D:A], HIVREF_[D:A]	Voltage divider circuit required. Refer to <a href="#">Figure 78</a> and <a href="#">Figure 81</a> for circuit information.	<ul style="list-style-type: none"> <li>The MCH 16-bit Hub Interfaces use a compensation voltage to control the buffer voltage characteristics. When multiple 16-bit Hub Interfaces are used, an HISWNG divider circuit may be shared among the interfaces as long as the trace length from the divider circuit is less than 3.5".</li> <li>Refer to <a href="#">Section 7.2.2</a> and <a href="#">Section 7.3.2</a>.</li> </ul>
<b>Voltage Sequencing Requirement</b>		
1.2 V and 2.5 V	1.2 V must rise with or before 2.5 V.	Refer to <a href="#">Section 11.4.6</a> .
<b>Decoupling Requirements</b>		
1.25 V (VTT_DDR)	Two 0.1 $\mu$ F and two 0.01 $\mu$ F caps.	Refer to <a href="#">Section 11.4.1</a> .
CPU_VCC	Eighteen 0.1 $\mu$ F caps	Refer to <a href="#">Section 11.4.2</a> .
2.5 V (DDR)	Dual channel -twenty-eight 0.1 $\mu$ F caps. Single channel - eighteen 0.1 $\mu$ F caps.	Refer to <a href="#">Section 11.4.3</a> .



Table 96. MCH Schematic Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
1.2 V (Hub Interface)	Seven 0.1 µF caps.	Refer to <a href="#">Section 11.4.4</a> .
VCCA1_2 VCCAHI1_2 VCCACPU_1.2	RLC filters.	Refer to <a href="#">Section 11.4.5</a> .

**NOTES:**

1. The BREQ0# pin on the MCH corresponds to the BR0# pin on the processor.
2. The CPURST# pin on the MCH corresponds to the RESET# pin on the processor.
3. HA[35:3]# pins on the MCH correspond to A[31:3]# pins on the processor.
4. HD[63:0]# pins on the MCH correspond to D[63:0]# pins on the processor.
5. HADSTB[1:0]# pins on the MCH correspond to ADSTB[1:0]# pins on the processor.
6. HADSTBN[3:0]# pins on the MCH correspond to DSTBN[3:0]# pins on the processor.
7. HADSTBP[3:0]# pins on the MCH correspond to DSTBP[3:0]# pins on the processor.
8. HREQ[4:0]# pins on the MCH correspond to REQ[4:0]# pins on the processor.
9. The HTRDY# pin on the MCH corresponds to the TRDY# pin on the processor.
10. The MCH XERR# pin may be connected to the processor IERR# pin.
11. In HI1.0 mode, HI\_STBF and HI\_STBS used to be referred as HI\_STB# and HI\_STB respectively.
12. The DBI[3:0]# pins on the MCH correspond to DINV[3:0]# pins on the processor.
13. The HLOCK# pin on the MCH corresponds to the LOCK# pin on the processor.

## 13.3 Intel® ICH3-S Schematic Checklist

**Note:** No inputs to the Intel® ICH3-S may be left floating.

**Table 97. Intel® ICH3-S Schematic Checklist (Sheet 1 of 8)**

Checklist Items	Recommendations	Comments
<b>Processor Signals</b>		
A20M# CPUSLP# (SLP#) FERR# IGNNE# INIT# LINT1 <sup>1</sup> LINT0 <sup>1</sup> SMI# STPCLK#	Refer to the signal recommendations under the <a href="#">Processor Schematic Checklist</a> .	
RCIN# A20GATE	Pull-up is required when driven by an open drain signal (the value of the resistor is determined by the driver).	Typically driven by Open Drain external Micro-controller.
CPUPWRGD	Recommend 300 Ω ± 5% pull-up to CPU_VCC. Connect to the processor and the Intel ICH3-S.	Asserted by the Intel® ICH3-S when all processor voltage supplies are stable.
<b>FWH Interface Signals</b>		
FWH[3:0]/ LAD[3:0] LDRQ[1:0]	No extra pull-ups required. Connect straight to FWH/LPC and, when supported, a BMC (Bus Management Controller).	The Intel ICH3-S integrates 24 kΩ pull-up resistors on these signal lines.
<b>GPIO Signals</b>		
GPIO[7:0]	<ul style="list-style-type: none"> <li>Unused core well inputs must be pulled up to VCC_3.3.</li> <li>GPIO[1:0] may be used as REQ[B:A]#.</li> <li>GPIO[1] may be used as REQ[5]#.</li> <li>GPIO[5:2] may be used as PIRQ[H:E]#.</li> <li>These signals are 5 V tolerant.</li> </ul>	<ul style="list-style-type: none"> <li>These pins are in the Main Power Well. Pull-ups must use the VCC_3.3 plane.</li> <li>Ensure all unconnected signals are <b>outputs only</b>.</li> </ul>
GPIO[8] & [13:11]	<ul style="list-style-type: none"> <li>Unused resume well inputs must be pulled up to VCCSUS3.3.</li> <li>These are the only GPIs that may be used as ACPI compliant wake events.</li> <li>These signals are not 5 V tolerant.</li> <li>GPIO[11] may be used as SMBALERT#.</li> </ul>	<ul style="list-style-type: none"> <li>These pins are in the resume power well. Pull-ups go to VCCSUS3.3 plane.</li> <li>These are the only GPI signals in the resume well with associated status bits in the GPE1_STS register.</li> </ul>
GPIO[23:16]	<ul style="list-style-type: none"> <li>GPIO[22] is open drain.</li> <li>GPIO[17:16] may be used as GNT[B:A]#.</li> <li>GPIO[17] may be used as PCI GNT[5]#.</li> </ul>	<ul style="list-style-type: none"> <li>Fixed as output only. May be left NC.</li> <li>In main power well.</li> </ul>
GPIO[28,27,25,24]	<ul style="list-style-type: none"> <li>I/O pins. Default as an output. May be left NC.</li> <li>From resume power well (VCC_SUS3.3).</li> </ul>	GPIO[26] is not implemented in the ICH3-S.



**Table 97. Intel® ICH3-S Schematic Checklist (Sheet 2 of 8)**

Checklist Items	Recommendations	Comments
GPIO[43:32]	From main power well (VCC_3.3).	<ul style="list-style-type: none"> <li>I/O pins.</li> <li>Defaults as an output when enabled as GPIOs.</li> <li>GPIO[31:29] is not implemented.</li> </ul>
<b>Hub Interface Signals</b>		
HI[11:0] HI_STBS HI_STBF	No pull-up resistor required.	Refer to <a href="#">Section 7.3.1</a> .
HICOMP	78.7 $\Omega$ $\pm$ 1% pull-up resistor to VCC_1.8.	Refer to <a href="#">Section 7.3.3</a> .
HIREF HITERM	Divider circuit required. See <a href="#">Figure 82</a> for circuit information.	Refer to <a href="#">Section 7.3.2</a> .
<b>IDE Signals</b>		
PDD[15:0] SDD[15:0]	No extra series termination resistors or other pull-ups/pull-downs are required.	<ul style="list-style-type: none"> <li>Refer to the ATA/ATAPI-6 specification. These signals have integrated series resistors.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> <li>Simulation data indicates that the integrated series termination resistors are a nominal 33 <math>\Omega</math>, but may range from 31 <math>\Omega</math> to 43 <math>\Omega</math>.</li> </ul>
PDIOW# PDIOR# PDDACK# PDA[2:0] PDCS1# PDCS3# SDIOW# SDIOR# SDDACK# SDA[2:0] SDCS1# SDCS3#	No extra series termination resistors. Pads for series resistors may be implemented should the system designer have signal integrity concerns.	<ul style="list-style-type: none"> <li>These signals have integrated series resistors.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> <li>Simulation data indicates that the integrated series termination resistors are a nominal 33 <math>\Omega</math>, but may range from 31 <math>\Omega</math> to 43 <math>\Omega</math>.</li> </ul>
PDREQ SDREQ	<ul style="list-style-type: none"> <li>No extra series termination resistors.</li> <li>No pull-down resistors required.</li> </ul>	<ul style="list-style-type: none"> <li>These signals have integrated series resistors in the ICH3-S.</li> <li>These signals have integrated pull-down resistors in the ICH3-S.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> </ul>
PIORDY SIORDY	<ul style="list-style-type: none"> <li>No extra series termination resistors.</li> <li>4.7 k<math>\Omega</math> <math>\pm</math> 5% pull-up to 3.3 V</li> </ul>	<ul style="list-style-type: none"> <li>These signals have integrated series resistors in the Intel ICH3-S.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> </ul>
IRQ14 IRQ15	<ul style="list-style-type: none"> <li>8.2 k<math>\Omega</math> – 10 k<math>\Omega</math> pull-up resistors to 3.3 V</li> <li>No extra series termination resistors.</li> </ul>	<ul style="list-style-type: none"> <li>Open drain outputs from drive.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> </ul>
IDERST#	The PCIRST# signal should be buffered to form the IDERST# signal. A 22 – 47 $\Omega$ series resistor is recommended on this signal.	Refer to <a href="#">Section 9.1.3</a> .

Table 97. Intel® ICH3-S Schematic Checklist (Sheet 3 of 8)

Checklist Items	Recommendations	Comments
Cable Detect	Connect IDE pin PDIAG#/CBLID# to an ICH3-S GPI pin. Connect a 10 kΩ resistor to ground on the signal line.	<ul style="list-style-type: none"> <li>The 10 kΩ resistor to GND prevents GPI from floating when no devices are present on either IDE interface. Allows use of 3.3 V and 5 V tolerant GPIOs.</li> <li>Refer to <a href="#">Section 9.1.2.1</a>.</li> </ul> <p><b>NOTE:</b> All ATA66/ATA100 drives may have the capability to detect cables.</p>
<b>Interrupt Interface Signals</b>		
APICCLK	Use 10 kΩ ± 5% pull-down resistor to GND.	
APICD[1:0]	Use 10 kΩ ± 5% pull-down resistor to GND.	
PIRQ[D:A]#	<ul style="list-style-type: none"> <li>These signals require a pull-up resistor.</li> <li>2.7 kΩ ± 5% pull-up to 5 V or an 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	<p>Each PIRQx# line has a separate Route Control Register. In APIC mode, these signals are connected to the internal I/O APIC in the following fashion:</p> <ul style="list-style-type: none"> <li>PIRQ[A]# is connected to IRQ16.</li> <li>PIRQ[B]# is connected to IRQ17.</li> <li>PIRQ[C]# is connected to IRQ18.</li> <li>PIRQ[D]# is connected to IRQ19.</li> </ul> <p>This frees the ISA interrupts.</p>
PIRQ[H:E]#/ GPIO[5:2]	<ul style="list-style-type: none"> <li>These signals require a pull-up resistor.</li> <li>2.7 kΩ ± 5% pull-up to VCC_5 or an 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	<p>These signals are connected to the internal I/O APIC in the following fashion:</p> <ul style="list-style-type: none"> <li>PIRQ[E]# is connected to IRQ20.</li> <li>PIRQ[F]# is connected to IRQ21.</li> <li>PIRQ[G]# is connected to IRQ22.</li> <li>PIRQ[H]# is connected to IRQ23.</li> </ul> <p>This frees the ISA interrupts.</p>
SERIRQ	8.2 kΩ ± 5% pull-up to 3.3 V.	Open drain signal.

**Table 97. Intel® ICH3-S Schematic Checklist (Sheet 4 of 8)**

Checklist Items	Recommendations	Comments
<b>LAN Interface Signals</b>		
LAN_CLK	Connect to LAN_CLK on Platform LAN Connect Device.	<ul style="list-style-type: none"> <li>LAN connect interface signals may be left as NC if not used because the input buffers are internally terminated.</li> <li>Refer to <a href="#">Section 9.7</a>.</li> </ul>
LAN_RXD[2:0]	Connect to LAN_RXD on Platform LAN Connect Device.	
LAN_TXD[2:0], LAN_RSTSYNC	Connect to LAN_TXD on Platform LAN Connect Device.	
<b>Miscellaneous Signals</b>		
SPKR	Has integrated pull-down.	<ul style="list-style-type: none"> <li>The integrated pull-down is enabled only at boot/ reset for strapping functions. At all other times, the pull-down is disabled.</li> <li>Refer to <a href="#">Section 9.2</a>.</li> </ul>
TP[0]	8.2 kΩ – 10 kΩ pull-up to VCCSUS3.3.	
AC_SDOUT	No extra pull-down needed.	This pin has a weak internal pull-down.
EE_DOUT	<ul style="list-style-type: none"> <li>Connect to EE_DIN of EEPROM. (Input from EEPROM perspective and output from ICH3-S perspective.)</li> <li>If unused, leave No Connect.</li> </ul>	ICH3-S contains an integrated pull-up resistor for this signal.
EE_DIN	<ul style="list-style-type: none"> <li>Connect to EE_DOUT of EEPROM. (Output from EEPROM perspective and input from ICH3-S perspective.)</li> <li>If unused, leave No Connect.</li> </ul>	ICH3-S contains an integrated pull-up resistor for this signal.
<b>PCI Interface Signals</b>		
PERR# SERR# PLOCK# STOP# DEVSEL# TRDY# IRDY# FRAME# REQ#[4:0] GPIO[0]/REQ[A]# GPIO[1]/REQ[B]#/ REQ[5]#	8.2 kΩ ± 5% pull-up to 3.3 V, or a 2.7 kΩ ± 5% pull-up to 5 V.	
PCIRST#	Depending on the load this signal may have to be buffered.	Improves Signal Integrity.
GNT[4:0]#	No external pull-up resistors are required on PCI GNT signals. However, if external pull-up resistors are implemented, they must be pulled up to 3.3 V.	These signals are actively driven by the Intel ICH3-S.
PME#	No extra pull-up resistor.	This signal has integrated pull-up of 18 kΩ to 42 kΩ.

Table 97. Intel® ICH3-S Schematic Checklist (Sheet 5 of 8)

Checklist Items	Recommendations	Comments
GNT[A]# GPIO[16] GNT[B]# GNT[5]# GPIO[17]	No extra pull-up needed.	<ul style="list-style-type: none"> <li>These signals have integrated pull-ups of 24 kΩ.</li> <li>GNT[A] has an added strap function of 'top block swap'. The signal is sampled on the rising edge of PWROK. Default value is high or disabled due to pull-up. A jumper to a pull-down resistor may be added to manually enable the function.</li> </ul>
<b>Power Signals</b>		
V_CPU_IO	<ul style="list-style-type: none"> <li>Connect to CPU_VCC.</li> <li>Use one 0.1 μF decoupling capacitor.</li> </ul>	Refer to <a href="#">Section 11.5.4</a> .
VCCRTC	<ul style="list-style-type: none"> <li>No clear CMOS jumper on VCCRTC. Use a jumper on RTCRST# or a GPI, or use a safe mode strapping for Clear CMOS.</li> <li>Requires one 0.1 μF decoupling capacitor.</li> </ul>	Refer to <a href="#">Section 11.5.4</a> .
VCC3_3	Use six 0.1 μF decoupling capacitors.	Refer to <a href="#">Section 11.5.4</a> .
VCCSUS3_3	Use two 0.1 μF decoupling capacitors.	Refer to <a href="#">Section 11.5.4</a> .
VCC1_8	Use four 0.1 μF decoupling capacitors.	Refer to <a href="#">Section 11.5.4</a> .
VCCSUS1_8	Use one 0.1 μF decoupling capacitor.	Refer to <a href="#">Section 11.5.4</a> .
V5REF_SUS	<ul style="list-style-type: none"> <li>If USB is implemented in the platform, V5REF_Sus must be connected to VSUS5.</li> <li>Use one 0.1 μF decoupling capacitor.</li> </ul>	Refer to <a href="#">Section 11.5.4</a> .
V5REF	Requires one 1.0 μF decoupling capacitor.	Refer to <a href="#">Section 11.5.4</a> .
<b>Power Sequencing Requirements</b>		
V5REF_Sus and VCCSUS3_3	V5REF_Sus must power up before or simultaneous to VCCSUS3_3. It must power down after or simultaneous to VCCSUS3_3. (For most platforms this sequencing is not an issues because VCCSUS3_3 is derived from V5SUS.)	Refer to <a href="#">Figure 141</a> for an example circuit schematic that may be used to ensure the proper V5REF sequencing.
V5REF and VCC3_3	V5REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3.	Refer to <a href="#">Section 11.5.2</a> .
VCC3_3 and VCC1_8	The difference between VCC3_3 and VCC1_8 must never be greater than 2.0 V.	Refer to <a href="#">Section 11.5.1</a> .
VCCSUS3_3 and VCCSUS1_8	The difference between VCCSUS3_3 and VCCSUS1_8 must never be greater than 2.0 V.	Refer to <a href="#">Section 11.5.1</a> .

**Table 97. Intel® ICH3-S Schematic Checklist (Sheet 6 of 8)**

Checklist Items	Recommendations	Comments
<b>Power Management Signals</b>		
THRM#	<ul style="list-style-type: none"> <li>Connect to temperature Sensor.</li> <li>If not used: 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	Input to the Intel ICH3-S cannot float. THRM# polarity bit defaults THRM# to active low.
SLP_S3# SLP_S5#	No pull-up/down resistors needed. Signals driven by ICH3-S.	Signals driven by the Intel ICH3-S.
PWROK	<ul style="list-style-type: none"> <li>This signal should be connected to power monitoring logic and should go high no sooner than 10 ms after both 3.3 V and 1.8 V have reached their nominal voltages.</li> <li>Use external weak pull-down.</li> </ul>	Refer to <a href="#">Section 9.6.8</a> .
PWRBTN#	Connect to a momentary switch tied to ground. No extra pull-up resistors.	This signal has an integrated pull-up of 18 kΩ – 42 kΩ.
RI#	8.2 kΩ ± 5% pull-up to VCCSUS3_3.	If this signal is enabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI_STS bit will be set, and the system will interpret that as a wake event.
RSMRST#	<ul style="list-style-type: none"> <li>May be tied to LAN_RST#.</li> <li>This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VCCSUS3_3 and VCCSUS1.8 have reached their nominal voltages.</li> <li>10 kΩ ± 5% pull-down to ground.</li> </ul>	Refer to <a href="#">Section 9.6.8</a> .
SUS_STAT#	Disconnect from the Intel ICH3-S and leave not connected. Use 8.2 kΩ pull-up resistor to VCC_3.3 for remaining devices on LPC bus.	

Table 97. Intel® ICH3-S Schematic Checklist (Sheet 7 of 8)

Checklist Items	Recommendations	Comments
<b>RTC Signals</b>		
VBIAS	Use one 0.047 $\mu$ F capacitor.	<ul style="list-style-type: none"> <li>For noise immunity on VBIAS signal.</li> <li>Refer to <a href="#">Figure 116</a>.</li> </ul>
RTCRST		Refer to <a href="#">Section 9.6.8</a> .
RTCX1 RTCX2	<ul style="list-style-type: none"> <li>Connect a 32.768 kHz Crystal Oscillator across these pins with a 10 M<math>\Omega</math> resistor. Decouple each signal using a 18 pF capacitor.</li> <li>RTCX1 may optionally be driven by an external oscillator instead of a crystal. These signals are 1.8 V only, and must not be driven by a 3.3 V source.</li> </ul>	<ul style="list-style-type: none"> <li>The external circuitry shown in <a href="#">Figure 116</a> is required to maintain the accuracy of the RTC.</li> <li>Refer to <a href="#">Section 9.6.1</a>.</li> <li>The circuitry is required because the new RTC oscillator is sensitive to step voltage changes in VCCRTC and VBIAS. A negative step on the power supply of more than 100 mV may temporarily shut off the oscillator for hundreds of milliseconds.</li> <li>Refer to <a href="#">Section 9.6.3</a> for decoupling requirements.</li> </ul>
<b>System Management Signals</b>		
SMBDATA SMBCLK SMLINK[1:0]	<ul style="list-style-type: none"> <li>Connect SMBCLK to SMLink0 and SMBDATA to SMLink1.</li> <li>Require external pull-up resistors, dependant upon bus capacitance and termination power plane.</li> </ul>	<ul style="list-style-type: none"> <li>Refer to <a href="#">Section 9.5</a>.</li> <li>Value of pull-up resistors determined by line load, from <a href="#">Section 9.5.4</a>.</li> </ul>
SMBALERT#/ GPIO[11]	See GPIO section when SMBALERT# is not implemented.	
INTRUDER#	10 k $\Omega$ $\pm$ 5% pull-up to VCCRTC (VBAT) if not needed.	Refer to <a href="#">Section 9.6.8</a> .

**Table 97. Intel® ICH3-S Schematic Checklist (Sheet 8 of 8)**

Checklist Items	Recommendations	Comments
<b>USB Signals</b>		
USBRBIAS	18.2 $\Omega \pm 1\%$ pull-down to ground.	
USBP[5:0]P USBP[5:0]N	No external resistors are required.	Integrated 15 k $\Omega$ pull-down, effective output driver impedance of 45 $\Omega$ provided.
OC[5:0]#	If not used: 10 k $\Omega \pm 5\%$ pull-up to VCCSUS3_3.	Inputs must not float.

**NOTES:**

1. LINT1 and LINT0 map to INTR and NMI in the ICH3-S.

## 13.4 Intel® 82870P2 (Intel P64H2) Schematic Checklist

Table 98. Intel® P64H2 Schematic Checklist (Sheet 1 of 5)

Checklist Items	Recommendations	Comments
<b>Hub Interface Signals</b>		
HI[21, 20, 18:0] PUSTRBF PUSTRBS PSTRBF PSTRBS	Connect to the MCH.	Refer to <a href="#">Section 7.2.1</a>
HI_[19]	HI[19] must be left as no connect.	
HI_RCOMP	<ul style="list-style-type: none"> <li>61.9 <math>\Omega</math> <math>\pm</math> 1% pull-up to 1.8 V.</li> <li>The trace length between the Intel® P64H2 pin and the resistor lead should be less than one inch.</li> </ul>	Refer to <a href="#">Section 7.2.3</a>
HI_VREF HI_VSWING	<ul style="list-style-type: none"> <li>Intel P64H2 Hub reference swing voltage = 0.800 V <math>\pm</math> 5%.</li> <li>Intel P64H2 Hub reference voltage = 0.350 V <math>\pm</math> 5%.</li> <li>R4 = 261 <math>\Omega</math> <math>\pm</math> 1%, R5 = 332 <math>\Omega</math> <math>\pm</math> 1%, R6 = 750 <math>\Omega</math> <math>\pm</math> 1%.</li> <li>Decouple the Intel P64H2 pin with a 0.01 <math>\mu</math>F.</li> <li>Decouple the network nodes with a 0.1 <math>\mu</math>F</li> </ul>	Refer to <a href="#">Section 7.2.2</a>
<b>PCI/PCI-X Bus Interface Signals</b>		
PxAD[63:32] PxC/BE#[7:4] PxDEVSEL# PxFRAME# PxIRDY# PxTRDY# PxSTOP# PxPERR# PxSERR# PxREQ[5:0]# PxPLOCK# PxPAR64 PxACK64# PxREQ64#	<ul style="list-style-type: none"> <li>8.2 k<math>\Omega</math> <math>\pm</math> 5% pull-up to 3.3 V.</li> <li>Pull-ups on PxAD[63:32], PxC/BE#[7:4], PxPAR64 not needed if bus only contains 64-bit devices</li> </ul>	See <i>PCI Specification</i> , Rev 2.2.
PAGNT3#	8.2 k $\Omega$ $\pm$ 5% pull-down to ground.	
PBGNT3#	8.2 k $\Omega$ $\pm$ 5% pull-down to ground.	
GNT[A]#/ GPIO[16] GNT[B]/ GNT[5]#/ GPIO[17]	No extra pull-up needed.	These signals have integrated pull-ups of 24 k $\Omega$ .
IDSEL	The series resistor to the device IDSEL should be 100 $\Omega$ . NOTE: The Intel P64H2 does not have an IDSEL pin. Instead, the designer may chose a pin from PxAD[31:17].	This has changed from the PCI-X 1.0 Specification. There is a specification change that allows for values other than the original 2 k $\Omega$ value.
3.3Vaux	Leave this as unconnected on the PCI slots.	The Intel P64H2 does not support PCI bus power management.



**Table 98. Intel® P64H2 Schematic Checklist (Sheet 2 of 5)**

Checklist Items	Recommendations	Comments
PxPCIXCAP	<ul style="list-style-type: none"> <li>If implementing hot plug, PxPCIXCAP should be pulled up to 3.3 V through an 8.2 kΩ resistor.</li> <li>If not implementing hot plug, this signal requires 8.2 kΩ resistor pull-up or pull-down depending on the configuration.</li> </ul>	If not implementing hot plug, see <i>PCI-X Specification</i> recommendations for PxPCIXCAP connection.
Px_133EN	<ul style="list-style-type: none"> <li>For 133 MHz (max) PCI-X capable bus: 8.2 kΩ ± 5% pull-up to 3.3 V.</li> <li>For 100 MHz (max) PCI-X capable bus: 8.2 kΩ ± 5% pull-down to ground.</li> </ul>	Only active if Px_PCIXCAP pins are high.
<b>Interrupt Interface Signals</b>		
PAIRQ[15:0] PBIRQ[15:0]	8.2 kΩ ± 5% pull-up to 3.3 V	
APICCLK APICD[1:0]	8.2 kΩ ± 5% pull-up to 3.3 V.	
<b>Hot Plug Interface Enabled</b>		
PxPCIXCAP	8.2 kΩ ± 5% pulled up to 3.3 V.	These PCI signals are connected to separate pins on the Intel® P64H2. See <a href="#">Section 8.2.7.3</a> , and <a href="#">Section 8.2.8.4</a> for the corresponding Hot-Plug mode implementation. Unused inputs should not float.
M66EN	8.2 kΩ ± 5% pulled up to 3.3 V.	Unused inputs should not float.
HxSWITCH	Connect to MRL Sensor. Open MRL should pull HxSWITCH to 3.3 V. Closed MRL should pull HxSWITCH to GND.	Refer to <a href="#">Section 8.2.2</a> .
HxPRSNT1# HxPRSNT2#	<ul style="list-style-type: none"> <li>5.6 kΩ ± 5% pull-up to 3.3 V.</li> <li>If implementing Attention Button, PRSNT1# is the XOR of the momentary push-button and Slot Present signal.</li> </ul>	Refer to <a href="#">Section 8.2.2</a> .
<b>Hot Plug – Single Slot Parallel Mode Specific Signals</b>		
HPx_SLOT[2:0]†	<ul style="list-style-type: none"> <li>SLOT[0]: 8.2 kΩ pull-up to 3.3 V.</li> <li>SLOT[1]: 8.2 kΩ pull-down to GND.</li> <li>SLOT[2]: 8.2 kΩ pull-down to GND.</li> </ul>	<ul style="list-style-type: none"> <li>This is a strapping pin for enabling Single Slot Parallel Mode which is latched during reset. SLOT[1] also functions as the HxPCIXCAP2A input when not in reset. SLOT2 also functions as the HxPCIXCAP1A input when not in reset.</li> <li>Refer to <a href="#">Section 8.2.6.1</a>.</li> </ul>
PxIRQ[14:8]†	8.2 kΩ ± 5% pull-up to 3.3 V.	These signals are mapped to hot plug functions in single slot hot plug mode.

Table 98. Intel® P64H2 Schematic Checklist (Sheet 3 of 5)

Checklist Items	Recommendations	Comments
PxIRQ[15]†	8.2Ω – 10 kΩ pull-up to 3.3 V.	A logic one on this pin indicates to the controller that the PCI slot should be immediately powered off. This signal is also connected to a SPST switch to GND which, when pressed, indicates by logic zero that the slot may be powered on.
<b>Hot Plug – Dual Slot Parallel Mode Specific Signals</b>		
HPx_SLOT[2:0]†	<ul style="list-style-type: none"> <li>SLOT[0]: 8.2 kΩ pull-down to GND.</li> <li>SLOT[1]: 8.2 kΩ pull-up to VCC_3.3.</li> <li>SLOT[2]: 8.2 kΩ pull-down to GND.</li> </ul>	<ul style="list-style-type: none"> <li>This is a strapping pin for enabling Single Slot Parallel Mode which is latched during reset. SLOT[1] also functions as the HxPCIXCAP2A input when not in reset. SLOT2 also functions as the HxPCIXCAP1A input when not in reset.</li> <li>Refer to <a href="#">Table 78</a>.</li> </ul>
PxIRQ[15]† PxIRQ[10]†	8.2 Ω – 10 kΩ pull-up to 3.3 V.	A logic one on this pin indicates to the controller that the PCI slot should be immediately powered off. This signal is also connected to a SPST switch to GND which when pressed indicates by logic zero that the slot may be powered on.
PxIRQ[9:8]† PxIRQ[14:11]†	8.2 kΩ ± 5% pull-up to 3.3 V.	These signals are mapped to hot plug functions in dual slot hot plug mode.
PPxSID†	8.2 kΩ ± 5% pull-down to ground.	This insures that the LED for slot B on busses A and B remain off during reset.
<b>Hot Plug – Serial Mode Specific Signals</b>		
HPx_SLOT[2:0]†	Pulled to VCC_3.3 or GND through a 8.2 kΩ ± 5% resistor depending on the number of PCI hot plug slots to be enabled.	The strapping pin list options for enabling Serial Mode is located in <a href="#">Table 78</a> .
<b>Hot Plug – Disabled Signals</b>		
HPxSLOT[2:0]	8.2 kΩ ± 5% pull-down to ground.	<ul style="list-style-type: none"> <li>HPxSLOT[2:0] signals should be strapped to zero to disable hot plug mode.</li> <li>See <a href="#">Table 76</a>.</li> </ul>
HPx_SID	8.2 kΩ ± 5% pull-up to 3.3 V or pull-down to ground.	Unused inputs should not float.
HPx_SIC HPx_SIL# HPx_SOR# HPx_SORR# HPx_SOC HPx_SOL HPx_SOLR HPx_SOD	If disabling hot plug mode, these signals may be left as no connect.	

**Table 98. Intel® P64H2 Schematic Checklist (Sheet 4 of 5)**

Checklist Items	Recommendations	Comments
PxPCIXCAP	This signal requires 8.2 kΩ resistor pull-up or pull-down depending on the configuration.	See <i>PCI-X Specification</i> recommendations for PxPCIXCAP connection.
<b>SMBus Interface Signals</b>		
SDTA SCLK	8.2 kΩ ± 5% pull-up to 3.3 V.	Value of pull-up resistors determined by line load, from <a href="#">Section 9.5.4</a> .
<b>Power Signals</b>		
VCC (1.8 V)	<ul style="list-style-type: none"> <li>• Connect to 1.8 V power supply.</li> <li>• Decoupling:               <ul style="list-style-type: none"> <li>– 8 X 0.1 μF capacitors near the Intel® P64H2.</li> <li>– 2 X 4.0 μF capacitors near regulator.</li> </ul> </li> </ul>	Refer to <a href="#">Section 11.6.2</a> .
VCC1.8	<ul style="list-style-type: none"> <li>• Connect to 1.8 V Power Supply.</li> <li>• Decoupling:               <ul style="list-style-type: none"> <li>– 2 X 1.0 μF capacitors near the Intel P64H2.</li> <li>– 1 X 100.0 μF capacitors near regulator.</li> </ul> </li> </ul>	Refer to <a href="#">Section 11.6.2</a> .
VCC3.3	Connect to 3.3 V Power Supply. Decoupling: <ul style="list-style-type: none"> <li>• 20 0.1 μF capacitors near the Intel P64H2.</li> <li>• 6 X 1.0 μF capacitors near the Intel P64H2.</li> <li>• 2 X 4.7 μF capacitors near regulator.</li> <li>• 1 X 100.0 μF capacitors near regulator.</li> </ul>	Refer to <a href="#">Section 11.6.2</a> .
VCC5REF	Connect to 5 V Power Supply.	5 V
<b>Power Sequencing Requirements</b>		
1.8 V and CLK66	1.8 V must be valid before first CLK66 pulse.	Refer to <a href="#">Section 11.6.4</a> .
1.8 V and 3.3 V	1.8 V must drop before 3.3 V.	Refer to <a href="#">Section 11.6.4</a> .
PWRGD to PCIRST#	<ul style="list-style-type: none"> <li>• PCIRST# must lag PWRGD by 100 ms.</li> <li>• PCIRST# must deassert with 60 ns of MCH reset.</li> </ul>	Refer to <a href="#">Section 11.6.4</a> .
<b>Miscellaneous Signals</b>		
BPCLK100 BPCLK133	These may be left as no connects.	
CLK200 CLK200#	When not used, pull-up to VCC3.3 with a 8.2 kΩ ± 5% resistor.	
BPCLK100 BPCLK133	These may be left as no connects.	
CLK200 CLK200#	8.2 kΩ ± 5% pull-up to 3.3 V.	
TP0	8.2 kΩ ± 5% pull-up to VCC3.3.	
RSTIN#	Connect to the PCIRST# output of the Intel ICH3-S.	Reset In. When asserted, this signal asynchronously resets the Intel P64H2 logic and asserts PCIRST# active output from each PCI interface.



Table 98. Intel® P64H2 Schematic Checklist (Sheet 5 of 5)

Checklist Items	Recommendations	Comments
TEST#	8.2 k $\Omega$ $\pm$ 5% pull-up to VCC3.3.	
RASERR#	8.2 k $\Omega$ $\pm$ 5% pull-up to VCC3.3.	

† x = A or B

## 13.5 CK408 Schematic Checklist

For additional information, refer to the *CK408 Clock Synthesizer/Driver Specification* and your component's datasheet.

**Table 99. CK408 Schematic Checklist (Sheet 1 of 2)**

Checklist Items	Recommendations	Reason/Impact
V3_CLK, V3_CLKA	Isolate from the 3.3 V power plane and use extra decoupling.	Refer to <a href="#">Section 4.7</a> .
66BUFF[2:0]	Connect to the Intel® P64H2 using a series 43 $\Omega \pm 5\%$ resistor.	Refer to <a href="#">Section 4.3</a> .
66IN	No Connect.	
3V66_0	Connect to the Intel® ICH3-S using a series 43 $\Omega \pm 5\%$ resistor.	Refer to <a href="#">Section 4.3</a> .
3V66_1_VCH	Connect to MCH using a series 43 $\Omega \pm 5\%$ resistor.	Refer to <a href="#">Section 4.3</a> .
CPU[3:0] CPU[3:0]#	<ul style="list-style-type: none"> <li>Connect to the processor, MCH, or ITP using a series 33 <math>\Omega \pm 5\%</math> resistor, and terminate to GND through a 49.9 <math>\Omega \pm 1\%</math> resistor.</li> <li>Unused Clock outputs: 10K <math>\Omega \pm 5\%</math> pull-up to VCC3.3.</li> </ul>	Refer to <a href="#">Section 4.2</a> .
DOT_48MHz	No Connect.	
IREF	475 $\Omega \pm 1\%$ pull-down to ground.	
MULT0	10 k $\Omega \pm 5\%$ pull-up to V3_CLK.	
PCI[4:0]	Connect to a series 33 $\Omega \pm 5\%$ resistor for PCI33_CLK33, VIDEO_CLK33, FWH_CLK33, SIO_CLK33, and LPC_CLK33.	Refer to <a href="#">Section 4.5</a> .
PCI[6:5]	No Connect.	
PCIF[0]	Connect to a series 33 $\Omega \pm 5\%$ resistor for ICH3_CLK33.	Refer to <a href="#">Section 4.4</a> .
PCIF[2:1]	No Connect.	
PCI_STOP#	10 k $\Omega \pm 5\%$ pull-up to V3_CLK.	
PWRDWN#	Connect to SLP_S3_N.	
REF0	Connect to a series 22 $\Omega \pm 5\%$ resistor for CLK 14 output to LPC, VIDEO, SIO and ICH3-S.	Refer to <a href="#">Section 4.6</a> .
FS[0]	10 k $\Omega \pm 5\%$ pull-down to ground.	See schematic for reference circuit.
FS[1]	10 k $\Omega \pm 5\%$ pull-down to ground.	
SCLK, SDTA	Connect to the 3 V SMBus partition.	
USB_48MHz	Connect to the Intel ICH3-S using a 33 $\Omega \pm 5\%$ series resistor to ICH3_CLK48.	Refer to <a href="#">Section 4.7</a> .
VDD, VDD_48MHz, VDDA	Terminate to V3_CLK_A.	Refer to <a href="#">Section 4.9</a> .

**Table 99. CK408 Schematic Checklist (Sheet 2 of 2)**

Checklist Items	Recommendations	Reason/Impact
VSS, VSS_48MHz, VSS_IREF	Terminate to GND.	Refer to <a href="#">Section 4.9</a> .
VTT_PWRGD#	1 kΩ ± 5% pull-down to ground.	
XTAL_IN XTAL_OUT	<ul style="list-style-type: none"> <li>• Connect XTAL_IN to pin 1 of the crystal oscillator and to a 10 pF capacitor to ground.</li> <li>• Connect XTAL_out to pin 2 of the crystal oscillator and to a 10 pF capacitor to ground.</li> </ul>	

# Layout Checklist

# 14

All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in [Section 3.1](#). Any deviation from this stackup must be simulated.

## 14.1 Processor Checklist

Table 100. Processor Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
<b>Intel® Pentium® M General Layout Recommendations</b>		
General Guidelines	<ul style="list-style-type: none"> <li>Maintain the same ground reference when transitioning layers—add stitching vias when reference plane changes.</li> <li>Group like signals together under the processor such as ground, 1.2 V, 2.5 V, etc.</li> <li>Ensure power and ground fills are placed directly under the processor.</li> <li>Minimize signal parallelism</li> <li>Do not share vias.</li> <li>Maintain trace width. Do not neck-down</li> <li>Ensure signals do not cross adjacent layer plane splits.</li> <li>Connect termination resistors directly to termination plane (flood is on outer layer).</li> <li>Ensure package compensation is factored into the trace lengths.</li> </ul>	<ul style="list-style-type: none"> <li>Refer to <a href="#">Section 12.9.1</a>.</li> <li>Refer to <a href="#">Section 12.9.2</a>.</li> <li>Refer to <a href="#">Section 12.9.3</a>.</li> <li>Refer to <a href="#">Section 12.9.4</a>.</li> <li>Refer to <a href="#">Section 12.9.5</a>.</li> <li>Refer to <a href="#">Section 12.9.6</a>.</li> <li>Refer to <a href="#">Section 12.7.1</a>.</li> </ul>
<b>Intel® Pentium® M Processor Side Bus (PSB) Interface Signals</b>		
A[31:3]# <sup>1</sup> ADSTB[1:0]# <sup>2</sup> DSTBN[3:0]# <sup>3</sup> DSTBP[3:0]# <sup>4</sup> DINV[3:0]# <sup>5</sup> REQ[4:0]# <sup>6</sup>	<ul style="list-style-type: none"> <li>Trace impedance = 50 Ω ± 10%.</li> <li>Route all signals within the same strobe group on the same layer (do not change layer), and balance within group ± 25 mils with respect to the strobe.</li> <li>The distance from processor pad to MCH pad is between three inches and 7.5 inches.</li> <li>Do not route signals on adjacent layers parallel to each other for more than 0.5 inch.</li> </ul>	<ul style="list-style-type: none"> <li>Balance signal lengths within each strobe group. Refer to <a href="#">Section 5.1</a>.</li> <li>AGTL+ Source Synchronous I/O.</li> <li>Refer to <a href="#">Section 12.9.3</a>.</li> </ul>

Table 100. Processor Layout Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
ADS# BINIT# BNR# BPM[3:0]# BR0# DBSY# DRDY# HIT# HITM# LOCK# MCERR# BPRI# DEFER# RESET# <sup>7</sup> RSJ[2:0]# TRDY# <sup>8</sup>	<ul style="list-style-type: none"> <li>Trace impedance = <math>50\ \Omega \pm 10\%</math>.</li> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Route signals on same layer. If this is not possible, a minimum of one ground stitching via for every two signals should be placed within 100 mils of the signals transition vias.</li> <li>Route traces with at least 50% of the trace width directly over a reference plane.</li> <li>The distance from processor pad to MCH pad is between three inches and 7.5 inches.</li> </ul>	<ul style="list-style-type: none"> <li>AGTL+ Common Clock Signals.</li> <li>Refer to <a href="#">Section 5.1</a>.</li> <li>Ensure package compensation is factored into the trace lengths. Refer to <a href="#">Section 12.7.1</a>.</li> </ul>
<b>ICH3-S Interface Signals</b>		
A20M# IGNNE# INIT# LINT0/INTR LINT1/NMI SMI# SLP#	<ul style="list-style-type: none"> <li>Connect to the processor and the Intel® ICH3-S.</li> <li>Trace impedance = <math>50\ \Omega \pm 10\%</math>.</li> <li>Route traces using 5/10 mils (1:2) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ Source Synchronous I/O.</li> <li>Maximum agent to agent length is 12 inches. Place pull-up resistor within three inches of Processor.</li> </ul>	<ul style="list-style-type: none"> <li>Asynchronous GTL+ Input Signals.</li> <li>Refer to <a href="#">Section 5.1.7</a>.</li> </ul>
PSI# STPCLK#	<ul style="list-style-type: none"> <li>Connect to the processor and the Intel ICH3-S.</li> <li>Trace impedance = <math>50\ \Omega \pm 10\%</math>.</li> <li>Route traces using 5/10 mils (1:2) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ SS I/O.</li> <li>Maximum agent to agent length is nine inches. Place pull-up resistor within three inches of Processor.</li> <li>Series dampening resistor placed within two inches of the Intel ICH3-S pin.</li> </ul>	See <a href="#">Section 5.1.7.1.5</a> .
FERR#/PBE# IERR# PROCHOT# THERMTRIP#	<ul style="list-style-type: none"> <li>Connect to the processor and the Intel ICH3-S.</li> <li>Trace impedance = <math>50\ \Omega \pm 10\%</math>.</li> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ SS I/O.</li> <li>Maximum agent to agent length is ten inches. Place pull-up resistor within three inches of the processor and the Intel ICH3-S.</li> </ul>	<ul style="list-style-type: none"> <li>Async GLT+ Output.</li> <li>Refer to <a href="#">Section 5.1.7.1.2</a>.</li> </ul>
IERR#	<ul style="list-style-type: none"> <li>If IERR# is used:</li> <li>Series resistor should be placed near the system receiver and between the receive and termination resistor.</li> </ul>	See <a href="#">Section 5.1.7.1.1</a> .



**Table 100. Processor Layout Checklist (Sheet 3 of 4)**

Checklist Items	Recommendations	Comments
<b>Processor In Target Probe (ITP) Signals</b>		
BPM[3:0]# PRDY# PREQ#	<p><b>When ITP700FLEX Is Used:</b> Point to point connection to CPU pin through a <math>Z_0 = 50 \Omega</math> trace.</p>	<p><b>When ITP700FLEX Is Used:</b> Point to point connection to CPU pin. <b>ITP700FLEX</b> to <b>CPU</b> BPM[3:0]#      BPM[3:0]# BPM4#          PRDY# BPM5#          PREQ#</p>
TCK	<p><b>When ITP700FLEX Is Used:</b> Parallel termination resistor placed within <math>\pm 200</math> ps of ITP700FLEX connector.</p>	
TDI	<p><b>When ITP700FLEX Is Used:</b> Parallel termination resistor placed within <math>\pm 300</math> ps of CPU pin.</p>	
TDO	<p><b>When ITP700FLEX Is Used:</b> Series dampening resistor is placed within one inch of ITP700FLEX connector.</p>	
TRST#	<ul style="list-style-type: none"> <li>• <b>When ITP Is Not Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor placed within two inches of the CPU pin. This is required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor may be placed anywhere between CPU and ITP700FLEX. Avoid any trace stub from signal line to parallel termination resistor.</li> </ul> </li> </ul>	
TMS	<ul style="list-style-type: none"> <li>• <b>When ITP700FLEX Is Not Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor placed within two inches of the CPU pin. This is required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>• <b>When ITP700FLEX Is Used:</b> <ul style="list-style-type: none"> <li>– Parallel termination resistor placed within <math>\pm 200</math> ps of CPU pin.</li> </ul> </li> </ul>	
<b>Other Signals</b>		
BCLK, BCLK#	<p>Compliments should be length matched to the processor and MCH. The MCH's BCLK, BCLK# signals should be offset accordingly. See <a href="#">Table 7</a>.</p>	<ul style="list-style-type: none"> <li>• System Bus Clock</li> <li>• Refer to <a href="#">Section 4.2</a>.</li> </ul>

Table 100. Processor Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
<b>Processor Power and GND Signals</b>		
VCCA[3:0]	<ul style="list-style-type: none"> <li>To satisfy damping requirements, total series resistance in the filter (from CPU_VCC to the top plate of the capacitor) must be at least 0.35 <math>\Omega</math>. It includes the minimum DCR of the inductor, and any resistance (routing or discrete components) between CPU_VCC and capacitor top plate.</li> <li>The total maximum resistance cannot be greater than 1.1 <math>\Omega</math> as measured from VCC (more specifically, the baseboard via that connects the PLL filter to the VCC plane) to the processor VCCA interposer pin. Also, maximum trace resistance from the filter capacitor to processor socket pin should be less than 0.02 <math>\Omega</math>.</li> </ul>	<ul style="list-style-type: none"> <li>An isolated power for internal PLL.</li> <li>Refer to <a href="#">Section 11.3.1</a>.</li> </ul>
VCCSENSE VSSSENSE	<ul style="list-style-type: none"> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Place via next to the processor socket's pin for measurement of CPU_VCC/VSS.</li> </ul>	

**NOTES:**

- A[31:3]# pins on the processor correspond to HA[31:3]# pins on the MCH.
- ADSTB[1:0]# pins on the processor correspond to HADSTB[1:0]# pins on the MCH.
- DSTBN[3:0]# pins on the processor correspond to HDSTBN[3:0]# pins on the MCH.
- DSTBP[3:0]# pins on the processor correspond to HDSTBP[3:0]# pins on the MCH.
- D[63:0]# pins on the processor correspond to HD[63:0]# pins on the MCH.
- REQ[4:0]# pins on the processor correspond to HREQ[4:0]# pins on the MCH.
- The RESET# pin on the processor corresponds to the CPURST# pin on the MCH.
- The TRDY# pin on the processor corresponds to the HTRDY# pin on the MCH.
- DINV[4:0]# pins on the processor correspond to DBI[4:0]# pins on the MCH.

## 14.2 Intel® E7501 MCH Layout Checklist

Table 101. Intel® E7501 Chipset MCH Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
<b>Intel® E7501 Chipset MCH General Layout Recommendations</b>		
General Guidelines	<ul style="list-style-type: none"> <li>• 5 on 15 mils (1:3) spacing is maintained for Data/Strobe/CMD signals; 5 on 7.5 mils (1:1.5) spacing is maintained for CMDCLK_x/CMDCLK_x# signals.</li> <li>• When using the recommended stack-up, outer layer routing of DDR signals should be kept to a minimum (except for reference voltages). Via up close to passive devices, and immediately via back down following the device.</li> <li>• Try to maintain same ground reference when transitioning layers—add stitching via when reference plane changes.</li> <li>• Connect termination resistors directly to termination plane (flood is on outer layer).</li> <li>• Space traces out as much as possible through the DIMMs.</li> <li>• Group like signals together under the MCH such as ground, 1.2 V, 2.5 V, etc.</li> <li>• Ensure power and ground fills are placed directly under the processor.</li> <li>• Minimize signal parallelism</li> <li>• Do not share vias.</li> <li>• Maintain trace width. Do not neck-down.</li> <li>• Ensure signals do not cross adjacent layer plane splits.</li> <li>• Connect termination resistors directly to termination plane (flood is on outer layer).</li> <li>• Ensure package compensation is factored into the trace lengths.</li> </ul>	<ul style="list-style-type: none"> <li>• Refer to <a href="#">Section 12.9.1</a>.</li> <li>• Refer to <a href="#">Section 12.9.2</a>.</li> <li>• Refer to <a href="#">Section 12.9.3</a>.</li> <li>• Refer to <a href="#">Section 12.9.4</a>.</li> <li>• Refer to <a href="#">Section 12.9.5</a>.</li> <li>• Refer to <a href="#">Section 12.9.6</a>.</li> </ul>

Table 101. Intel® E7501 Chipset MCH Layout Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
<b>Host Interface Signals</b>		
ADS# BNR# BPRI# BREQ0# <sup>1</sup> CPURST# <sup>2</sup> DBSY# DEFER# HA[31:3]# <sup>3</sup> HD[63:0]# <sup>4</sup> HADSTB[1:0]# <sup>5</sup> HDSTBN[3:0]# <sup>6</sup> HDSTBP[3:0]# <sup>7</sup> HIT# HITM# HLOCK# <sup>12</sup> HREQ[4:0]# <sup>8</sup> HTRDY# <sup>9</sup> DRDY# RS[2:0]# XERR# <sup>10</sup> DBI[3:0]# <sup>11</sup>	See processor section of this checklist.	
<b>DDR Interfaces A and B Connector Signals</b>		
DQ_x[63:0] CB_x[7:0] DQS_x[17:0]	<ul style="list-style-type: none"> <li>Route entirely on the same layer from MCH to DIMM to termination (no layer transitions). Place the series resistor &lt; 800 mils from the first DIMM connector.</li> <li>All signals in a data group must be length matched to the associated DQS within ± 25 mils.</li> <li>Place termination resistor within 800 mils from the last DIMM connector for 1- to 3-DIMM designs, 4-DIMM design is 0.3 inch to 1.3 inches.</li> </ul>	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.1</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.2</a>.</li> </ul>
RAS_x# CAS_x# WE_x# MA_x[12:0] BA_x[1:0]	<ul style="list-style-type: none"> <li>Place termination resistor within 800 mils from last DIMM connector for 1- to 3-DIMM designs, 4-DIMM design is 0.3 inch to 1.3 inches.</li> <li>No more than two vias/layer transitions, not including breakout and passive devices.</li> </ul>	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.3</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.4</a>.</li> </ul>
CS_x[7:0]#	Place termination resistor within 1.5 inches from the connector.	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.4</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.5</a>.</li> </ul>
CMDCLK_x[3:0] CMDCLK_x[3:0]#	Clock signals within a differential pair must be matched to each other within ± 2 mils. These signals must be routed 5 on 7.5, and must be at least 20 mils away from any other signal. Use exact lengths as defined in <a href="#">Table 34</a> or <a href="#">Table 44</a> .	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.2</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.3</a>.</li> </ul>

**Table 101. Intel® E7501 Chipset MCH Layout Checklist (Sheet 3 of 4)**

Checklist Items	Recommendations	Comments
CKE_x	<ul style="list-style-type: none"> <li>Route 40 Ω using a 7.5 mils wide trace.</li> <li>The CKE signal must be length matched to the clock signal at each DIMM within two inches.</li> <li>Place termination resistor within 800 mils from last DIMM connector. When routing creates stubs, keep the stub length less than 300 mils.</li> </ul>	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.5</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.6</a>.</li> </ul>
RCVEN_x#	Route 50 Ω using a 5-mil wide trace with 15-mil wide spacing. Use topology in <a href="#">Table 38</a> or <a href="#">Table 48</a> .	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.6.1</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.7.1</a>.</li> </ul>
DDRCOMP_x	Route 15 mils wide trace with 20 mils wide spacing. Place pull-up resistor within one inch of the MCH.	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.6.2</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.7.2</a>.</li> </ul>
DDRCVO_x	Route 15 mils wide trace with 20 mils wide spacing. Place resistive network within one inch of the MCH.	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.6.4</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.7.4</a>.</li> </ul>
DDRVREF_x[3:0]	Place a 0.1 μF capacitor next to each MCH pin.	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.6.3</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.7.3</a>.</li> </ul>
Decoupling	<ul style="list-style-type: none"> <li>Spread termination decoupling capacitors evenly around the termination plane.</li> <li>Spread 2.5 V decoupling capacitors evenly around the DIMMs.</li> </ul>	<ul style="list-style-type: none"> <li>For dual channel, refer to <a href="#">Section 6.3.7</a>.</li> <li>For single channel, refer to <a href="#">Section 6.4.8</a>.</li> </ul>
<b>Hub Interface</b>		
General Guidelines	<ul style="list-style-type: none"> <li>Hub interface data spacing of 5 /15 (1:3) is maintained for data, and 5/35 (1:7) for strobes.</li> <li>Space signals out as much as possible on breakout from the BGA.</li> <li>Hub interface data group signals are routed on the same layer, transitioning together when a layer change is required.</li> <li>Maximum length of 20 inches (stripline routing).</li> <li>Length match Hub Interface 2.0 strobes within one inch from data. Length match according to <a href="#">Figure 75</a>.</li> <li>Hub Interface 1.5: Length match data ± 100 mils and strobes ± 1mil.</li> </ul>	Refer to <a href="#">Section 7.2.1</a> and <a href="#">Section 7.3.1</a> of this document.

Table 101. Intel® E7501 Chipset MCH Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
<b>Clocks and Reset Signals</b>		
HCLKINP HLCKINN	HCLKs should be length matched to the processor's BCLK. See Table 7 for routing guidelines.	Refer to Section 4.2.
CLK66	Place series resistor close to CK408.	Refer to Section 4.3.
RSTIN#	Connect to PCIRST# output of the Intel® ICH3-S.	
<b>Miscellaneous Signals</b>		
HIRCOMP_x HIVREF_[D:A] HISWNG_[D:A]	<ul style="list-style-type: none"> <li>• RCOMP, VSWING, VREF resistor networks are less than one inch away from the MCH.</li> <li>• VSWING, VREF trace width is greater than 15 mils.</li> <li>• HIRCOMP_x must have a 50 Ω impedance.</li> </ul>	Refer to Section 7.2.2, Section 7.2.3, Section 7.3.2, and Section 7.3.3.
HXRCOMP HYRCOMP	Ensure trace impedance = 50 ohms.	This signal is used to calibrate the Host AGTL+ I/O buffers characteristics to specific board characteristic.
XORMODE#	No layout requirements.	This signal is used to put the MCH outputs in XOR-mode for board level testing.
<b>Voltage References – Power Planes</b>		
HDVREF[3:0] HAVREF[1:0] HCCVREF	Use one dedicated voltage divider for all these signals. Decouple the voltage divider with a 1 μF capacitor.	<ul style="list-style-type: none"> <li>• To provide constant and clean power delivery to the data, address, and common clock signals of the host AGTL+ interface.</li> <li>• Refer to Section 11.3.8.5.</li> </ul>
HXSWNG HYSWNG	No layout requirements.	The HXSWNG and HYSWNG inputs of MCH are used to provide reference voltage for the compensation logic.
VCCA	High-frequency decoupling for VCCA planes is located as close as possible to the associated MCH pin.	

**NOTES:**

1. The BREQ0# pin on the MCH corresponds to the BR0# pin on the processor.
2. The CPURST# pin on the MCH corresponds to the RESET# pin on the processor.
3. HA[35:3]# pins on the MCH correspond to A[31:3]# pins on the processor.
4. HD[63:0]# pins on the MCH correspond to D[63:0]# pins on the processor.
5. HADSTB[1:0]# pins on the MCH correspond to ADSTB[1:0]# pins on the processor.
6. HADSTBN[3:0]# pins on the MCH correspond to DSTBN[3:0]# pins on the processor.
7. HADSTBP[3:0]# pins on the MCH correspond to DSTBP[3:0]# pins on the processor.
8. HREQ[4:0]# pins on the MCH correspond to REQ[4:0]# pins on the processor.
9. The HTRDY# pin on the MCH corresponds to the TRDY# pin on the processor.
10. The MCH XERR# pin may be connected to the processor IERR# pin.
11. The DBI[3:0]# pins on the MCH correspond to DINV[3:0]# pins on the processor.
12. The HLOCK# pin on the MCH correspond to LOCK# pin on the processor.

## 14.3 Intel® ICH3-S Layout Checklist

Table 102. Intel® ICH3-S Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
<b>Processor Signals</b>		
A20M# CPUSLP# FERR# IGNNE# INIT# LINT[1:0] SMI# STPCLK#	See processor section of this checklist.	
<b>FWH Interface</b>		
Decoupling	<ul style="list-style-type: none"> <li>0.1 <math>\mu</math>F capacitors should be placed between the VCC supply balls and the VSS ground balls. The capacitors should be within 390 mils from the VCC supply balls.</li> <li>4.7 <math>\mu</math>F capacitors should be placed between the VCC supply balls and the VSS ground balls, and no less than 390 mils from the VCC supply balls.</li> </ul>	
<b>Hub Interface - See MCH section</b>		
<b>IDE Checklist</b>		
General Guidelines	<ul style="list-style-type: none"> <li>Traces are routed 5 mils wide with 7 mils spacing.</li> <li>Max trace length is eight inches long.</li> <li>The maximum length difference between the longest and shortest trace length is 0.5 inches.</li> </ul>	<ul style="list-style-type: none"> <li>Refer to ATA ATAPI-4 specification.</li> <li>Refer to <a href="#">Section 9.1.3</a>.</li> </ul>
<b>LAN Interface</b>		
General Guidelines	Traces: 5 mils wide, 10 mils spacing.	Refer to <a href="#">Section 9.7</a> .
	LAN Max Trace Length ICH3-S to CNR: L = Three inches to nine inches (0.5 inch to three inches on card).	To meet timing requirements.
	Stubs due to R-pak CNR/LOM stuffing option should not be present.	To minimize inductance.
	Maximum Trace Lengths: <ul style="list-style-type: none"> <li>Intel® ICH3-S to Intel® 82562EH: L = 4.5 inches to 10 inches.</li> <li>Intel® 82562ET: L = 3.5 inches to ten inches</li> <li>Intel® 82562EM: L = 3.5 inches to ten inches</li> </ul>	To meet timing requirements.
	Maximum mismatch between the length of a clock trace and the length of any data trace is 0.5 inch (clock must be the longest trace).	To meet timing and signal quality requirements.

Table 102. Intel® ICH3-S Layout Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
General Guidelines	Maintain constant symmetry and spacing between the traces within a differential pair out of the LAN phy.	To meet timing and signal quality requirements.
	Keep the total length of each differential pair under four inches.	Issues found with traces longer than four inches. See <a href="#">Section 9.7.2.1</a> . <ul style="list-style-type: none"> <li>• IEEE phy conformance failures</li> <li>• Excessive EMI and or degraded receive BER.</li> </ul>
	Do not route the transmit differential traces closer than 100 mils to the receive differential traces.	To minimize crosstalk.
	Distance between differential traces and any other signal line must be at least 100 mils. (300 mils is recommended.)	To minimize crosstalk.
	Route 5 mils on 7 mils for differential pairs (out of LAN phy).	To meet timing and signal quality requirements.
	Differential trace impedance should be controlled to be ~100 Ω.	To meet timing and signal quality requirements.
	For high-speed signals, the number of corners and vias should be kept to a minimum. When a 90-degree bend is required, use two 45-degree bends.	To meet timing and signal quality requirements.
	Traces should be routed away from board edges by a distance greater than the trace height above the ground plane.	This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
	Do not route traces and vias under crystals or oscillators.	This prevents coupling to or from the clock.
	Trace width to height ratio above the ground plane should be between 1:1 and 3:1.	To control trace EMI radiation.
	Traces between decoupling and I/O filter capacitors should be as short and wide as practical.	Long and thin lines are more inductive and would reduce the intended effect of decoupling capacitors.
	Vias to decoupling capacitors should be sufficiently large in diameter.	To decrease series inductance.
	Isolate I/O signals from high speed signals.	To minimize crosstalk.
	Avoid routing high-speed LAN or Phone line traces near other high-frequency signals associated with a video controller, cache controller, processor, or other similar device.	To minimize crosstalk.
	Place the Intel® 82562EM / Intel® 82562ET component more than 1.5 inches away from any board edge.	This minimizes the potential for EMI radiation problems.
Place at least one bulk capacitor (4.7 μF or greater OK) on each side of the Intel 82562EM / Intel 82562ET component.	Research and development has shown that this is a robust design recommendation.	
Place decoupling capacitors (0.1 μF) as close to the Intel 82562EM / Intel 82562ET component as possible.		



**Table 102. Intel® ICH3-S Layout Checklist (Sheet 3 of 4)**

Checklist Items	Recommendations	Comments
<b>Power Decoupling</b>		
V_CPU_IO[2:0]	Use one 0.1 µF decoupling capacitor. Locate within 100 mils of the Intel ICH3-S processor interface balls.	Used to pull-up all processor I/F signals.
VCC_3.3	Requires six 0.1 µF decoupling capacitors. Distribute around the Intel ICH3-S package sides within 100 mils from the package balls: <ul style="list-style-type: none"> <li>• Top near AUX/PCI</li> <li>• Left across the PCI and LPC</li> <li>• Bottom near IDE</li> </ul>	
VCCSUS_3.3	Requires two 0.1 µF decoupling capacitors. Place one capacitor on the top side within 200 mils of the USB center. Place other on bottom side near the VCCSus3_3 supply.	
VCC_1.8	Requires four 0.1 µF decoupling capacitors. Locate two capacitors distributed local to the Hub Interface; within 50 mils of the package Hub Interface balls. Distribute remaining capacitors on the left and bottom sides of the package for core delivery.	
VCCSUS_1.8	Requires one 0.1 µF decoupling capacitor. Locate within 200 mils of balls B23 and C23 of the ICH3-S.	
V5_REF_SUS	Requires one 0.1 µF decoupling capacitor. V5_REF_Sus affects only 5 V tolerance for USB OC[5:0]# balls, and may be connected to VCCSus3_3 when 5 V tolerance on these signal is not required.	
V5_REF	Requires one 0.1 µF decoupling capacitor. V5REF is the reference voltage for 5 V tolerant inputs in the ICH3-S. Tie to balls V5REF[2:1]. V5REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3.	
General Guidelines	<ul style="list-style-type: none"> <li>• Group like signals together under the ICH such as ground, 1.8 V, 3.3 V, etc.</li> <li>• Ensure power and ground fills are placed directly under the ICH.</li> </ul>	<ul style="list-style-type: none"> <li>• Refer to <a href="#">Section 12.9.1</a>.</li> <li>• Refer to <a href="#">Section 12.9.2</a>.</li> </ul>
<b>RTC</b>		
General Guidelines	<ul style="list-style-type: none"> <li>• RTC pin to crystal termination trace length should be less than one inch.</li> <li>• Minimize capacitance between RTCX1 and RTCX2.</li> <li>• Put ground plane underneath crystal components.</li> <li>• Do not route switching signals under the external components (unless on other side of board).</li> </ul>	

Table 102. Intel® ICH3-S Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
<b>USB</b>		
General Guidelines	<ul style="list-style-type: none"> <li>• Route all traces over continuous planes (ground) with no interruptions. Avoid crossing over anti-etch when possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces. (Applies to USB signals, high-speed clocks, as well as slower signals that might be coupling to them.)</li> <li>• Keep traces at least 50 mils away from the edge of the reference ground plane. This helps prevent the coupling of the signal onto adjacent wires, and helps prevent free radiation of the signal from the edge of the PCB.</li> <li>• Maintain parallelism between USB differential signals with the trace spacing needed to achieve 90 Ω differential impedance.</li> <li>• Minimize the length of high-speed clock and periodic signal traces that run parallel to USB signal lines to minimize crosstalk. The minimum recommended spacing to clock signals is 20 mils, though it is recommended to keep clocks and PCI traces at least 50 mils from the USB differential pairs when possible.</li> <li>• Use 20 mils minimum spacing between USB signal pairs and other signal traces. This helps to prevent crosstalk.</li> <li>• USB signal pair traces should be trace length matched. Max trace length mismatch between USB signal pair (such as USBP2P and USBP2N) should be no greater than 150 mils.</li> <li>• No termination resistors needed for USB. The Intel ICH3-S has internal 15 kΩ resistors.</li> <li>• 47 pF parallel capacitors may be placed as close to the USB connector as possible.</li> </ul>	

## 14.4 Intel® P64H2 Layout Checklist

Table 103. Intel® P64H2 Layout Checklist

Checklist Items	Recommendations	Reason/Impact
Hub Interface	See MCH Hub Interface section of this checklist.	
PCI-X Interface	See <a href="#">Section 8.1</a> for complete list of topologies and lengths.	
General Guidelines	<ul style="list-style-type: none"> <li>Group like signals together under the Intel® P64H2 such as ground, 1.8 V, 3.3 V, etc.</li> <li>Ensure power and ground fills are placed directly under the Intel P64H2.</li> </ul>	<ul style="list-style-type: none"> <li>Refer to <a href="#">Section 12.9.1</a>.</li> <li>Refer to <a href="#">Section 12.9.2</a>.</li> </ul>



# Schematics

# A

The following schematics for the Intel<sup>®</sup> Pentium<sup>®</sup> M processor/Intel<sup>®</sup> E7501 chipset compatible platform Customer Reference Board (CRB) are included in this section.

- System Block Diagram
- Processor Socket
- MCH Pullups
- Thermal Monitors
- Processor Decoupling
- ITP, Processor Pullups
- MCH System Bus
- MCH Hub Interface
- MCH DDR Interface
- MCH Power/Ground
- DDR A Series Resistors
- DDR A DIMMs
- DDR A Termination
- DDR B Series Resistors
- DDR B DIMMs
- DDR B Termination
- P64H2 #1
- P64H2 #2
- P64H2 #1 PCI Pullups
- P64H2 #2 PCI Pullups
- PCI-X Slot 1A
- PCI-X Slot 1B
- PCI-X Slots 2A, 2B, 2C
- PCI-X Slot 2D and VXB Connector
- ICH
- USB and IDE Connectors
- 32-Bit PCI Slot (Debug)
- PCI Video
- 2.5 V and VTT\_DDR Power Regulation
- 1.8 V Power Regulation



- Power Connector and Power OK Circuit
- CPUVCC Regulator
- CK-408B
- FWH, LPC Connector (Debug)
- SIO, Legacy I/O
- 1.2 V Regulation
- LAN Controller and Connector
- SCSI Controller, Connectors, and Termination
- Mounting Holes
- VCCP Regulation
- SMBUS Mux Logic
- Front Panel and BMC Connectors
- Spare Gates
- Port 80

8

7

6

5

4

3

2

1

REVISIONS

REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE

INTEL<sup>(R)</sup> PENTIUM<sup>(R)</sup> M PROCESSOR /  
 INTEL<sup>(R)</sup> E7501 CHIPSET  
 PLATFORM REFERENCE SCHEMATICS

REV A2.1

THIS SCHEMATIC IS PROVIDED AS IS, WITH NO WARRANTIES WHATSOEVER,  
 PRUPOSE OR ANY WARRANTY ARISING OUT OF PROPOSAL,  
 SPECIFICATION OR SAMPLE

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY  
 INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN. INTEL DISCLAIMS ALL  
 LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY  
 RIGHTS, RELATING TO USE OF INFORMATION IN THIS SPECIFICATION. TNEL DOES  
 NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DRAWING CONTAINS INFORMATION WHICH HAS NOT BEEN VERIFIED FOR  
 MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE  
 MISUSE OF THIS INFORMATION.

\* OTHER NAMES AND BRANDS MAY BE CLAIMED AS THE PROPERTY OF OTHERS.

NOTES:

1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPLs FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
3. VCC = +5V UNLESS OTHERWISE SPECIFIED.
4. \* SUFFIX INDICATES ACTIVE LOW SIGNAL.
5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.
6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

DRAWING

BOM RELEASE DATE		PB NUMBER	
SIGNATURE	DATE	intel CORPORATION	5000 W CHANDLER BLVD CHANDLER, AZ 85226
DRN BY			
CHK BY		TITLE	
ENGR			
APVD			
APVD			
		PAGE	REV
		1/82	A2.1

8

7

6

5

4

3

2

1


# TABLE OF CONTENTS

SYSTEM BLOCK DIAGRAM.....	3
PROCESSOR SOCKET.....	4-5
MCH PULLUPS.....	6
THERMAL MONITORS.....	7
PROCESSOR DECOUPLING.....	8
ITP, PROCESSOR PULLUPS.....	9
MCH SYSTEM BUS.....	10
MCH HUB I/F.....	11
MCH DDR I/F.....	12-13
MCH POWER/GROUND.....	14
DDR A SERIES RESISTORS.....	15
DDR A DIMMS.....	16-17
DDR A TERMINATION.....	18
DDR B SERIES RESISTORS.....	19
DDR B DIMMS.....	20-21
DDR B TERMINATION.....	22
P64H2 #1.....	23-26
P64H2 #2.....	27-30
P64H2 #1 PCI PULLUPS.....	31
P64H2 #2 PCI PULLUPS.....	32
PCI-X SLOT 1A.....	33
PCI-X SLOT 1B.....	34
PCI-X SLOTS 2A, 2B, 2C.....	35-37
PCI-X SLOT 2D & VXB CONNECTOR.....	38
ICH.....	39-42
USB & IDE CONNECTORS.....	43
32-BIT PCI SLOT (DEBUG).....	44
PCI VIDEO.....	45-46
2.5V & VTT_DDR POWER REGULATION.....	47
1.8V POWER REGULATION.....	48
POWER CONNECTOR AND POWER OK CIRCUIT.....	49
CPUVCC REGULATOR.....	50
CK-408B.....	51
FWH, LPC CONNECTOR (DEBUG).....	52
SIO, LEGACY I/O.....	53-54
1.2V REGULATION.....	55
LAN CONTROLLER & CONNECTOR.....	56-58
SCSI CONTROLLER, CONNECTORS AND TERMINATION.....	59-66
MOUNTING HOLES.....	67
VCCP REGULATION.....	68
SMBUS MUX LOGIC.....	69
FRONT PANEL AND BMC CONNECTORS.....	70
SPARE GATES.....	71
PORT 80.....	72


DRAWING











(R) INTEL DRAWING (R)  
INTEL PENTIUM M PROCESSOR




DRAWING



MCH PULL-UP RESISTORS  
DRAWING







PROCESSOR DECOUPLING

DRAWING

PAGE	REV
8	A2.1



PLACE THESE RESISTORS  
NEAR PROCESSOR




DRAWING

INTEL<sup>(R)</sup> E7501 MCH


REV 0.5

IC

DRAWING








E7501 MCH


DRAWING

PAGE	REV
11	A2.1




REV 0.5 IC

DRAWING



REV 0.5 IC

DRAWING



REV 0.5


REV 0.5 IC

REV 0.5 IC

DRAWING







J5  
CONN184\_DDR\_ECC

DDR DIMM

DIMM A-2

DRAWING

PAGE	REV
17	A2.1

8 7 6 5 4 3 2 1

D C B A

B A

A D

8 7 6 5 4 3 2 1














# DDR CHANNEL B SERIES RESISTORS

8 7 6 5 4 3 2 1


D







D










C



PLACE NEAR DIMM B-1






C




0.1 UF BACKSIDE OR FRONTSIDE CAPS  
 6 CAPS BETWEEN EACH PAIR OF DIMMS





B






B



A




D




PLACE 100UF CAPS SURROUNDING CHAN B DIMMS  
 CAD NOTE: ALL CAPS SHOULD HAVE  
 DIRECT ATTACHMENT TO 2.5V PLANE,  
 AND 2 VIAS TO GND

DRAWING


8 7 6 5 4 3 2 1



PLACE DIMM B - 1 CLOSEST TO MCH







P C I - X I N T E R F A C E - A

P64H2\_1\_PA\_AD<63..0> BI

31A7<> 33A2<> 33A7<> 33C8<>

63	V21	PAAD<63>
62	AD20	PAAD<62>
61	AC20	PAAD<61>
60	AA20	PAAD<60>
59	Y20	PAAD<59>
58	V20	PAAD<58>
57	AC19	PAAD<57>
56	AB19	PAAD<56>
55	Y19	PAAD<55>
54	W19	PAAD<54>
53	AD18	PAAD<53>
52	AB18	PAAD<52>
51	AA18	PAAD<51>
50	W18	PAAD<50>
49	AD17	PAAD<49>
48	AC17	PAAD<48>
47	AA17	PAAD<47>
46	Y17	PAAD<46>
45	AC16	PAAD<45>
44	AB16	PAAD<44>
43	Y16	PAAD<43>
42	W16	PAAD<42>
41	AD15	PAAD<41>
40	AB15	PAAD<40>
39	AA15	PAAD<39>
38	W15	PAAD<38>
37	V15	PAAD<37>
36	AD14	PAAD<36>
35	AC14	PAAD<35>
34	AA14	PAAD<34>
33	Y14	PAAD<33>
32	V14	PAAD<32>
31	J20	PAAD<31>
30	J18	PAAD<30>
29	K24	PAAD<29>
28	K22	PAAD<28>
27	K21	PAAD<27>
26	K19	PAAD<26>
25	K18	PAAD<25>
24	L23	PAAD<24>
23	L20	PAAD<23>
22	L19	PAAD<22>
21	M23	PAAD<21>
20	M21	PAAD<20>
19	M20	PAAD<19>
18	M18	PAAD<18>
17	N22	PAAD<17>
16	N21	PAAD<16>
15	T22	PAAD<15>
14	T21	PAAD<14>
13	T19	PAAD<13>
12	T18	PAAD<12>
11	U23	PAAD<11>
10	U22	PAAD<10>
9	U19	PAAD<9>
8	AB24	PAAD<8>
7	W24	PAAD<7>
6	V24	PAAD<6>
5	AD23	PAAD<5>
4	AC23	PAAD<4>
3	AA23	PAAD<3>
2	Y23	PAAD<2>
1	V23	PAAD<1>
0	AC22	PAAD<0>

U14  
P64H2A

PAPCIXCAP	P22 P64H2_1_PA_PCIXCAP	
PAM66EN	U20 P64H2_1_PA_M66EN	
PAACK64*	AB22 P64H2_1_PA_ACK64_N	31B6<> 33B3<>
PAREQ64*	Y22 P64H2_1_PA_REQ64_N	31B6<> 33B7<>
PA_133EN	E23 P64H2_1_PA_133EN	
PAGNT* <5>	F22 P64H2_1_PA_GNT5_N	2588<>
PAGNT* <4>	F23 P64H2_1_PA_GNT4_N	2588<>
PAGNT* <3>	F20 P64H2_1_PA_GNT3_N	
PAGNT* <2>	F18	
PAGNT* <1>	G22	
PAGNT* <0>	G19 P64H2_1_PA_GNT0_N	33D7<>
PAREQ* <5>	F24 P64H2_1_PA_REQ5_N	31C6<>
PAREQ* <4>	F21 P64H2_1_PA_REQ4_N	31A6<>
PAREQ* <3>	F19 P64H2_1_PA_REQ3_N	31A6<>
PAREQ* <2>	G24 P64H2_1_PA_REQ2_N	31A6<>
PAREQ* <1>	G21 P64H2_1_PA_REQ1_N	31A6<>
PAREQ* <0>	G18 P64H2_1_PA_REQ0_N	31B6<> 33D3<>
PAPAR64	W21 P64H2_1_PA_PAR64	31B6<> 33A7<>
PAPAR	R18 P64H2_1_PA_PAR	33B7<>
PASTOP*	R24 P64H2_1_PA_STOP_N	31B6<> 33C7<>
PAPER*	R21 P64H2_1_PA_PERR_N	31B6<> 33C2<>
PASERR*	R20 P64H2_1_PA_SERR_N	31B6<> 33B2<>
PAIRDY*	P23 P64H2_1_PA_IRDY_N	31B6<> 33C2<>
PATRDY*	P20 P64H2_1_PA_TRDY_N	31B6<> 33C7<>
PAFRAME*	N18 P64H2_1_PA_FRAME_N	31B6<> 33C7<>
PADEVSEL*	P19 P64H2_1_PA_DEVSEL_N	31B6<> 33C2<>
PAC/BE* <7>	W22 P64H2_1_PA_CBE7_N	31D8<> 33B7<>
PAC/BE* <6>	AD21 P64H2_1_PA_CBE6_N	31D8<> 33A3<>
PAC/BE* <5>	AB21 P64H2_1_PA_CBE5_N	31D8<> 33A7<>
PAC/BE* <4>	AA21 P64H2_1_PA_CBE4_N	31D8<> 33A3<>
PAC/BE* <3>	L22 P64H2_1_PA_CBE3_N	33C3<>
PAC/BE* <2>	N19 P64H2_1_PA_CBE2_N	33C2<>
PAC/BE* <1>	T24 P64H2_1_PA_CBE1_N	33B2<>
PAC/BE* <0>	AA24 P64H2_1_PA_CBE0_N	33B7<>
PAPCLKI	V17 P64H2_1_PA_PCLKI	
PAPCLK0 <6>	H23 P64H2_1_PA_PCLK6	1 R585 2 33
PAPCLK0 <5>	H22	
PAPCLK0 <4>	H20	
PAPCLK0 <3>	H19	
PAPCLK0 <2>	J24	
PAPCLK0 <1>	J23	
PAPCLK0 <0>	J21 P64H2_1_PA_PCLK0_R	1 R996 2 P64H2_1_PA_PCLK0 OUT 33D3<>
PAPCIRST*	E24 P64H2_1_PA_RST_N	BI 33D7<>
PAIRQ <15>	F4 P64H2_1_PA_IRQ15	31A6<>
PAIRQ <14>	E4 P64H2_1_PA_IRQ14	31A6<>
PAIRQ <13>	F5 P64H2_1_PA_IRQ13	31A6<>
PAIRQ <12>	E5 P64H2_1_PA_IRQ12	31A6<>
PAIRQ <11>	D5 P64H2_1_PA_IRQ11	31A6<>
PAIRQ <10>	C5 P64H2_1_PA_IRQ10	31C6<>
PAIRQ <9>	B5 P64H2_1_PA_IRQ9	31C6<>
PAIRQ <8>	A5 P64H2_1_PA_IRQ8	31C6<>
PAIRQ <7>	F6 P64H2_1_PA_IRQ7	31A6<>
PAIRQ <6>	E6 P64H2_1_PA_IRQ6	31C6<>
PAIRQ <5>	D6 P64H2_1_PA_IRQ5	31D6<>
PAIRQ <4>	C6 P64H2_1_PA_IRQ4	31D6<>
PAIRQ <3>	B6 P64H2_1_PA_IRQ3	31D6<>
PAIRQ <2>	A6 P64H2_1_PA_IRQ2	31D6<> 33D3<>
PAIRQ <1>	D7 P64H2_1_PA_IRQ1	31C6<> 33D3<>
PAIRQ <0>	B7 P64H2_1_PA_IRQ0	31C6<> 33D6<>
PAPLOCK*	R23 P64H2_1_PA_PLOCK_N	BI 31B6<> 33C2<>

82870P2 IC


PLACE SERIES RESISTORS WITHIN 1 INCH OF P64H2

FOR VALIDATION ONLY

JP26	JP24	JP25	PROTOCOL	MAX FREQ
NO JUMPER	NO JUMPER	NO JUMPER	PCI-X	133MHZ
NO JUMPER	JUMPER	NO JUMPER	PCI-X	100MHZ
NO JUMPER	JUMPER	PIN 1-2	PCI-X	65MHZ
NO JUMPER	JUMPER	PIN 2-3	PCI	65MHZ
JUMPER	JUMPER	PIN 2-3	PCI	33MHZ

INTEL<sup>(R)</sup> P64H2 #1  
133MHZ SLOT1

DRAWING



PCI-X INTERFACE - B


PLACE SERIES RESISTORS WITHIN 1 INCH OF 064H2

FOR VALIDATION ONLY

JP29	JP28	PROTOCOL	MAX FREQ
NO JUMPER	NO JUMPER	PCI-X	100MHZ
NO JUMPER	PIN 1-2	PCI-X	66MHZ
NO JUMPER	PIN 2-3	PCI	66MHZ
JUMPER	PIN 2-3	PCI	33MHZ

P64H2 #1  
100MHZ PCI-X SLOT  
AND LAN CONTROLLER

DRAWING



38B5<>	70B7<>	69A1<>
35C7<>	37C7<>	36C7<>
70B4<>	69A1<>	36B5<>
34C7<>	33C7<>	29A6<>
37C7<>	36C7<>	35C7<>

P64H2 SMBUS ADDRESS STRAPPING

BIT	VALUE
7	1
6	1
5	PA_GNT5_RESETA_N
4	0
3	PA_GNT4_BUSENB_N
2	PB_GNT5_RESETA_N
1	PB_GNT4_BUSENB_N

P64H2 #1 SMBUS ADDRESS = C2H


HPA\_SLOT<2..0> = 000B => HOT PLUG DISABLED

HPB\_SLOT<2..0> = 000B => HOT PLUG DISABLED

P64H2 #1

HUB INTERFACE


DRAWING



P64H2 #1  
POWER AND DECOUPLING

DRAWING





P64H2\_2\_PA\_AD<63..0>

63	V21	PAAD<63>
62	AD20	PAAD<62>
61	AC20	PAAD<61>
60	AA20	PAAD<60>
59	Y20	PAAD<59>
58	V20	PAAD<58>
57	AC19	PAAD<57>
56	AB19	PAAD<56>
55	Y19	PAAD<55>
54	W19	PAAD<54>
53	AD18	PAAD<53>
52	AB18	PAAD<52>
51	AA18	PAAD<51>
50	W18	PAAD<50>
49	AD17	PAAD<49>
48	AC17	PAAD<48>
47	AA17	PAAD<47>
46	Y17	PAAD<46>
45	AC16	PAAD<45>
44	AB16	PAAD<44>
43	Y16	PAAD<43>
42	W16	PAAD<42>
41	AD15	PAAD<41>
40	AB15	PAAD<40>
39	AA15	PAAD<39>
38	W15	PAAD<38>
37	V15	PAAD<37>
36	AD14	PAAD<36>
35	AC14	PAAD<35>
34	AA14	PAAD<34>
33	Y14	PAAD<33>
32	W14	PAAD<32>
31	J20	PAAD<31>
30	J18	PAAD<30>
29	K24	PAAD<29>
28	K22	PAAD<28>
27	K21	PAAD<27>
26	K19	PAAD<26>
25	K18	PAAD<25>
24	L23	PAAD<24>
23	L20	PAAD<23>
22	L19	PAAD<22>
21	M23	PAAD<21>
20	M21	PAAD<20>
19	M20	PAAD<19>
18	M18	PAAD<18>
17	N22	PAAD<17>
16	N21	PAAD<16>
15	T22	PAAD<15>
14	T21	PAAD<14>
13	T19	PAAD<13>
12	T18	PAAD<12>
11	U23	PAAD<11>
10	U22	PAAD<10>
9	U19	PAAD<9>
8	AB24	PAAD<8>
7	W24	PAAD<7>
6	V24	PAAD<6>
5	AD23	PAAD<5>
4	AC23	PAAD<4>
3	AA23	PAAD<3>
2	Y23	PAAD<2>
1	V23	PAAD<1>
0	AC22	PAAD<0>

P C I - X I N T E R F A C E - A

U15  
P64H2A

PAPCIXCAP	P22	P64H2_2_PA_PCIXCAP		
PAM66EN	U20	P64H2_2_PA_M66EN		
PAACK64*	AB22	P64H2_2_PA_ACK64_N	BI	32A6<> 59D3<>
PAREQ64*	Y22	P64H2_2_PA_REQ64_N	BI	32CB<> 59D3<>
PA_133EN	E23	P64H2_2_PA_133EN		
PAGNT* <5>	E22	P64H2_2_PA_GNT5_N	OUT	29DB<>
PAGNT* <4>	F23	P64H2_2_PA_GNT4_N	OUT	29DB<>
PAGNT* <3>	F20	P64H2_2_PA_GNT3_N	OUT	
PAGNT* <2>	F18			
PAGNT* <1>	G22			
PAGNT* <0>	G19	P64H2_2_PA_GNT0_N	OUT	59D6<>
PAREQ* <5>	F24	P64H2_2_PA_REQ5_N	IN	32A6<>
PAREQ* <4>	F21	P64H2_2_PA_REQ4_N	IN	32A6<>
PAREQ* <3>	F19	P64H2_2_PA_REQ3_N	IN	32A6<>
PAREQ* <2>	G24	P64H2_2_PA_REQ2_N	IN	32A6<>
PAREQ* <1>	G21	P64H2_2_PA_REQ1_N	IN	32A6<>
PAREQ* <0>	G18	P64H2_2_PA_REQ0_N	IN	32A6<> 59D3<>
PAPAR64	W21	P64H2_2_PA_PAR64	BI	32CB<> 59D3<>
PAPAR	R18	P64H2_2_PA_PAR	BI	59C3<>
PASTOP*	R24	P64H2_2_PA_STOP_N	BI	32DB<> 59C3<>
PAPER*	R21	P64H2_2_PA_PERR_N	BI	32DB<> 59C3<>
PASERR*	R20	P64H2_2_PA_SERR_N	BI	32B6<> 59C3<>
PAIRDY*	P23	P64H2_2_PA_IRDY_N	BI	32DB<> 59C3<>
PATRDY*	P20	P64H2_2_PA_TRDY_N	BI	32B6<> 59C3<>
PAFRAME*	N18	P64H2_2_PA_FRAME_N	BI	32B6<> 59D3<>
PADEVSEL*	P19	P64H2_2_PA_DEVSEL_N	BI	32B6<> 59C3<>
PAC/BE* <7>	W22	P64H2_2_PA_CBE7_N	BI	32CB<> 59C3<>
PAC/BE* <6>	AD21	P64H2_2_PA_CBE6_N	BI	32B6<> 59C3<>
PAC/BE* <5>	AB21	P64H2_2_PA_CBE5_N	BI	32B6<> 59C3<>
PAC/BE* <4>	AA21	P64H2_2_PA_CBE4_N	BI	32B6<> 59C3<>
PAC/BE* <3>	L22	P64H2_2_PA_CBE3_N	BI	59C3<>
PAC/BE* <2>	N19	P64H2_2_PA_CBE2_N	BI	59C3<>
PAC/BE* <1>	T24	P64H2_2_PA_CBE1_N	BI	59C3<>
PAC/BE* <0>	AA24	P64H2_2_PA_CBE0_N	BI	59C3<>
PAPCLKI	V17	P64H2_2_PA_PCLKI		
PAPCLK0<6>	H23	P64H2_2_PA_PCLK6	OUT	33
PAPCLK0<5>	H22			
PAPCLK0<4>	H20			
PAPCLK0<3>	H19			
PAPCLK0<2>	J24			
PAPCLK0<1>	J23			
PAPCLK0<0>	J21	P64H2_2_PA_PCLK0_R	OUT	33
PAPCIRST*	E24	P64H2_2_PA_RST_N	OUT	59A7<>
PAIRQ<15>	F4	P64H2_2_PA_IRQ15	IN	32C6<>
PAIRQ<14>	E4	P64H2_2_PA_IRQ14	IN	32C6<>
PAIRQ<13>	F5	P64H2_2_PA_IRQ13	IN	32C6<>
PAIRQ<12>	E5	P64H2_2_PA_IRQ12	IN	32C6<>
PAIRQ<11>	D5	P64H2_2_PA_IRQ11	IN	32C6<>
PAIRQ<10>	C5	P64H2_2_PA_IRQ10	IN	32C6<>
PAIRQ<9>	B5	P64H2_2_PA_IRQ9	IN	32C6<>
PAIRQ<8>	A5	P64H2_2_PA_IRQ8	IN	32C6<>
PAIRQ<7>	F6	P64H2_2_PA_IRQ7	IN	32A6<>
PAIRQ<6>	E6	P64H2_2_PA_IRQ6	IN	32B6<>
PAIRQ<5>	D6	P64H2_2_PA_IRQ5	IN	32B6<>
PAIRQ<4>	C6	P64H2_2_PA_IRQ4	IN	32A2<>
PAIRQ<3>	B6	P64H2_2_PA_IRQ3	IN	32B6<>
PAIRQ<2>	A6	P64H2_2_PA_IRQ2	IN	32A2<>
PAIRQ<1>	D7	P64H2_2_PA_IRQ1	IN	32B6<> 59D3<>
PAIRQ<0>	B7	P64H2_2_PA_IRQ0	IN	32A2<> 59D3<>
PAPLOCK*	R23	P64H2_2_PA_PLOCK_N	BI	32DB<>

1 OF 5  
IC


82870P2

FOR VALIDATION ONLY

JP31	JP32	JP27	PROTOCOL	MAX FREQ
NO JUMPER	NO JUMPER	NO JUMPER	PCI-X	133MHZ
NO JUMPER	JUMPER	NO JUMPER	PCI-X	100MHZ
NO JUMPER	JUMPER	PIN 1-2	PCI-X	66MHZ
NO JUMPER	JUMPER	PIN 2-3	PCI	66MHZ
JUMPER	JUMPER	PIN 2-3	PCI	33MHZ


1-2 - PCI-X 133  
2-3 - PCI-X 100

PLACE SERIES RESISTOR WITHIN 1 INCH OF P64H2




P64H2 #2  
SCSI CONTROLLER

DRAWING



P64H2 #2  
66-MHZ SLOTS 2A-D

DRAWING



P64H2 SMBUS ADDRESS STRAPPING

BIT	VALUE
7	1
6	1
5	PA_GNT5_N
4	0
3	PA_GNT4_N
2	PB_GNT5_N
1	PB_GNT4_N


P64H2 #2 SMBUS ADDRESS = C0H

HPA\_SLOT<2..0> = 000B => HOT PLUG DISABLED

HPB\_SLOT<2..0> = 000B => HOT PLUG DISABLED

# P64H2 #2 HUB INTERFACE

DRAWING





P64H2 #2  
POWER AND DECOUPLING

DRAWING

# P64H2 #1 PCI BUS A PULL-UPS

# P64H2 #1 PCI BUS B PULL-UPS




# P64H2 #1 PCI PULL-UPS

DRAWING


P64H2 #2 PCI BUS A PULL-UPS

P64H2 #2 PCI BUS B PULL-UPS




P64H2 #2 PCI PULL-UPS

DRAWING



PCIX SLOT 1 (133MHZ)  
P64H2 #1, PCI BUS A  
IDSEL = AD17  
REQ#/GNT# = 0  
IRQ#<0..3>  
PCLK 0

23D7<> 31A7<> 33A7<> 33C8<>



PCI\_X\_3V

PCIX SLOT 2 (100MHZ)  
P64H2 #1, PCI BUS B  
IDSEL = AD18  
REQ#/GNT# = 1  
IRQ# < 4..7 >  
PCLK1

44C8<  
38C4<  
36C7<  
33C8<  
35C7<  
37C7<  
39B7<  
52A7<

56D7<  
34A2<  
24D5<  
31A3<  
34A7<





70B7<  
38B5<  
36C7<  
39C7<  
29B5<  
35C7<  
37C7<  
69A1<

56D7< 56D6<  
31A3< 24D5<  
34C6< 34A2<

24D5< 31A3< 34A7< 34C8<  
56D6< 56D7<

DRAWING







PCIX SLOT A (66MHZ)  
P64H2 #2, PCI BUS B  
IDSEL = AD17  
REQ#/#GNT# = 0  
IRQ#<0..3>  
PCLK0

38A5<> 38A6<> 38C1<> 38C4<> 38C4<  
28D7<> 32A3<> 35A7<> 35C8<> 35A2<>  
36A7<> 37C8<> 37A7<> 37A2<> 37C8<>







PCIX SLOT C (66MHZ)  
P64H2 #2, PCI BUS B  
IDSEL = AD19  
REQ#/#GNT# = 2  
IRQ#<8..11>  
PCLK2



PCIX SLOT D (66MHZ) + UXB CONNECTOR  
 P64H2 #2, PCI BUS B  
 IDSEL = AD20  
 REQ#/GNT# = 3  
 IRQ#<12..15>  
 PCLK3





INTEL<sup>®</sup> ICH3


PART 1 OF 4

11B8< 16A4< 17A3< 20A4< 21A4<


DRAWING

43B8< 44C8< 45A7< 52A5< 52C6< 53C7<

PAGE	REV
39	A2.1



ICH3 (PART 2 OF 4)  
DRAWING




ICH3 (PART 3 OF 4)  
DRAWING

U45  
ICH3

L3	GND<52>	GND<104>	A22
K23	GND<51>	GND<103>	A21
K22	GND<50>	GND<102>	AC23
K21	GND<49>	GND<101>	AC8
K20	GND<48>	GND<100>	AC1
K13	GND<47>	GND<99>	AB8
K11	GND<46>	GND<98>	AA22
J5	GND<45>	GND<97>	AA20
H19	GND<44>	GND<96>	AA16
G20	GND<43>	GND<95>	AA12
G3	GND<42>	GND<94>	AA8
F22	GND<41>	GND<93>	AA3
F19	GND<40>	GND<92>	Y8
E20	GND<39>	GND<91>	W22
E19	GND<38>	GND<90>	W18
E18	GND<37>	GND<89>	W14
E15	GND<36>	GND<88>	W10
E14	GND<35>	GND<87>	W7
E5	GND<34>	GND<86>	W6
D22	GND<33>	GND<85>	V20
D21	GND<32>	GND<84>	V3
D20	GND<31>	GND<83>	T22
D17	GND<30>	GND<82>	T20
D16	GND<29>	GND<81>	T4
D13	GND<28>	GND<80>	R23
D9	GND<27>	GND<79>	R21
C22	GND<26>	GND<78>	R5
C21	GND<25>	GND<77>	R3
C20	GND<24>	GND<76>	P22
C19	GND<23>	GND<75>	P20
C18	GND<22>	GND<74>	P13
C17	GND<21>	GND<73>	P11
C16	GND<20>	GND<72>	N23
C15	GND<19>	GND<71>	N21
C14	GND<18>	GND<70>	N14
C6	GND<17>	GND<69>	N13
C3	GND<16>	GND<68>	N12
B22	GND<15>	GND<67>	N11
B20	GND<14>	GND<66>	N10
B19	GND<13>	GND<65>	N5
B18	GND<12>	GND<64>	M22
B15	GND<11>	GND<63>	M20
B14	GND<10>	GND<62>	M13
B13	GND<9>	GND<61>	M12
B10	GND<8>	GND<60>	M11
B8	GND<7>	GND<59>	L23
A23	GND<6>	GND<58>	L21
A20	GND<5>	GND<57>	L14
A17	GND<4>	GND<56>	L13
A16	GND<3>	GND<55>	L12
A13	GND<2>	GND<54>	L11
A1	GND<1>	GND<53>	L10

4 OF 4



STRAP OPTIONS AND SPEAKER CIRCUITRY

# ICH3 (PART 4 OF 4)

DRAWING



D

C

B


A

D


C

B

A




CHECK USB DESIGN GUIDELINES





# USB AND IDE

DRAWING

# PCI-33 (ICH3) CONNECTOR, TERMINATION, AND DECOUPLING








DRAWING


VIDEO




NOTE  
 FOR E7501 A0 STEPPING, R423=16.2K  
 FOR E7501 A1 STEPPING, R423=17.4K

DRAWING

PAGE	REV
47	A2.1



# POWER CONNECTORS



52B7< 70C6<> 70B7<> 69A1<>

52B7<> 69A1<> 70B4<> 70C3<>

21A7> 20A7> 17A6> 16A7>


69AB< 70B4<>

7B3>

48A4< 70B7>

VRM\_VID<5..0> OUT 49D5> 50B7<

DRAWING VCC3=14 GND=7



CAD NOTE:  
TRACE LENGTHS MUST BE > 3" ROUTED LENGTH MATCHED

CAD NOTE:  
ROUTE CLOSE TO CK408B < 1"

CAD NOTE:  
TRACE LENGTHS MUST BE > 3" ROUTED LENGTH MATCHED

CAD NOTE:  
TRACE LENGTHS MUST BE > 3" ROUTED LENGTH MATCHED

CAD NOTE:  
TRACE LENGTHS MUST BE > 3" ROUTED LENGTH MATCHED

CAD NOTE:  
GROUND FLOOD AROUND CK-408B  
SEE PLATFORM  
DESIGN GUIDE FOR DETAILS

# CK408-B CLOCK SYNTHESIZER


16A5<> 17A3<> 20A5<> 21A5<> 69A1<> 70B4<>  
16A5<> 17A4<> 20A5<> 21A5<> 69B1<> 70B7<>

51A4> 51A6< 51B4<

51B4< 51A6< 51B3>


DRAWING





# FWH CIRCUITRY


DRAWING



# SIO CIRCUITRY

DRAWING


# LEGACY I/O



DRAWING

# V1.2 REGULATION


NOTE: ROUTE AS DIFFERENTIAL PAIR



DRAWING


# INTEL<sup>(R)</sup> 82544EI GIGABIT LAN CONTROLLER

LAN CONTROLLER  
 P64H2 #1, PCI BUS B  
 IDSEL = AD17  
 REQ#/GNT# = 0  
 IRQ#0



DRAWING


# GIGABIT LAN CONTROLLER



Y2	VCC3<27>	VCC1_8H<24>	AC23
AE21	VCC3<26>	VCC1_8H<23>	AC17
AE19	VCC3<25>	VCC1_8H<22>	AC9
AE17	VCC3<24>	VCC1_8H<21>	AC4
AE15	VCC3<23>	VCC1_8H<20>	V23
AE13	VCC3<22>	VCC1_8H<19>	U17
AE11	VCC3<21>	VCC1_8H<18>	U16
AE9	VCC3<20>	VCC1_8H<17>	U11
AE7	VCC3<19>	VCC1_8H<16>	U10
AE5	VCC3<18>	VCC1_8H<15>	T17
AB25	VCC3<17>	VCC1_8H<14>	T10
AB2	VCC3<16>	VCC1_8H<13>	T4
Y25	VCC3<15>	VCC1_8H<12>	L17
V25	VCC3<14>	VCC1_8H<11>	L10
U2	VCC3<13>	VCC1_8H<10>	K23
T25	VCC3<12>	VCC1_8H<9>	K17
T2	VCC3<11>	VCC1_8H<8>	K16
P2	VCC3<10>	VCC1_8H<7>	K11
N25	VCC3<9>	VCC1_8H<6>	K10
J25	VCC3<8>	VCC1_8H<5>	J4
E25	VCC3<7>	VCC1_8H<4>	E23
B22	VCC3<6>	VCC1_8H<3>	D19
B19	VCC3<5>	VCC1_8H<2>	D14
B17	VCC3<4>	VCC1_8H<1>	D4
B10	VCC3<3>	VCC1_5L<4>	G3
B7	VCC3<2>	VCC1_5L<3>	C10
B5	VCC3<1>	VCC1_5L<2>	C14
		VCC1_5L<1>	C13
D11	AVCC3H<4>	AVCC2_5H<4>	D22
G4	AVCC3H<3>	AVCC2_5H<3>	H4
AD3	AVCC3H<2>	AVCC2_5H<2>	H3
A22	AVCC3H<1>	AVCC2_5H<1>	H2
		N/C<17>	C20
G1	N/C<34>	N/C<16>	C19
F4	N/C<33>	N/C<15>	C17
AF23	N/C<32>	N/C<14>	C15
AF22	N/C<31>	N/C<13>	B23
AE22	N/C<30>	N/C<12>	B20
AC26	N/C<29>	N/C<11>	B18
U3	N/C<28>	N/C<10>	B16
N1	N/C<27>	N/C<9>	B14
N2	N/C<26>	N/C<8>	J2
M2	N/C<25>	N/C<7>	B15
L4	N/C<24>	N/C<6>	A20
F3	N/C<23>	N/C<5>	A19
D20	N/C<22>	N/C<4>	A18
D18	N/C<21>	N/C<3>	A17
D17	N/C<20>	N/C<2>	A16
D16	N/C<19>	N/C<1>	A15
D15	N/C<18>		


N4	GND	GND	N14
N3	GND	GND	N15
M17	GND	GND	N16
M16	GND	GND	N17
M15	GND	GND	P4
M14	GND	GND	P10
M13	GND	GND	P11
M12	GND	GND	P12
M11	GND	GND	P13
M10	GND	GND	P14
M4	GND	GND	P15
M3	GND	GND	P16
M1	GND	GND	P17
L16	GND	GND	R10
L15	GND	GND	R11
L14	GND	GND	R12
L13	GND	GND	R13
L12	GND	GND	R14
L11	GND	GND	R15
L24	GND	GND	R16
N13	GND	GND	R17
N12	GND	GND	R24
L1	GND	GND	T11
K15	GND	GND	T12
K14	GND	GND	T13
K13	GND	GND	T14
K12	GND	GND	T15
H1	GND	GND	T16
G24	GND	GND	U3
E4	GND	GND	U12
D3	GND	GND	U13
C26	GND	GND	U14
C25	GND	GND	U15
C24	GND	GND	U24
C21	GND	GND	W3
C18	GND	GND	W24
C16	GND	GND	AA3
C9	GND	GND	AA24
N11	GND	GND	AD1
C6	GND	GND	AD2
C3	GND	GND	AD4
B26	GND	GND	AD6
B25	GND	GND	AD8
B24	GND	GND	AD10
B12	GND	GND	AD12
N10	GND	GND	AD14
B3	GND	GND	AD16
B2	GND	GND	AD18
A26	GND	GND	AD22
A25	GND	GND	AD24
A24	GND	GND	AD25
A11	GND	GND	AD26
A3	GND	GND	AE1
A2	GND	GND	AE2
A1	GND	GND	AE3
	GND	GND	AE23
	GND	GND	AE24
	GND	GND	AE25
	GND	GND	AE26
	GND	GND	AF1
	GND	GND	AF2
	GND	GND	AF25
	GND	GND	AF26

DRAWING



# SCSI CONTROLLER

U78  
AIC\_7902A




SAME AS AIC7902

1 OF 6

DRAWING




# SCSI CONTROLLER



DRAWING


# SCSI CONTROLLER

U78  
AIC\_7902A



POWERS/GROUNDS

6 OF 6  
IC




POWERS/GROUNDS

4 OF 6  
IC

DRAWING

# SCSI CONTROLLER

U78  
AIC\_7902A




SCSI POWER/GND AND TEST


NOPOP RP280 AND R1011 FOR AIC7902 A-2 AND LATER STEPPINGS

DRAWING

# AIC - 7902 SCSI DECOUPLING RECOMMENDATION FOR POWER SUPPLIES



# VOLTAGE REGULATORS AND SCSI CLOCK



# SCSI CONNECTORS A AND B

8 7 6 5 4 3 2 1

D

D

C





C

B

B


A


A




DRAWING

8 7 6 5 4 3 2 1





TERMINATION SCSI CHANNEL B  
DRAWING




# MOUNTING HOLES


DRAWING

PAGE	REV
67	A2.1






1.05V  
VCCP REGULATION  
DRAWING




SEL1	SEL0	SMBUS PARTITION
0	0	BUS0
0	1	BUS1
1	0	BUS2
1	1	BUS3 < DEFAULT >

# SMBUS MUX

DRAWING






SPARE GATES

DRAWING

PAGE	REV
71	A2.1







	8	7	6	5	4	3	2	1
D								
C								
B								
A								

LVSCDAP2 60C7<> 64C7<> 65C3<>  
LVSCDAP3 60C7<> 64B7<> 65C3<>  
LVSCDAP4 60C7<> 64B7<> 65B5<>  
LVSCDAP5 60C7<> 64B7<> 65C5<>  
LVSCDAP6 60C7<> 64B7<> 65C5<>  
LVSCDAP7 60C7<> 64B7<> 65C5<>  
LVSCDAP8 60C7<> 64B7<> 65C8<>  
LVSCDAP9 60C7<> 64A7<> 65C8<>  
LVSCDAP10 60C7<> 64A7<> 65C8<>  
LVSCDAP11 60C7<> 64A7<> 65C8<>  
LVSCDAP12 60C7<> 64C7<> 65B3<>  
LVSCDAP13 60C7<> 64C7<> 65C3<>  
LVSCDAP14 60C7<> 64C7<> 65C3<>  
LVSCDAP15 60C7<> 64C7<> 65C3<>  
LVSCDAPHM 60C5<> 64C6<> 65C1<>  
LVSCDAPHM 60C7<> 64C7<> 65C3<>  
LVSCDAPLM 60C5<> 64B6<> 65C4<>  
LVSCDAPLP 60C7<> 64B7<> 65C5<>  
LVSCDBM0 60C1<> 64C2<> 66C1<>  
LVSCDBM1 60C1<> 64C2<> 66C1<>  
LVSCDBM2 60C1<> 64C2<> 66C1<>  
LVSCDBM3 60C1<> 64B2<> 66C1<>  
LVSCDBM4 60C1<> 64B2<> 66B4<>  
LVSCDBM5 60C1<> 64B2<> 66C4<>  
LVSCDBM6 60C1<> 64B2<> 66C4<>  
LVSCDBM7 60C1<> 64B2<> 66C4<>  
LVSCDBM8 60C1<> 64B2<> 66C5<>  
LVSCDBM9 60C1<> 64A2<> 66C5<>  
LVSCDBM10 60C1<> 64A2<> 66C5<>  
LVSCDBM11 60C1<> 64A2<> 66C5<>  
LVSCDBM12 60C1<> 64C2<> 66B1<>  
LVSCDBM13 60C1<> 64C2<> 66C1<>  
LVSCDBM14 60C1<> 64C2<> 66C1<>  
LVSCDBM15 60C1<> 64C2<> 66C1<>  
LVSCDBP0 60C4<> 64C3<> 66C3<>  
LVSCDBP1 60C4<> 64C3<> 66C3<>  
LVSCDBP2 60C4<> 64C3<> 66C3<>  
LVSCDBP3 60C4<> 64B3<> 66C3<>  
LVSCDBP4 60C4<> 64B3<> 66B5<>  
LVSCDBP5 60C4<> 64B3<> 66C5<>  
LVSCDBP6 60C4<> 64B3<> 66C5<>  
LVSCDBP7 60C4<> 64B3<> 66C5<>  
LVSCDBP8 60C4<> 64B3<> 66C8<>  
LVSCDBP9 60C4<> 64A3<> 66C8<>  
LVSCDBP10 60C4<> 64A3<> 66C8<>  
LVSCDBP11 60C4<> 64A3<> 66C8<>  
LVSCDBP12 60C4<> 64C3<> 66B3<>  
LVSCDBP13 60C4<> 64C3<> 66C3<>  
LVSCDBP14 60C4<> 64C3<> 66C3<>  
LVSCDBP15 60C4<> 64C3<> 66C3<>  
LVSCDBPHM 60B1<> 64C2<> 66C1<>  
LVSCDBPHM 60B4<> 64C3<> 66C3<>  
LVSCDBPLM 60B1<> 64B2<> 66C4<>  
LVSCDBPLP 60B4<> 64B3<> 66C5<>  
LVSELAM 60B5<> 64B6<> 65C6<>  
LVSELAP 60B7<> 64B7<> 65C8<>  
LVSELBM 60B1<> 64B2<> 66C6<>  
LVSELBP 60B4<> 64B3<> 66C8<>  
LVTRMPWR\_A 64D5< 62A1< 65D5<  
LVTRMPWR\_B 64D2< 62A1< 65D5<  
MCH\_AP\_0\_N 6B7< 10A6<  
MCH\_AP\_1\_N 6B7< 10A6<  
MCH\_A\_N<35..32> 6C2< 10C5<  
MCH\_BINIT\_N 6B2< 10A6<  
MCH\_CLK66 51B4< 11B6<  
MCH\_DP\_N<3..0> 6C6< 10A6<  
MCH\_GT\_LVREF 10D3<  
MCH\_RSP\_N 6B2< 10C6<  
MCH\_XERR\_N 6B2< 10A6<  
MCH\_XORMODE\_N 10D6<  
MDI1 56A2< 58B8<  
MDI1\_N 56A2< 58B8<  
MDI2 56A2< 58B8<  
MDI2\_N 56A2< 58B8<  
MDI3 56A2< 58B8<  
MDI3\_N 56A2< 58B8<  
MDI0 56A2< 58B8<  
MDI0\_N 56A2< 58B8<  
MSCLK 53C3< 54C8<  
MSDATA 53C3< 54C8<  
MTR0\_N 53D6< 54A2<  
P64H2\_1\_APICD0 25B5<>  
P64H2\_1\_APICD1 25B5<>  
P64H2\_1\_CK200 25C5<  
P64H2\_1\_CK200\_N 25C5<


P64H2\_1\_CLK66 51B8< 25C5<  
P64H2\_1\_HI16 11B3< 25C2<  
P64H2\_1\_HI17 11B3< 25C2<  
P64H2\_1\_HI18 11B3< 25C2<  
P64H2\_1\_HI20 11A3< 25C2<  
P64H2\_1\_HI21 11A3< 25C2<  
P64H2\_1\_HI<?.?.?> 11A2< 25B1<>  
P64H2\_1\_HPA\_SID 25A5<  
P64H2\_1\_HPA\_SLOT0 25B5<  
P64H2\_1\_HPA\_SLOT1 25B5<  
P64H2\_1\_HPA\_SLOT2 25B5<  
P64H2\_1\_HPB\_SID 25A3<  
P64H2\_1\_HPB\_SLOT0 25B3<  
P64H2\_1\_HPB\_SLOT1 25B3<  
P64H2\_1\_HPB\_SLOT2 25B3<  
P64H2\_1\_PA\_133EN 23D5<  
P64H2\_1\_PA\_ACK64\_N 31B6< 33B3< 23D4<  
P64H2\_1\_PA\_AD<63..0> 23D7< 31A7< 33A2< 33A7<>  
33C7<>  
P64H2\_1\_PA\_CBE0\_N 23B4<> 33B7<>  
P64H2\_1\_PA\_CBE1\_N 23B4<> 33B2<>  
P64H2\_1\_PA\_CBE2\_N 23B4<> 33C2<>  
P64H2\_1\_PA\_CBE3\_N 23B4<> 33C3<>  
P64H2\_1\_PA\_CBE4\_N 23B4<> 31D8< 33A3<>  
P64H2\_1\_PA\_CBE5\_N 23B4<> 31D8< 33A7<>  
P64H2\_1\_PA\_CBE6\_N 23B4<> 31D8< 33A3<>  
P64H2\_1\_PA\_CBE7\_N 23B4<> 31D8< 33B7<>  
P64H2\_1\_PA\_DEVSEL\_N 23C4<> 31B6<> 33C2<>  
P64H2\_1\_PA\_FRAME\_N 23C4<> 31B6<> 33C7<>  
P64H2\_1\_PA\_GNT0\_N 23C4<> 33D7<  
P64H2\_1\_PA\_GNT3\_N 23C5<>  
P64H2\_1\_PA\_GNT4\_N 23C4<> 25B8<>  
P64H2\_1\_PA\_GNT5\_N 23C4<> 25B8<>  
P64H2\_1\_PA\_IRDY\_N 23C4<> 31B6<> 33C2<>  
P64H2\_1\_PA\_IRQ0 31C6<> 33D6< 23A4<  
P64H2\_1\_PA\_IRQ1 31C6<> 33D3< 23A4<  
P64H2\_1\_PA\_IRQ2 31D6<> 33D6< 23A4<  
P64H2\_1\_PA\_IRQ3 31D6<> 33D3< 23A4<  
P64H2\_1\_PA\_IRQ4 31D6<> 23A4<  
P64H2\_1\_PA\_IRQ5 31D6<> 23A4<  
P64H2\_1\_PA\_IRQ6 31C6<> 23A4<  
P64H2\_1\_PA\_IRQ7 31A6<> 23A4<  
P64H2\_1\_PA\_IRQ8 31C6<> 23A4<  
P64H2\_1\_PA\_IRQ9 31C6<> 23A4<  
P64H2\_1\_PA\_IRQ10 31C6<> 23A4<  
P64H2\_1\_PA\_IRQ11 31A6<> 23A4<  
P64H2\_1\_PA\_IRQ12 31A6<> 23A4<  
P64H2\_1\_PA\_IRQ13 31A6<> 23B4<  
P64H2\_1\_PA\_IRQ14 31A6<> 23B4<  
P64H2\_1\_PA\_IRQ15 31A6<> 23B4<  
P64H2\_1\_PA\_M66EN 31A6<> 33B3< 23D1<  
P64H2\_1\_PA\_PAR 23C4<> 33B7<>  
P64H2\_1\_PA\_PAR64 23C4<> 31B6<> 33A7<>  
P64H2\_1\_PA\_PCIXCAP 33C2<> 23D1<  
P64H2\_1\_PA\_PCLK0 23B3< 33D3<  
P64H2\_1\_PA\_PCLK0\_R 23B5<>  
P64H2\_1\_PA\_PCLK6 23B5<>  
P64H2\_1\_PA\_PCLKI 23B5<>  
P64H2\_1\_PA\_PERR\_N 23C4<> 31B6<> 33C2<>  
P64H2\_1\_PA\_PLOCK\_N 23A4<> 31B6<> 33C2<>  
P64H2\_1\_PA\_RE00\_N 31B6<> 23C4< 33D3<  
P64H2\_1\_PA\_RE01\_N 31A6<> 23C4<  
P64H2\_1\_PA\_RE02\_N 31A6<> 23C4<  
P64H2\_1\_PA\_RE03\_N 31A6<> 23C4<  
P64H2\_1\_PA\_RE04\_N 31A6<> 23C4<  
P64H2\_1\_PA\_RE05\_N 31C6<> 23C4<  
P64H2\_1\_PA\_RE06\_N 23D4<> 31B6<> 33B7<>  
P64H2\_1\_PA\_RST\_N 23B4<> 33D7<  
P64H2\_1\_PA\_SERR\_N 31B6<> 33C2<> 23C4<  
P64H2\_1\_PA\_STOP\_N 23C4<> 31B6<> 33C7<>  
P64H2\_1\_PA\_TRDY\_N 23C4<> 31B6<> 33C7<>  
P64H2\_1\_PB\_ACK64\_N 24D4<> 31B2<> 34B3<> 56B6<>  
P64H2\_1\_PB\_AD<63..0> 24D6<> 31A3<> 34A2<> 34A7<>  
34C7<> 56D6<> 56D7<>  
P64H2\_1\_PB\_CBE0\_N 24B4<> 34B7<> 56C6<>  
P64H2\_1\_PB\_CBE1\_N 24B4<> 34B3<> 56C6<>  
P64H2\_1\_PB\_CBE2\_N 24B4<> 34C3<> 56C6<>  
P64H2\_1\_PB\_CBE3\_N 24C4<> 34C3<> 56C6<>  
P64H2\_1\_PB\_CBE4\_N 24C4<> 31B2<> 34A3<> 56C6<>  
P64H2\_1\_PB\_CBE5\_N 24C4<> 31B2<> 34A7<> 56C6<>  
P64H2\_1\_PB\_CBE6\_N 24C4<> 31D4<> 34A3<> 56C6<>  
P64H2\_1\_PB\_CBE7\_N 24C4<> 31D4<> 34B7<> 56C6<>  
P64H2\_1\_PB\_DEVSEL\_N 24C4<> 34C3<> 44A2< 56C6<>  
P64H2\_1\_PB\_FRAME\_N 24C4<> 31C2<> 34C7<> 56C6<>  
P64H2\_1\_PB\_GNT0\_N 24C4<> 56B6<>

P64H2\_1\_PB\_GNT1\_N 24D4< 34D7<  
P64H2\_1\_PB\_GNT3\_N 24D5<  
P64H2\_1\_PB\_GNT4\_N 24D4< 25B8<>  
P64H2\_1\_PB\_GNT5\_N 24D4<> 25B8<>  
P64H2\_1\_PB\_IRDY\_N 24C4<> 31C2<> 34C3<> 56C6<>  
P64H2\_1\_PB\_IRQ0 31C6<> 56B6<> 24A4<  
P64H2\_1\_PB\_IRQ1 31C2<> 24A4<  
P64H2\_1\_PB\_IRQ2 31C2<> 24A4<  
P64H2\_1\_PB\_IRQ3 31D2<> 24A4<  
P64H2\_1\_PB\_IRQ4 31D2<> 34D6< 24A4<  
P64H2\_1\_PB\_IRQ5 31C2<> 34D3< 24A4<  
P64H2\_1\_PB\_IRQ6 31C2<> 34D6< 24A4<  
P64H2\_1\_PB\_IRQ7 31C2<> 34D3< 24A4<  
P64H2\_1\_PB\_IRQ8 31C2<> 24A4<  
P64H2\_1\_PB\_IRQ9 31D2<> 24B4<  
P64H2\_1\_PB\_IRQ10 31A2<> 24B4<  
P64H2\_1\_PB\_IRQ11 31B2<> 24B4<  
P64H2\_1\_PB\_IRQ12 31D2<> 24B4<  
P64H2\_1\_PB\_IRQ13 31C2<> 24B4<  
P64H2\_1\_PB\_IRQ14 31A6<> 24B4<  
P64H2\_1\_PB\_IRQ15 31B2<> 24B4<  
P64H2\_1\_PB\_LAN\_RST\_N 56A7<  
P64H2\_1\_PB\_M66EN 31A2<> 34B3< 24D2< 56B5<  
P64H2\_1\_PB\_PAR 24C4<> 34B7<> 56C6<>  
P64H2\_1\_PB\_PAR64 24C4<> 31D4<> 34A7<> 56C6<>  
P64H2\_1\_PB\_PCIXCAP 34C3<> 24D1<  
P64H2\_1\_PB\_PCLK0 24B2< 56B6<  
P64H2\_1\_PB\_PCLK0\_R 24B5<>  
P64H2\_1\_PB\_PCLK1 24B2< 34D3<  
P64H2\_1\_PB\_PCLK1\_R 24B5<>  
P64H2\_1\_PB\_PCLK6 24B5<>  
P64H2\_1\_PB\_PCLKI 24B5<>  
P64H2\_1\_PB\_PERR\_N 27C4<> 32D8<> 59C3<>  
P64H2\_1\_PB\_PLOCK\_N 27A4<> 32D8<>  
P64H2\_1\_PB\_PLOCK\_N 32A6<> 59D3< 27C4<  
P64H2\_1\_PB\_RE00\_N 31A4<> 56B6<> 24C4<  
P64H2\_1\_PB\_RE01\_N 32A6<> 27C4<  
P64H2\_1\_PB\_RE02\_N 32A6<> 27C4<  
P64H2\_1\_PB\_RE03\_N 31B2<> 24C4<  
P64H2\_1\_PB\_RE04\_N 31A2<> 24C4<  
P64H2\_1\_PB\_RE05\_N 31D2<> 24C4<  
P64H2\_1\_PB\_RE06\_N 31D4<> 34B7<> 56B6<> 24D4<  
P64H2\_1\_PB\_RST\_N 24B4< 34D7< 56A6<  
P64H2\_1\_PB\_SERR\_N 24C4<> 34C3<> 44A2< 56C1<>  
P64H2\_1\_PB\_STOP\_N 24C4<> 31B2<> 34C7<> 56C6<>  
P64H2\_1\_PB\_TRDY\_N 24C4<> 31C2<> 34C7<> 56C6<>  
P64H2\_1\_PSTRBF 11B3< 25C2<>  
P64H2\_1\_PSTRBS 11B3< 25C2<>  
P64H2\_1\_PUSTRBF 11B3< 25C2<>  
P64H2\_1\_PUSTRBS 11B3< 25C2<>  
P64H2\_1\_RASERR\_N 25C6<> 70B4<  
P64H2\_1\_RSTCMP 25C3<>  
P64H2\_1\_TEST\_N 25B5<  
P64H2\_1\_UREF 25C2<  
P64H2\_1\_USWING 25C2<  
P64H2\_2\_APICCLK 29B5<  
P64H2\_2\_APICD0 29B5<>  
P64H2\_2\_APICD1 29B5<>  
P64H2\_2\_CK200 29C5<  
P64H2\_2\_CK200\_N 29C5<  
P64H2\_2\_CLK66 51B8< 29C5<  
P64H2\_2\_HI16 11D7<> 29C2<  
P64H2\_2\_HI17 11D7<> 29C2<  
P64H2\_2\_HI18 11D7<> 29C2<  
P64H2\_2\_HI20 11D6<> 29C2<  
P64H2\_2\_HI21 11D6<> 29C2<  
P64H2\_2\_HI<?.?.?> 11D7<> 29B2<>  
P64H2\_2\_HPA\_SID 29A5<  
P64H2\_2\_HPA\_SLOT0 29A5<  
P64H2\_2\_HPA\_SLOT1 29A5<  
P64H2\_2\_HPA\_SLOT2 29B5<  
P64H2\_2\_HPB\_SID 29A3<  
P64H2\_2\_HPB\_SLOT0 29A3<  
P64H2\_2\_HPB\_SLOT1 29A3<  
P64H2\_2\_HPB\_SLOT2 29B3<  
P64H2\_2\_PA\_133EN 27D5<  
P64H2\_2\_PA\_ACK64\_N 32A6<> 59D3<> 27D4<  
P64H2\_2\_PA\_AD<?.?.?> 27D7<> 32A6<> 59A6<> 59D8<  
P64H2\_2\_PA\_CBE0\_N 27B4<> 59C3<  
P64H2\_2\_PA\_CBE1\_N 27B4<> 59C3<  
P64H2\_2\_PA\_CBE2\_N 27B4<> 59C3<  
P64H2\_2\_PA\_CBE3\_N 27B4<> 59C3<  
P64H2\_2\_PA\_CBE4\_N 27C4<> 32B6<> 59C3<  
P64H2\_2\_PA\_CBE5\_N 27C4<> 32B6<> 59C3<  
P64H2\_2\_PA\_CBE6\_N 27C4<> 32B6<> 59C3<  
P64H2\_2\_PA\_CBE7\_N 27C4<> 32C8<> 59C3<>

P64H2\_2\_PA\_DEVSEL\_N 27C4<> 32B6<> 59C3<>  
P64H2\_2\_PA\_FRAME\_N 27C4<> 32B6<> 59D3<>  
P64H2\_2\_PA\_GNT0\_N 27C4<> 59D6<  
P64H2\_2\_PA\_GNT3\_N 27D5<  
P64H2\_2\_PA\_GNT4\_N 27D4<> 29D8<>  
P64H2\_2\_PA\_GNT5\_N 27D4<> 29D8<>  
P64H2\_2\_PA\_IRDY\_N 27C4<> 32D8<> 59D3<>  
P64H2\_2\_PA\_IRQ0 32A2<> 59D3< 27A4<  
P64H2\_2\_PA\_IRQ1 32B6<> 59D3< 27A4<  
P64H2\_2\_PA\_IRQ2 32A2<> 27A4<  
P64H2\_2\_PA\_IRQ3 32B6<> 27A4<  
P64H2\_2\_PA\_IRQ4 32A2<> 27A4<  
P64H2\_2\_PA\_IRQ5 32B6<> 27A4<  
P64H2\_2\_PA\_IRQ6 32B6<> 27A4<  
P64H2\_2\_PA\_IRQ7 32A6<> 27A4<  
P64H2\_2\_PA\_IRQ8 32A6<> 27A4<  
P64H2\_2\_PA\_IRQ9 32C6<> 27A4<  
P64H2\_2\_PA\_IRQ10 32C6<> 27B4<  
P64H2\_2\_PA\_IRQ11 32C6<> 27B4<  
P64H2\_2\_PA\_IRQ12 32C6<> 27B4<  
P64H2\_2\_PA\_IRQ13 32C6<> 27B4<  
P64H2\_2\_PA\_IRQ14 32C6<> 27B4<  
P64H2\_2\_PA\_IRQ15 32C6<> 27B4<  
P64H2\_2\_PA\_M66EN 27D3<> 32A6<>  
P64H2\_2\_PA\_PAR 27C4<> 59C3<  
P64H2\_2\_PA\_PAR64 27C4<> 32C8<> 59D3<>  
P64H2\_2\_PA\_PCIXCAP 27D5<  
P64H2\_2\_PA\_PCLK0 27B3< 59D6<  
P64H2\_2\_PA\_PCLK0\_R 27B5<>  
P64H2\_2\_PA\_PCLK6 27B5<>  
P64H2\_2\_PA\_PCLKI 27B5<>  
P64H2\_2\_PA\_PERR\_N 27C4<> 32D8<> 59C3<>  
P64H2\_2\_PA\_PLOCK\_N 27A4<> 32D8<>  
P64H2\_2\_PA\_RE00\_N 32A6<> 59D3< 27C4<  
P64H2\_2\_PA\_RE01\_N 32A6<> 27C4<  
P64H2\_2\_PA\_RE02\_N 32A6<> 27C4<  
P64H2\_2\_PA\_RE03\_N 32A6<> 27C4<  
P64H2\_2\_PA\_RE04\_N 32A6<> 27C4<  
P64H2\_2\_PA\_RE05\_N 32A6<> 27C4<  
P64H2\_2\_PA\_RE06\_N 27D4<> 32C8<> 59D3<>  
P64H2\_2\_PA\_RST\_N 27B4< 60A7<  
P64H2\_2\_PA\_SERR\_N 32B6<> 59C3<> 27C4<  
P64H2\_2\_PA\_STOP\_N 27C4<> 32D8<> 59C3<>  
P64H2\_2\_PA\_TRDY\_N 27C4<> 32B6<> 59C3<>  
P64H2\_2\_PB\_133EN 28D5<  
P64H2\_2\_PB\_ACK64\_N 28D4<> 32A2<> 35B3<> 36B3<>  
37B3<> 38A8<>  
P64H2\_2\_PB\_AD<63..0> 28D7<> 32A3<> 35A2<> 35A7<>  
35C7<> 36A2<> 36A7<> 36C7<> 37A2<>  
37A7<> 37C7<> 38A5<> 38A7<> 38C1<>  
38C4<> 38C4<>  
P64H2\_2\_PB\_CBE0\_N 28B4<> 35B7<> 36B7<> 37B7<>  
38B5<>  
P64H2\_2\_PB\_CBE1\_N 28B4<> 35B3<> 36B3<> 37B3<>  
38B8<>  
P64H2\_2\_PB\_CBE2\_N 28B4<> 35C3<> 36C3<> 37C3<>  
38C8<>  
P64H2\_2\_PB\_CBE3\_N 28B4<> 35C3<> 36C3<> 37C3<>  
38C8<>  
P64H2\_2\_PB\_CBE4\_N 28B4<> 32D4<> 35A3<> 36A3<>  
37A3<> 38D3<>  
P64H2\_2\_PB\_CBE5\_N 28B4<> 32D4<> 35A7<> 36A7<>  
37A7<> 38D1<>  
P64H2\_2\_PB\_CBE6\_N 28C4<> 32D4<> 35A3<> 36A3<>  
37A3<> 38D3<>  
P64H2\_2\_PB\_CBE7\_N 28C4<> 32D4<> 35B7<> 36B7<>  
37B7<> 38D1<>  
P64H2\_2\_PB\_DEVSEL\_N 28C4<> 32B2<> 35C3<> 36C3<>  
37C3<> 38B8<>  
P64H2\_2\_PB\_FRAME\_N 28C4<> 32B2<> 35C7<> 36C7<>  
37C7<> 38C5<>  
P64H2\_2\_PB\_GNT0\_N 28C4<> 35D7<  
P64H2\_2\_PB\_GNT1\_N 28C4<> 36D7<  
P64H2\_2\_PB\_GNT2\_N 28C4<> 37D7<  
P64H2\_2\_PB\_GNT3\_N 28C3< 38C5<  
P64H2\_2\_PB\_GNT4\_N 28D4<> 29D8<>  
P64H2\_2\_PB\_GNT5\_N 28D4<> 29D8<>  
P64H2\_2\_PB\_IRDY\_N 28C4<> 32B2<> 35C3<> 36C3<>  
37C3<> 38B8<>  
P64H2\_2\_PB\_IRQ0 32C2<> 35D6< 28A4<  
P64H2\_2\_PB\_IRQ1 32C2<> 35D3< 28A4<  
P64H2\_2\_PB\_IRQ2 32C2<> 35D6< 28A4<  
P64H2\_2\_PB\_IRQ3 32C2<> 35D3< 28A4<  
P64H2\_2\_PB\_IRQ4 32C2<> 36D6< 28A4<  
P64H2\_2\_PB\_IRQ5 32C2<> 36D3< 28A4<

P64H2\_2\_PB\_IRQ6 32C2<> 36D6< 28A4<  
P64H2\_2\_PB\_IRQ7 32C2<> 36D3< 28A4<  
P64H2\_2\_PB\_IRQ8 32C2<> 37D6< 28A4<  
P64H2\_2\_PB\_IRQ9 32C2<> 37D3< 28A4<  
P64H2\_2\_PB\_IRQ10 32C2<> 37D6< 28A4<  
P64H2\_2\_PB\_IRQ11 32C2<> 37D3< 28A4<  
P64H2\_2\_PB\_IRQ12 32D2<> 38D5< 28B4<  
P64H2\_2\_PB\_IRQ13 32D2<> 38D8< 28B4<  
P64H2\_2\_PB\_IRQ14 32D2<> 38D5< 28B4<  
P64H2\_2\_PB\_IRQ15 32D2<> 38D8< 28B4<  
P64H2\_2\_PB\_M66EN 28D2<> 32A6<> 35B2< 37B2<  
38B8<>  
P64H2\_2\_PB\_PAR 28C4<> 35B7<> 37B7<> 38B5<>  
P64H2\_2\_PB\_PAR64 28C4<> 32A2<> 35A7<> 36A7<> 37A7<>  
38D1<>  
P64H2\_2\_PB\_PCIXCAP 28D2<> 35C3<> 36C3<> 37C3<>  
38B8<>  
P64H2\_2\_PB\_PCLK0 28B1< 35D3<  
P64H2\_2\_PB\_PCLK0\_R 28B5<>  
P64H2\_2\_PB\_PCLK1 28B1< 36D3<  
P64H2\_2\_PB\_PCLK1\_R 28B5<>  
P64H2\_2\_PB\_PCLK2 28B1< 37D3<  
P64H2\_2\_PB\_PCLK2\_R 28B5<>  
P64H2\_2\_PB\_PCLK3 28B1< 38C8<  
P64H2\_2\_PB\_PCLK3





RJ45_P10	58A2<
RJ45_P12	58A2<
RTCRST_PD	41D8<
RTCRST_PU	41C7<
R_I2CH3_INIT_N	52B2<
SCSI_AGNND	62B3> 62C3> 62C7> 63C4<
SCSI_CORE_VCC	63B2> 61D8< 62D1<
SCSI_CORE_VCCA	62C4<
SCSI_CORE_VCCA_PX	62D4<
SCSI_IDESL	59D6<
SCSI_SEECK	59A4<
SCSI_SEECS	59C3<
SCSI_SEEDI	59A4<
SCSI_SEEDO	59A4<
SCSI_V3_3A_0	62B4<
SCSI_V3_3A_1	62B4<
SCSI_V3_3A_PX	62C4<
SCSI_VCC	63B6> 61C5<
SER_CTS	54C3<
SER_DCD	54C3<
SER_DSR	54C3<
SER_DTR	54C3<
SER_RI	54C3<
SER_RTS	54C3<
SER_RXD	54C3<
SER_TXD	54C3<
SIOCLKRUN	53C4<
SIO_CLK33	51C8> 53C6<
SIO_LDRQ0_N	53C6<
SIO_PME_N	39A7<> 53C8<>
SLOT_1A_3VAUX	33D6<
SLOT_1A_IDSEL	33C6<
SLOT_1A_PME_N	33D7<
SLOT_1A_TDI	33D6<
SLOT_1A_TMS	33D6<
SLOT_1B_3VAUX	34D6<
SLOT_1B_IDSEL	34C6<
SLOT_1B_PME_N	34D6<
SLOT_1B_TDI	34D6<
SLOT_1B_TMS	34D6<
SLOT_2A_3VAUX	35D6<
SLOT_2A_IDSEL	35C6<
SLOT_2A_PME_N	35D6<
SLOT_2A_TDI	35D6<
SLOT_2A_TMS	35D6<
SLOT_2B_3VAUX	36D6<
SLOT_2B_IDSEL	36C6<
SLOT_2B_PME_N	36D6<
SLOT_2B_TDI	36D6<
SLOT_2B_TMS	36D6<
SLOT_2C_3VAUX	37D6<
SLOT_2C_IDSEL	37C6<
SLOT_2C_PME_N	37D6<
SLOT_2C_TDI	37D6<
SLOT_2C_TMS	37D6<
SLOT_2D_3VAUX	38C5<>
SLOT_2D_IDSEL	38C5<>
SLOT_2D_PME_N	38C5<>
SLOT_2D_TDI	38D5<>
SLOT_2D_TMS	38D5<>
SMC_SYS0PT	53C4<>
STEP_N	53D6> 54A2<
SYS_PWROK_1	48B1> 10A6< 56B6<
SYS_PWROK_2	48A1> 25B5< 29B5< 41C5<
SYS_SLP_S5_N	70B4> 49B5< 69A7<
TBI_MODE	56C2<
THERM_EN	7B3> 49A5<
THERM_EN_SBY	7B5<>
THRMRTP_LTCH	7B6<
TRK0_N	54A2> 53C6<
U1_2SENSE_N	55B3<
U1_2SENSE_P	55B3<
U1_BSENSE_M	48C6<
U1_BSENSE_P	48C6<
U2_5SENSE1_M	47A3<
U2_5SENSE1_P	47A3<
U2_5SENSE2_M	47A5<
U2_5SENSE2_P	47A5<
U2_S_L1	47B3<
U2_S_L2	47A4<
U3_CLK	51A4> 51B4> 51A6< 51B4<
U3_CLK_A	51A2> 51C4<
U3_OK	7B5<
U5_KB	54D6<
U5_KB_RT	54D7<

VCC1_2_L	55B3<
VCC1_B_L	48D6<
VCCA1_2	14A5<
VCCACPU1_2	14A6<
VCCAHI1_2	14A6<
VCCP_PG00D	68B6> 48A4<
VDD_ID	16A7> 17A6> 20A7> 21A7> 49B5<
VGA_BLUE	45B5> 45C1> 45B3<
VGA_DDCCLK	45B5> 45A4<
VGA_DDCDAT	45B5> 45A4<
VGA_GREEN	45B5> 45C1> 45B3<
VGA_HSYNC	45C5> 45D1> 45A4<
VGA_RED	45C1> 45C5> 45B3<
VGA_VSYNC	45C5> 45D1> 45A4<
VIDEO_CLK14	51D6> 45B7<
VIDEO_CLK33	51C8> 45D7<
VIDEO_IDSEL	45B7<
VIDEO_PERR_N	45B7<>
VIDEO_RSET	45B5<
VIDEO_STNDBY_N	45B7<
VID_PG00D	50B3> 68D2<
VMR_DAC_SS	50B3<> 50C2<>
VOP	47D4<
VRD_ON_N	49A2<>
VRD_ON_N_R	49A2<
VREF_DDR_DIMM	47B4> 47C7> 16A8< 17B7< 20B8< 21B8<
VREF_DDR_MCH	47C4> 47C7> 12A3< 13A3<
VRM_CORE	50A8<> 50B4<>
VRM_ON	49A2> 50B5<
VRM_P00T	50C2< 50C7<
VRM_VID<5..0>	49A7> 49D4> 50B5<
VTT_DDR_L	47D3<
VTT_DDR_PG00D	47D5> 48A4<
UXB_CLK66	51C8> 38C3<
UXB_HI16	11D3<> 38B1<>
UXB_HI17	11D3<> 38B3<>
UXB_HI18	11D3<> 38B3<>
UXB_HI20	11D3<> 38B1<>
UXB_HI21	11D3<> 38B3<>
UXB_HI<15..0>	11C3<> 38A1<>
UXB_PSTRBF	11C3<> 38A4<>
UXB_PSTRBS	11C3<> 38A1<>
UXB_PUSTRBF	11C3<> 38B4<>
UXB_PUSTRBS	11C3<> 38B1<>
WDATA_N	53D6> 54A2<
WGATE_N	53D6> 54A2<
WRTPRT_N	54A2> 53C6<
WITX_SLEEP	49C5<
XTAL1	56A2<
XTAL2	56A2<>
ZN_COMP	56C2<
ZP_COMP	56C2<

DRAWING

D

C

B

A

D

C

B

A

\*\*\* Unit Cross-Reference \*\*\*  
 --- for the entire design ---

BH1	BATT_HLDR_3P	41B8
C1	CAPN	4C5
C2	CAPN	4B5
C3	CAPN	4C5
C4	CAPN	4B5
C5	CAPN	4C5
C6	CAPN	4B5
C7	CAPN	4C5
C8	CAPN	4B5
C9	CAPN	4B4
C10	CAPN	4B4
C11	CAPN	8B6
C12	CAPN	8B5
C13	CAP-P	8B5
C14	CAPN	8B5
C15	CAP-P	8B5
C16	CAPN	8B5
C17	CAP-P	8B4
C18	CAPN	8B4
C19	CAP-P	8B4
C20	CAPN	8B4
C21	CAP-P	8B4
C22	CAPN	8B4
C23	CAPN	8B3
C24	CAP-P	8B3
C25	CAPN	8B3
C26	CAP-P	8B3
C27	CAPN	8B3
C28	CAP-P	8B2
C29	CAPN	8B2
C30	CAP-P	8B2
C31	CAPN	8B2
C32	CAP-P	8D2
C33	CAP-P	8B2
C34	CAPN	8B2
C35	CAP-P	8D1
C36	CAP-P	8B1
C37	CAPN	8B1
C38	CAP-P	8B1
C39	CAPN	8B1
C40	CAPN	50B8
C41	CAPN	50B8
C42	CAPN	50A7
C43	CAPN	50B7
C44	CAPN	50A7
C45	CAPN	50A6
C46	CAPN	50A6
C47	CAPN	50C6
C48	CAPN	50A6
C49	CAPN	50D5
C50	CAP-P	50D7
C51	CAPN	50A7
C52	CAPN	50A7
C53	CAPN	50B2
C54	CAPN	50C2
C55	CAPN	50A1
C56	CAPN	50C1
C57	CAPN	50C1
C58	CAPN	50D7
C59	CAPN	68D5
C60	CAPN	68C5
C61	CAPN	68D7
C62	CAPN	50C5
C63	CAPN	50D4
C64	CAPN	50A4
C65	CAPN	9B6
C66	CAPN	50A3
C67	CAPN	50A3
C68	CAPN	50A3
C69	CAPN	50A2
C70	CAPN	50A2
C71	CAPN	50A2
C72	CAPN	68B8
C73	CAPN	68B7
C74	CAPN	68D6
C75	CAPN	68D6
C76	CAPN	50D7
C78	CAPN	68D5
C80	CAP-P	68B2
C83	CAPN	50D6
C84	CAPN	50B5
C85	CAPN	9B5

C86	CAPN	10D1
C87	CAP-P	14C1
C88	CAPN	68A7
C90	CAPN	68B3
C91	CAPN	68B2
C93	CAPN	50C2
C94	CAPN	68B4
C297	CAPN	8C2
C298	CAPN	8C2
C299	CAPN	8C2
C300	CAPN	8C2
C305	CAPN	8C4
C306	CAPN	8C4
C307	CAPN	8C3
C308	CAPN	8C3
C309	CAPN	8C3
C310	CAPN	8C3
C405	CAPN	35D1
C406	CAPN	35D1
C407	CAPN	35D2
C408	CAPN	35D2
C409	CAPN	35C1
C410	CAPN	35C1
C411	CAPN	35B1
C412	CAPN	35B2
C413	CAPN	36D2
C414	CAPN	36D2
C415	CAPN	36D1
C416	CAPN	36D1
C417	CAPN	36C1
C418	CAPN	36C1
C419	CAPN	36B2
C420	CAPN	36B1
C421	CAPN	37D2
C422	CAPN	37D2
C423	CAPN	37D1
C424	CAPN	37D1
C425	CAPN	37C1
C426	CAPN	37C1
C427	CAPN	37B2
C428	CAPN	37B1
C429	CAPN	38A6
C430	CAPN	38A6
C431	CAPN	38A5
C432	CAPN	38A5
C433	CAPN	38A3
C434	CAPN	38A3
C435	CAPN	38A5
C436	CAPN	38A4
C437	CAPN	44A2
C438	CAPN	44A2
C439	CAPN	44A2
C440	CAPN	44A2
C441	CAPN	44A3
C442	CAPN	44A3
C443	CAPN	44A3
C444	CAPN	44A3
C445	CAPN	49D2
C446	CAPN	49D2
C447	CAPN	49C2
C448	CAPN	49C3
C449	CAPN	49B1
C450	CAPN	49B1
C451	CAPN	49B1
C452	CAPN	49B1
C453	CAPN	49C2
C454	CAPN	49C2
C499	CAPN	49D1
C500	CAPN	49D1
C501	CAPN	49D1
C502	CAPN	49D2
C503	CAPN	49D2
C504	CAPN	49D2
C505	CAPN	49C2
C506	CAPN	49B2
C507	CAPN	49B2
C508	CAPN	49B1
C509	CAPN	49B1
C510	CAPN	49B1
C520	CAPN	48D5
C521	CAPN	49D2
C522	CAPN	49D2
C523	CAPN	49B2
C524	CAPN	49B2
C527	CAPN	45B8

C528	CAPN	45A7
C530	CAP-P	48D4
C531	CAP-P	48D5
C532	CAP-P	48D4
C533	CAP-P	48C4
C589	CAPN	10C8
C590	CAPN	10D8
C595	CAPN	11C8
C596	CAPN	11C8
C597	CAPN	11B8
C598	CAPN	11B8
C613	CAPN	39C2
C614	CAPN	39B2
C615	CAPN	39B1
C616	CAPN	39C1
C617	CAPN	41C7
C618	CAPN	41B7
C619	CAPN	41B7
C620	CAPN	44C4
C621	CAPN	44C3
C622	CAPN	45B2
C623	CAPN	45B2
C624	CAPN	45B2
C628	CAPN	45A1
C629	CAPN	45A2
C630	CAPN	45D7
C631	CAPN	47A8
C632	CAPN	47A8
C633	CAPN	47B2
C634	CAPN	47A4
C635	CAPN	47B8
C638	CAPN	48C2
C639	CAPN	48D8
C640	CAPN	48C8
C641	CAPN	48B5
C642	CAPN	48C7
C644	CAPN	48D8
C645	CAPN	48D8
C648	CAPN	49D1
C649	CAPN	49D2
C650	CAPN	49C2
C651	CAPN	49B1
C656	CAP-P	47A1
C657	CAP-P	47A1
C658	CAP-P	43D2
C659	CAP-P	43C3
C680	CAPN	35C1
C681	CAP-P	35B1
C682	CAP-P	35B2
C683	CAPN	35D1
C684	CAPN	36C1
C685	CAPN	36D1
C686	CAP-P	36B1
C687	CAP-P	36B2
C688	CAPN	37C1
C689	CAPN	37D1
C690	CAP-P	37B1
C691	CAP-P	37B2
C692	CAPN	38A3
C693	CAPN	38A5
C694	CAP-P	38A4
C695	CAP-P	38A4
C700	CAPN	44A2
C701	CAPN	44A3
C702	CAPN	47B2
C703	CAPN	47B2
C704	CAPN	47B2
C705	CAPN	47B2
C706	CAP-P	47A6
C709	CAP-P	48D1
C710	CAP-P	48C6
C711	CAP-P	52D2
C712	CAP-P	53A8
C713	CAPN	14C2
C714	CAPN	14D2
C715	CAPN	14D2
C716	CAPN	14D2
C717	CAPN	14D2
C718	CAPN	14C1
C719	CAPN	14D1
C720	CAPN	14D1
C721	CAPN	14D1
C722	CAPN	14D1
C723	CAPN	14C1
C724	CAPN	14D1

C725	CAPN	14D1
C726	CAPN	14D1
C727	CAPN	14D1
C760	CAP-P	15B1
C761	CAP-P	15B1
C762	CAP-P	15B1
C763	CAP-P	15B1
C764	CAP-P	15C1
C765	CAP-P	15C1
C766	CAP-P	19A1
C767	CAP-P	19A1
C768	CAP-P	19A1
C769	CAP-P	19A2
C770	CAP-P	19A2
C771	CAP-P	19A2
C776	CAP-P	51A3
C777	CAPN	12B2
C778	CAPN	12B1
C779	CAPN	12A2
C780	CAPN	12A1
C781	CAPN	13A2
C782	CAPN	13A2
C783	CAPN	13B2
C784	CAPN	13B1
C785	CAPN	14A2
C786	CAPN	14A1
C787	CAPN	14A2
C788	CAPN	14A1
C789	CAPN	14A2
C790	CAPN	14A1
C791	CAPN	14A2
C792	CAPN	14A1
C793	CAPN	14B2
C794	CAPN	14A1
C795	CAPN	14B2
C796	CAPN	14B1
C797	CAPN	14B2
C798	CAPN	14B1
C799	CAPN	14B2
C800	CAPN	14A1
C801	CAPN	14B2
C802	CAPN	14A1
C803	CAPN	14C2
C804	CAPN	14A1
C805	CAPN	14A2
C806	CAPN	14A1
C807	CAPN	14A2
C808	CAPN	14A1
C809	CAPN	14A2
C810	CAPN	14B1
C811	CAPN	14A2
C812	CAPN	14B1
C813	CAPN	14B2
C814	CAPN	14A1
C815	CAPN	14B2
C816	CAPN	14A1
C817	CAPN	14B2
C818	CAPN	14A1
C819	CAPN	14B2
C820	CAPN	14A1
C821	CAPN	14B2
C822	CAPN	14A1
C823	CAPN	14C2
C824	CAPN	14B1
C825	CAPN	14C2
C833	CAPN	19B1
C836	CAPN	15B2
C839	CAPN	15B2
C840	CAPN	15B2
C841	CAPN	15B2
C842	CAPN	15C2
C843	CAPN	15C2
C845	CAPN	19B2
C846	CAPN	19B2
C847	CAPN	19B2
C850	CAPN	19C2
C851	CAPN	19C2
C852	CAPN	19C2
C853	CAPN	19C1
C854	CAPN	19C1
C855	CAPN	19C1
C862	CAPN	51A2
C863	CAPN	51A1
C864	CAPN	51A1
C865	CAPN	51A1

C866	CAPN	51A2
C867	CAPN	51A2
C868	CAPN	51A2
C869	CAPN	51A2
C870	CAPN	51A3
C871	CAPN	51A3
C872	CAPN	51A3
C873	CAPN	51A3
C874	CAPN	51A2
C875	CAPN	51A2
C876	CAPN	51A2
C881	CAP-P	51A1
C882	CAPN	48C3
C883	CAPN	53D2
C884	CAPN	53D1
C885	CAPN	53A8
C886	CAPN	53A8
C887	CAPN	53A7
C888	CAPN	53A7
C889	CAPN	53A7
C893	CAPN	52D2
C894	CAPN	52D1
C895	CAPN	52D1
C897	CAPN	61B4
C898	CAPN	61C4
C899	CAPN	63C8
C900	CAPN	63C8
C901	CAPN	63C7
C902	CAPN	63B5
C903	CAPN	63B3
C904	CAPN	10C1
C905	CAPN	11C2
C906	CAPN	11C1
C907	CAPN	11B1
C908	CAPN	11B2
C909	CAPN	11B2
C910	CAPN	11C2
C911	CAPN	11C1
C912	CAPN	11B1
C913	CAPN	11B8
C914	CAPN	11B8
C915	CAPN	11C8
C916	CAPN	11C8
C921	CAPN	18B4
C922	CAPN	18B3
C923	CAPN	18B3
C924	CAPN	18B3
C925	CAPN	18B3
C926	CAPN	18B3
C927	CAPN	18B3
C928	CAPN	18B3
C929	CAPN	18B2
C930	CAPN	18B2
C931	CAPN	18B2
C932	CAPN	18B2
C933	CAPN	18B4
C934	CAPN	18B4
C935	CAPN	18B4
C936	CAPN	18B3
C937	CAPN	18B3
C938	CAPN	18B3
C939	CAPN	18B3
C940	CAPN	18B3
C941	CAPN	18B3
C942	CAPN	18B2
C943	CAPN	18B2
C944	CAPN	18B2
C945	CAPN	18B2
C946	CAPN	18B

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

C963	CAPN	18C3
C964	CAPN	18C3
C965	CAPN	18C3
C966	CAPN	18C2
C967	CAPN	18C2
C968	CAPN	18C2
C969	CAPN	18C2
C970	CAPN	18D3
C971	CAPN	18D3
C972	CAPN	18D3
C973	CAPN	18D3
C974	CAPN	18D3
C975	CAPN	18D3
C976	CAPN	18D3
C977	CAPN	18D4
C978	CAPN	18D4
C979	CAPN	18D4
C980	CAPN	18B4
C981	CAPN	22A2
C982	CAPN	22A2
C983	CAPN	22A2
C984	CAPN	22A2
C985	CAPN	22A2
C986	CAPN	22A1
C987	CAPN	22A3
C988	CAPN	22A3
C989	CAPN	22A3
C990	CAPN	22A2
C991	CAPN	22A2
C992	CAPN	22A2
C993	CAPN	22A2
C994	CAPN	22A2
C995	CAPN	22A1
C996	CAPN	22A1
C997	CAPN	22B2
C998	CAPN	22B2
C999	CAPN	22B2
C1000	CAPN	22B2
C1001	CAPN	22B2
C1002	CAPN	22B1
C1003	CAPN	22B1
C1004	CAPN	22B1
C1005	CAPN	22B1
C1006	CAPN	22D3
C1007	CAPN	22D3
C1008	CAPN	22D3
C1009	CAPN	22D2
C1010	CAPN	22D2
C1011	CAPN	22D2
C1012	CAPN	22D2
C1013	CAPN	22D2
C1014	CAPN	22A3
C1015	CAPN	22A3
C1016	CAPN	22C1
C1017	CAPN	22C1
C1018	CAPN	22C2
C1019	CAPN	22C2
C1020	CAPN	22C2
C1021	CAPN	22C2
C1022	CAPN	22C2
C1023	CAPN	22C2
C1024	CAPN	22C2
C1025	CAPN	22C3
C1026	CAPN	22C3
C1027	CAPN	22C3
C1028	CAPN	22C3
C1029	CAPN	22C3
C1030	CAPN	22C3
C1031	CAPN	22C3
C1032	CAPN	22C2
C1033	CAPN	22C2
C1034	CAPN	22C2
C1035	CAPN	22C2
C1036	CAPN	22C2
C1037	CAPN	22C2
C1038	CAPN	22C1
C1039	CAPN	22C1
C1040	CAPN	22D1
C1041	CAPN	25D1
C1042	CAPN	25C1
C1043	CAPN	25D1
C1044	CAPN	25C1
C1045	CAPN	26B4
C1046	CAPN	26B4
C1047	CAPN	26A5

C1048	CAPN	26A5
C1049	CAPN	26A5
C1050	CAPN	26A5
C1051	CAPN	26A4
C1052	CAPN	26A4
C1053	CAPN	29D1
C1054	CAPN	29C1
C1055	CAPN	29D1
C1056	CAPN	29C1
C1057	CAPN	30A5
C1058	CAPN	30A5
C1059	CAPN	30A5
C1060	CAPN	30A5
C1061	CAPN	30A6
C1062	CAPN	30B4
C1063	CAPN	30B4
C1064	CAPN	30A6
C1078	CAPN	41C7
C1079	CAPN	41A5
C1080	CAPN	41C7
C1081	CAPN	41A3
C1085	CAPN	41B2
C1086	CAPN	41B2
C1089	CAPN	41B3
C1090	CAPN	41B2
C1091	CAPN	41C3
C1093	CAPN	41C2
C1094	CAPN	41C2
C1095	CAPN	41C2
C1096	CAPN	41C3
C1097	CAPN	41C3
C1098	CAPN	41C2
C1099	CAPN	41C2
C1100	CAPN	41C2
C1101	CAPN	41C2
C1106	CAPN	43C2
C1107	CAPN	43D2
C1108	CAPN	42A3
C1110	CAPN	45A7
C1111	CAPN	45B7
C1112	CAPN	47B1
C1113	CAPN	47B1
C1114	CAPN	47B1
C1115	CAPN	47B1
C1124	CAPN	47A6
C1125	CAPN	47B8
C1126	CAPN	47B8
C1127	CAPN	47B6
C1128	CAPN	47A6
C1129	CAPN	48D8
C1130	CAPN	48D6
C1131	CAPN	48D4
C1132	CAPN	48D4
C1133	CAPN	48C6
C1134	CAPN	48D5
C1135	CAPN	48C4
C1136	CAPN	48C6
C1137	CAPN	48A5
C1143	CAPN	12A3
C1144	CAPN	12A3
C1145	CAPN	12A3
C1146	CAPN	13A4
C1147	CAPN	13A4
C1148	CAPN	13A4
C1149	CAPN	16A7
C1152	CAPN	17B7
C1153	CAPN	20B7
C1156	CAPN	21B7
C1157	CAPN	26B3
C1158	CAPN	26B3
C1159	CAPN	26B3
C1160	CAPN	26B3
C1161	CAPN	26B3
C1162	CAPN	26B2
C1163	CAPN	26B2
C1164	CAPN	26B2
C1165	CAPN	26A4
C1166	CAPN	26A4
C1167	CAPN	26A4
C1168	CAPN	26A4
C1169	CAPN	26A3
C1170	CAPN	26A3
C1171	CAPN	26A3
C1172	CAPN	26A3
C1173	CAPN	26A3

C1174	CAPN	26A3
C1175	CAPN	26A3
C1176	CAPN	26A2
C1177	CAPN	26A2
C1178	CAPN	26A2
C1179	CAPN	26A2
C1180	CAPN	26A2
C1181	CAPN	26A2
C1182	CAPN	26A1
C1183	CAPN	26A1
C1184	CAPN	30A1
C1185	CAPN	30A1
C1186	CAPN	30A1
C1187	CAPN	30A1
C1188	CAPN	30A1
C1189	CAPN	30A2
C1190	CAPN	30A2
C1191	CAPN	30A2
C1192	CAPN	30A2
C1193	CAPN	30A2
C1194	CAPN	30A3
C1195	CAPN	30A3
C1196	CAPN	30A3
C1197	CAPN	30A3
C1198	CAPN	30A3
C1199	CAPN	30A4
C1200	CAPN	30A4
C1201	CAPN	30A4
C1202	CAPN	30A4
C1203	CAPN	30A4
C1204	CAPN	30B2
C1205	CAPN	30B3
C1206	CAPN	30B3
C1207	CAPN	30B4
C1208	CAPN	30B4
C1209	CAPN	30B3
C1210	CAPN	30B3
C1211	CAPN	30B2
C1212	CAPN	30A5
C1213	CAPN	33B1
C1214	CAPN	33B2
C1215	CAPN	33B2
C1216	CAPN	33B1
C1217	CAPN	33C1
C1218	CAPN	33C1
C1219	CAPN	33A1
C1220	CAPN	33A2
C1221	CAPN	34B2
C1222	CAPN	34B1
C1223	CAPN	34C1
C1224	CAPN	34D1
C1225	CAPN	34D2
C1226	CAPN	34D2
C1227	CAPN	34D1
C1228	CAPN	34C1
C1240	CAPN	45A2
C1241	CAPN	45A2
C1243	CAPN	48D6
C1244	CAPN	54A6
C1245	CAPN	54A6
C1246	CAPN	54A6
C1247	CAPN	54A6
C1248	CAPN	54A4
C1249	CAPN	54A4
C1250	CAPN	54A5
C1251	CAPN	54A5
C1252	CAPN	54A4
C1253	CAPN	54A5
C1254	CAPN	54A5
C1255	CAPN	54A5
C1256	CAPN	54A4
C1257	CAPN	54A6
C1258	CAPN	54A6
C1259	CAPN	54A5
C1260	CAPN	54A6
C1261	CAPN	54C3
C1262	CAPN	54B3
C1263	CAPN	54C3
C1264	CAPN	54B3
C1265	CAPN	54C3
C1266	CAPN	54B4
C1267	CAPN	54C3
C1268	CAPN	54B3
C1269	CAPN	56B5
C1270	CAPN	56B1

C1271	CAPN	56B1
C1272	CAPN	57A5
C1273	CAPN	57A5
C1274	CAPN	57A6
C1275	CAPN	57C5
C1277	CAPN	57C5
C1278	CAPN	57C5
C1279	CAPN	57A5
C1281	CAPN	57A4
C1282	CAPN	57A4
C1283	CAPN	57A4
C1284	CAPN	57A4
C1285	CAPN	57A3
C1286	CAPN	57A3
C1287	CAPN	57A3
C1288	CAPN	57A3
C1290	CAPN	57A6
C1291	CAPN	57C5
C1293	CAPN	57C3
C1294	CAPN	57C3
C1295	CAPN	57C3
C1296	CAPN	57C4
C1297	CAPN	57C4
C1298	CAPN	57C4
C1299	CAPN	57C4
C1300	CAPN	57C4
C1301	CAPN	57A4
C1302	CAPN	57A5
C1303	CAPN	57A5
C1304	CAPN	58A7
C1305	CAPN	58A7
C1306	CAPN	58A8
C1307	CAPN	58A5
C1308	CAPN	58A5
C1309	CAPN	58A6
C1310	CAPN	58A5
C1311	CAPN	58A6
C1312	CAPN	59C1
C1313	CAPN	61A3
C1314	CAPN	61C3
C1315	CAPN	61B3
C1316	CAPN	61B3
C1317	CAPN	61D8
C1318	CAPN	61A2
C1319	CAPN	61B4
C1320	CAPN	61B3
C1321	CAPN	61C3
C1322	CAPN	61B4
C1323	CAPN	61C3
C1324	CAPN	61C4
C1325	CAPN	62B3
C1326	CAPN	62B3
C1327	CAPN	62B3
C1328	CAPN	62C3
C1329	CAPN	62C2
C1330	CAPN	62C3
C1331	CAPN	62C3
C1332	CAPN	62B3
C1333	CAPN	62C3
C1334	CAPN	62C3
C1335	CAPN	62D3
C1336	CAPN	62A5
C1337	CAPN	62A5
C1338	CAPN	62A4
C1339	CAPN	62A4
C1340	CAPN	62A3
C1341	CAPN	62A4
C1342	CAPN	63D8
C1343	CAPN	63D8
C1344	CAPN	63D7
C1345	CAPN	63D7
C1346	CAPN	63D7
C1347	CAPN	63D7
C1348	CAPN	63D6
C1349	CAPN	63D6
C1350	CAPN	63D6
C1351	CAPN	63D6
C1352	CAPN	63D5
C1353	CAPN	63D5
C1354	CAPN	63D5
C1355	CAPN	63D5
C1356	CAPN	63D4
C1357	CAPN	63D4
C1358	CAPN	63D4
C1359	CAPN	63D4

C1360	CAPN	63D3
C1361	CAPN	63D3
C1362	CAPN	63C3
C1363	CAPN	63C3
C1364	CAPN	63C2
C1365	CAPN	63C2
C1366	CAPN	63C2
C1367	CAPN	63C2
C1368	CAPN	63C1
C1369	CAPN	63C7
C1370	CAPN	63C7
C1371	CAPN	63C7
C1372	CAPN	63C5
C1373	CAPN	63C5
C1374	CAPN	63A6
C1375	CAPN	63B5
C1376	CAPN	63B2
C1377	CAPN	63A2
C1378	CAPN	63A3
C1379	CAPN	63B8
C1380	CAPN	65D6
C1381	CAPN	65B7
C1382	CAPN	65B4
C1383	CAPN	65B1
C1384	CAPN	65B5
C1385	CAPN	65B1
C1386	CAPN	65B4
C1387	CAPN	65B7
C1388	CAPN	66D6
C1389	CAPN	66B5
C1390	CAP-P	26B4
C1391	CAP-P	26B4
C1392	CAP-P	26A5
C1393	CAP-P	26A6
C1394	CAP-P	30A6
C1395	CAP-P	30A6
C1396	CAP-P	30B5
C1397	CAP-P	30B4
C1398	CAPN	33B1
C1399	CAPN	33C1
C1400	CAP-P	33A1
C1401	CAP-P	33A1
C1402	CAP-P	34B1
C1403	CAP-P	34B1
C1404	CAPN	34D1
C1405	CAPN	34C1
C1410	CAP-P	57B4
C1411	CAP-P	57B3
C1414	CAP-P	57D8
C1415	CAP-P	57D7
C1416	CAP-P	57D7
C1419	CAP-P	57B6
C1421	CAP-P	57B4
C1422	CAP-P	61B3
C1423	CAP-P	

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

C1497 CAPN 14A4  
C1498 CAPN 14A6  
C1499 CAPN 14A6  
C1501 CAPN 47D7  
C1502 CAPN 47D7  
C1503 CAPN 47D5  
C1504 CAPN 47D8  
C1505 CAPN 47D7  
C1506 CAPN 47D3  
C1507 CAPN 47D2  
C1508 CAPN 47C4  
C1513 CAPN 70C1  
C1514 CAPN 70C1  
C1515 CAPN 70A1  
C1516 CAPN 70A1  
C1517 CAPN 70A1  
C1518 CAPN 70A1  
C1519 CAPN 70B1  
C1520 CAPN 70B1  
C1521 CAPN 70B1  
C1522 CAPN 70B1  
C1528 CAPN 44A1  
C1529 CAPN 44A1  
C1530 CAPN 45D3  
C1531 CAPN 45D3  
C1532 CAPN 70C2  
C1533 CAPN 70C2  
C1534 CAPN 70C2  
C1543 CAP-P 44A1  
C1544 CAP-P 44A1  
C1546 CAPN 55C3  
C1547 CAPN 55B5  
C1548 CAPN 55D4  
C1549 CAPN 55C8  
C1550 CAPN 55C1  
C1551 CAPN 55C2  
C1552 CAPN 55B4  
C1553 CAPN 55C1  
C1554 CAPN 55B1  
C1555 CAP-P 55D2  
C1556 CAP-P 55C2  
C1557 CAP-P 55B1  
C1558 CAP-P 55B1  
C1559 CAPN 55B7  
C1560 CAPN 55B5  
C1561 CAPN 55C8  
C1562 CAPN 55B6  
C1563 CAPN 55C7  
C1564 CAPN 55C3  
C1565 CAPN 55A2  
C1566 CAP-P 55B4  
C1567 CAP-P 18A2  
C1568 CAP-P 18A1  
C1569 CAP-P 22A4  
C1570 CAP-P 22A4  
C1575 CAPN 47A6  
C1576 CAPN 47B2  
C1577 CAP-P 47D4  
C1584 CAPN 51C8  
C1585 CAPN 51C8  
C1587 CAPN 57A5  
C1588 CAPN 57A3  
C1589 CAP-P 58D2  
C1590 CAP-P 14A5  
C1591 CAP-P 14A3  
C1592 CAP-P 14A4  
C1593 CAPN 43C2  
C1594 CAPN 43B2  
C1595 CAPN 43B2  
C1596 CAPN 43C2  
C1597 CAPN 47C7  
C1598 CAPN 56B5  
C1599 CAPN 56D4  
C1600 CAP-P 57C4  
C1601 CAP-P 57C3  
C1602 CAPN 57C4  
C1603 CAPN 57C4  
C1604 CAPN 57C5  
C1605 CAPN 57C5  
C1606 CAP-P 57C3  
C1607 CAPN 57B4  
C1608 CAPN 57B4  
C1609 CAPN 57B4  
C1610 CAPN 57B3  
C1611 CAPN 57B3

C1612 CAPN 57B3  
C1613 CAPN 57D5  
C1614 CAPN 57D5  
C1615 CAPN 57D5  
C1616 CAPN 57D5  
C1617 CAPN 57D4  
C1618 CAPN 57D4  
C1619 CAPN 57B5  
C1620 CAPN 57B5  
C1621 CAPN 57B5  
C1622 CAPN 57B5  
C1623 CAPN 58D3  
C1624 CAPN 58D3  
C1625 CAPN 58D2  
C1626 CAPN 58A3  
C1627 CAP-P 57B3  
C1628 CAP-P 57D6  
C1629 CAP-P 57D7  
C1630 CAP-P 57D6  
C1631 CAP-P 57D6  
C1641 CAPN 47C8  
C1642 CAPN 47C8  
C1643 CAPN 14A5  
C1644 CAPN 14A5  
C1661 CAPN 69D7  
C1662 CAPN 69C4  
C1663 CAPN 69C4  
C1664 CAPN 69B4  
C1665 CAPN 69B4  
C1666 CAPN 12C1  
C1667 CAPN 12C1  
C1668 CAPN 12D1  
C1669 CAPN 12D1  
C1670 CAPN 49C5  
C1671 CAPN 49C7  
C4059 CAPN 50A7  
C4061 CAPN 50A6  
CR1 DIOSOT23C 41C7  
CR2 DIOSOT23C 41B5  
CR3 DIODE 48D6  
CR4 DIODE 47A4  
CR5 DIODE 47B6  
CR6 DIODE 47A6  
CR7 DIODE 47B2  
CR8 DIODE 72B6  
CR9 LED 48B3  
CR10 LED 42C4  
CR11 SCHOTTKY 50A2  
CR12 SCHOTTKY 68C6  
CR13 SCHOTTKY 68B4  
CR14 SCHOTTKY 68B1  
CR15 SCHOTTKY 50A4  
CR17 LED 42D4  
CR18 SCHOTTKY 50C2  
CR26 DIODE 48C5  
CR45 DIODE 54B7  
CR46 DIODPAK 64D7  
CR47 DIODPAK 64D4  
CR49 DIOSOT23S 45D2  
CR50 DIOSOT23S 45D2  
CR51 DIOSOT23S 45C2  
CR52 DIOSOT23S 45C2  
CR53 DIOSOT23S 45C2  
CR68 LED 58C2  
CR72 DIOSOT23C 48A4  
CR74 SCHOTTKY 47D2  
CR78 DIODE 55C4  
CR79 DIODE 55A2  
CR80 DIODE 47C7  
CR81 LED 56A4  
CR3008 SCHOTTKY 50D4  
FB1 FERR\_BD 45B2  
FB2 FERR\_BD 45B3  
FB3 FERR\_BD 45B2  
FB4 FERRITE 51A1  
FB5 FERRITE 51A1  
FB6 FERRITE 62D2  
FB7 FERRITE 62B2  
FB8 FERRITE 62B2  
FB9 FERRITE 62C2  
FB10 FERRITE 62C2  
FB13 FERR\_BD 43B2  
FB14 FERR\_BD 43B2  
FB15 FERR\_BD 43C2  
FB16 FERR\_BD 43C2

FB17 FBPAK4L 54C7 54D7  
FB18 FERR\_BD 54D6  
FB27 FERR\_BD 45D3  
FB28 FERR\_BD 45A3  
FB29 FERR\_BD 45A3  
FB30 FERRITE 57C3  
FB31 FERRITE 63C4  
J1 CONN184\_DDR\_ECC 20C7  
J2 CONN184\_DDR\_ECC 16C7  
J4 2X3HDR 49A6  
J5 CONN184\_DDR\_ECC 17C7  
J6 2X3HDR 49A6  
J9 CONN184\_DDR\_ECC 21C7  
J10 CON2XUSB 43C1  
J11 CONPCI 44D6  
J12 PCI\_X\_VXB 38D2 38D6  
J15 1X2HDR 45A8  
J16 2X20HDR20 43B5  
J20 PCI\_X\_3V 33D5  
J21 PCI\_X\_3V 34D5  
J23 PCI\_X\_3V 35D5  
J24 PCI\_X\_3V 36D5  
J25 PCI\_X\_3V 37D5  
J27 1X4HDR 52D7  
J28 1X2HDR 49A5  
J29 CONUGEDGE 45B1  
J31 DSUB25TALL\_B 54B4  
J34 2X17HDRS 54B3  
J35 DSUB9 54D2  
J37 4X175CSIRA 64C6  
J38 4X175CSIRA 64C3  
J39 RJ45\_JACK 58B2  
J40 P52STACK 54D5  
J43 2X15HDR 70D4  
J49 CONN\_SMA 51D7  
J50 2X30RCPT 52B6  
J51 1X3HDR 71A5 71B5  
J52 1X3HDR 71A5  
J53 1X3HDR 71A5  
J71 CONN\_2X15\_SM 70B5  
J100 CONN24\_WTX\_MAIN 49D8  
J101 CONN22\_WTX 49C5  
J102 CONNB\_WTX\_DIG 49D5  
J4009 CONN1X28\_MT 986  
JP1 1X2HDR 42C6  
JP2 1X2HDR 42C6  
JP4 1X3HDR 41C7  
JP7 1X2HDR 42A5  
JP14 1X2HDR 56A6  
JP19 1X2HDR 60A6  
JP24 1X3HDR 23D3  
JP25 1X3HDR 23C2  
JP26 1X2HDR 23C3  
JP28 1X3HDR 24D1  
JP29 1X2HDR 24D2  
JP31 1X2HDR 27C3  
JP32 1X3HDR 27D3  
JP33 1X2HDR 28C2  
JP34 1X2HDR 28C2  
JP35 1X3HDR 27D1  
JP38 1X3HDR 69D2  
JP39 1X3HDR 69C2  
JP40 1X3HDR 69C2  
JP41 1X3HDR 69B2  
L1 INDUCTOR 68B4  
L2 INDUCTOR 50C1  
L3 INDUCTOR 50B2  
L7 INDUCTOR 47B2  
L8 INDUCTOR 47A4  
L12 INDUCTOR 48D6  
L18 INDUCTOR 47D2  
L19 INDUCTOR 14A4  
L20 INDUCTOR 14A3  
L21 INDUCTOR 14A4  
L22 INDUCTOR 55C3  
MH1 MTG\_HOLE 67D7  
MH2 MTG\_HOLE 67C7  
MH3 MTG\_HOLE 67D6  
MH4 MTG\_HOLE 67C6  
MH5 MTG\_HOLE 67D5  
MH7 MTG\_HOLE 67D4  
MH8 MTG\_HOLE 67C4  
MH9 MTG\_HOLE 67D3  
MH10 MTG\_HOLE 67C3  
MH11 MTG\_HOLE 67D2

POT1 POT\_TC03 47C8  
POT2 POT\_TC03 47C8  
O1 MOSFETN 47B3  
O2 MOSFETN 47B3  
O3 MOSFETN 47A5  
O4 MOSFETN 47A5  
O5 MOSFETN 47B3  
O6 MOSFETN 47B3  
O7 MOSFETN 47A4  
O8 MOSFETN 47A4  
O9 MOSFETN 48D6  
O10 MOSFETN 48C6  
O11 MOSFETN 50C3  
O20 MGSF1N02LT1 52C5  
O21 MOSFETN 50C3  
O22 MOSFETN 50B3  
O23 MOSFETN 50A3  
O24 MOSFETN 50C2  
O25 MOSFETN 50A2  
O26 MOSFETN 50C2  
O27 MOSFETN 50B2  
O32 MBT3904DUAL 39D2  
O33 MBT3904DUAL 52B2  
O41 NPN 42A4  
O43 MOSFETN 47D3  
O44 MOSFETN 47D3  
O48 NPN 49B3  
O49 MOSFETN 55C3  
O50 MOSFETN 55A3  
O60 MBT3904DUAL 49A2  
O65 MBT3904DUAL 7A6  
O67 NPN 41A1  
O68 PZT751 41A1  
R1 RESN 4D6  
R2 RESN 4C6  
R3 RESN 4C2  
R4 RESN 4C2  
R5 RESN 4C2  
R6 RESN 4C1  
R7 RESN 4C1  
R8 RESN 4C1  
R9 RESN 4C1  
R10 RESN 4B3  
R11 RESN 4B3  
R12 RESN 49A4  
R13 RESN 50C8  
R14 RESN 50C8  
R15 RESN 50B8  
R16 RESN 50C7  
R17 RESN 50C7  
R18 RESN 50B7  
R19 RESN 50C7  
R20 RESN 50B7  
R21 RESN 50A7  
R22 RESN 50A6  
R23 RESN 50A6  
R24 RESN 50C6  
R25 RESN 50B6  
R26 RESN 50D6  
R27 RESN 50D5  
R28 RESN 50D6  
R29 RESN 4C5  
R30 RESN 68B  
R31 RESN 68A6  
R32 RESN 50A5  
R33 RESN 72A6  
R34 RESN 50A4  
R35 RESN 50D4  
R36 RESN 68A3  
R37 RESN 68B3  
R38 RESN 9D5  
R39 RESN 50C8  
R40 RESN 50B5  
R41 RESN 50B1  
R42 RESN 55C1  
R43 RESN 4B5  
R44 RESN 4D5  
R45 RESN 13B5  
R46 RESN 49D4  
R47 RESN 12A4  
R48 RESN 49D3  
R49 RESN 49D3  
R50 RESN 13A5  
R51 RESN 13A5  
R52 RESN 50D6

R53 RESN 50B6  
R54 RESN 68D2  
R55 RESN 9C5  
R56 RESN 25B7  
R57 RESN 25A2  
R58 RESN 6B3  
R59 RESN 45A6  
R60 RESN 50C2  
R61 RESN 6B3  
R63 RESN 49A2  
R64 RESN 49D3  
R65 RESN 50D2  
R66 RESN 51D3  
R67 RESN 51C2  
R68 RESN 51C2  
R69 RESN 68B4  
R70 RESN 9A6  
R71 RESN 9A6  
R72 RESN 9A5  
R73 RESN 9A5  
R74 RESN 9A5  
R75 RESN 51B5  
R76 RESN 9A4  
R77 RESN 9D5  
R78 RESN 9D4  
R80 RESN 49D3  
R81 RESN 49D3  
R82 RESN 51B5  
R83 RESN 9D5  
R84 RESN 9D6  
R85 RESN 42D3  
R86 RESN 68B3  
R87 RESN 42C2  
R88 RESN 4C6  
R89 RESN 9B5  
R90 RESN 10D7  
R91 RESN 10D7  
R92 RESN 10C8  
R93 RESN 10C7  
R94 RESN 10D7  
R95 RESN 10D6  
R96 RESN 10D2  
R97 RESN 10D1  
R98 RESN 10C1  
R99 RESN 11D2  
R100 RESN 11D2  
R101 RESN 11C1  
R102 RESN 11C1  
R103 RESN 11B2  
R104 RESN 11B1  
R105 RESN 11B2  
R106 RESN 11B2  
R107 RESN 11C7  
R108 RESN 11C6  
R109 RESN 11C8  
R110 RESN 11D8  
R111 RESN 11B7  
R112 RESN 11B8  
R113 RESN 11B8  
R114 RESN 11B8  
R115 RESN 12D2  
R116 RESN 9B6  
R117 RESN 12B4  
R118 RESN 12A4  
R119 RESN 68B8  
R120 RESN 13D2  
R121 RESN 68C7  
R122 RESN 68C6  
R123 RESN 40B1  
R124 RESN 13B5  
R125 RESN 7C6  
R126 RESN 7C6  
R127 RESN 7C6  
R128 RESN 16A3  
R129 RESN 16A3  
R130 RESN 16A3  
R131 RESN 16A3  
R132 RESN 16A3  
R133 RESN 16A3  
R134 RESN 7D6  
R135 RESN 4B5  
R136 RESN 9A4  
R137 RESN 4C4  
R138 RESN 4C4  
R139 RESN 4C4

DRAWING

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

R140	RESN	6888
R141	RESN	68D2
R142	RESN	49D3
R143	RESN	48A4
R144	RESN	40A1
R145	RESN	6B7
R146	RESN	29A2
R147	RESN	6B2
R148	RESN	49D3
R149	RESN	9A5
R150	RESN	68A2
R152	RESN	17A3
R153	RESN	17A3
R154	RESN	17A2
R155	RESN	17A2
R159	RESN	17A2
R160	RESN	17A3
R161	RESN	12B4
R165	RESN	20A3
R166	RESN	20A3
R167	RESN	20A3
R168	RESN	20A3
R169	RESN	20A3
R170	RESN	20A3
R174	RESN	49A5
R181	RESN	7D3
R182	RESN	7C3
R183	RESN	7D3
R184	RESN	7C3
R189	RESN	21A3
R190	RESN	21A3
R191	RESN	21A3
R195	RESN	21A3
R196	RESN	21A3
R197	RESN	21A3
R198	RESN	13B4
R199	RESN	40A1
R200	RESN	23D3
R201	RESN	24C2
R202	RESN	12A5
R203	RESN	12B4
R204	RESN	40A7
R205	RESN	25C5
R206	RESN	25A5
R207	RESN	51D3
R208	RESN	25D3
R209	RESN	25D1
R210	RESN	25D1
R211	RESN	26B8
R212	RESN	12C2
R213	RESN	40A7
R214	RESN	72D6
R215	RESN	13D2
R216	RESN	25A2
R217	RESN	72C6
R218	RESN	25B5
R219	RESN	25B5
R220	RESN	72C6
R221	RESN	72C6
R222	RESN	72C6
R223	RESN	72C6
R224	RESN	48B2
R225	RESN	25B5
R226	RESN	56A7
R227	RESN	25B5
R228	RESN	25C5
R229	RESN	60A6
R230	RESN	72B6
R231	RESN	72D3
R232	RESN	25C1
R233	RESN	27D3
R234	RESN	72D3
R235	RESN	72D2
R236	RES	28C3
R237	RESN	72D2
R238	RESN	72D2
R239	RESN	72D2
R240	RES	29B7
R241	RESN	29C5
R242	RESN	72C2
R243	RESN	30C8
R244	RESN	72B2
R245	RESN	72B2
R246	RESN	72B2
R247	RESN	72B1

R255	RESN	60B7
R256	RESN	42C4
R257	RESN	29C1
R258	RESN	29D3
R259	RESN	29D1
R260	RESN	29D1
R261	RESN	42B2
R262	RESN	29B7
R263	RESN	29B7
R264	RESN	29B7
R265	RESN	29C6
R266	RESN	42B2
R267	RESN	42C3
R268	RESN	32A1
R270	RES	33D2
R271	RESN	33D7
R272	RESN	33D6
R273	RES	33C7
R275	RES	33D8
R277	RESN	34D6
R278	RESN	34D6
R279	RES	34C7
R329	RESN	35D6
R330	RESN	35D6
R331	RES	35C7
R336	RESN	36D6
R337	RESN	36D6
R338	RES	36C7
R342	RESN	37D6
R343	RESN	37D6
R344	RES	37C7
R348	RESN	38C5
R349	RESN	38C5
R350	RESN	38C5
R353	RESN	39B2
R354	RESN	39B3
R355	RESN	39B2
R356	RESN	39C2
R357	RESN	39C1
R358	RESN	39C1
R359	RESN	39D4
R360	RESN	39D4
R361	RESN	39B1
R362	RESN	39D4
R368	RESN	40D6
R369	RESN	40D7
R371	RESN	40B1
R374	RESN	40A6
R375	RESN	41C6
R376	RESN	41B7
R377	RESN	41B7
R378	RESN	41B6
R379	RESN	41B5
R380	RESN	41C7
R381	RESN	41D5
R382	RESN	41C7
R383	RESN	41C8
R384	RESN	43B5
R385	RESN	43B6
R386	RESN	43A5
R387	RESN	43B6
R389	RESN	39B2
R390	RESN	40B2
R392	RESN	43B3
R393	RESN	43D2
R394	RESN	43C3
R395	RESN	43C2
R396	RESN	42A3
R397	RESN	42A3
R398	RESN	42B5
R399	RESN	42A4
R400	RESN	42D6
R401	RESN	42B6
R402	RESN	44C7
R403	RESN	44C7
R404	RESN	44C7
R405	RESN	44C8
R421	RESN	47B7
R422	RESN	47A8
R423	RESN	47A8
R424	RESN	47A8
R425	RESN	47B2
R426	RESN	47A3
R427	RESN	47B2
R428	RESN	47A4

R429	RESN	47B8
R430	RESN	47A8
R431	RESN	47A8
R433	RESN	47A3
R434	RESN	47B1
R435	RESN	47A1
R436	RESN	42B2
R452	RESN	48C5
R453	RESN	48C5
R454	RESN	48C5
R455	RESN	48D7
R457	RESN	48D5
R458	RESN	48C5
R459	RESN	48C8
R460	RESN	48D7
R461	RESN	45B3
R462	RESN	45B3
R463	RESN	45B3
R466	RESN	45A3
R467	RESN	45B2
R468	RESN	45B3
R469	RESN	45B3
R470	RESN	45B8
R471	RESN	45B8
R472	RESN	45B7
R473	RESN	45B4
R474	RESN	46A4
R475	RESN	46C7
R482	RESN	52C7
R483	RESN	52D8
R484	RESN	52B1
R485	RESN	52C3
R486	RESN	52C3
R487	RESN	52C3
R488	RESN	52C5
R489	RESN	52C6
R490	RESN	52C3
R491	RESN	52C7
R492	RESN	52C2
R493	RESN	52C2
R494	RESN	52C3
R495	RESN	52D6
R496	RESN	52D7
R497	RESN	53C3
R499	RESN	53C3
R500	RESN	49C1
R501	RESN	49C1
R502	RESN	49C1
R503	RESN	49C1
R504	RESN	49D1
R505	RESN	49D1
R506	RESN	49D1
R507	RESN	49D1
R509	RESN	39D2
R510	RESN	39D1
R511	RESN	39D2
R512	RESN	39D4
R520	RESN	49A2
R521	RESN	12C1
R522	RESN	12A2
R523	RESN	12A2
R524	RESN	12B1
R525	RESN	13A2
R526	RESN	13A2
R527	RESN	13C1
R528	RESN	13C2
R529	RESN	48A8
R530	RESN	48A8
R531	RESN	48B3
R532	RESN	51B7
R534	RESN	51A4
R535	RESN	51A5
R536	RESN	51A5
R537	RESN	51A6
R538	RESN	51B5
R539	RESN	51A6
R540	RESN	51C3
R541	RESN	51C3
R544	RESN	51B3
R545	RESN	51C2
R546	RESN	51C2
R549	RESN	51B2
R550	RESN	51B2
R551	RESN	51D5
R552	RESN	51D5

R553	RESN	51B3
R559	RESN	54A2
R560	RESN	54B4
R562	RESN	40D6
R565	RESN	23D4
R568	RESN	24D4
R569	RESN	25A1
R570	RESN	25A6
R571	RESN	25A6
R572	RESN	25A6
R574	RESN	25A2
R576	RESN	27D4
R578	RES	28D4
R580	RES	29A2
R581	RES	29A2
R582	RES	29A2
R586	RESN	23B4
R587	RESN	24B3
R588	RESN	28B4
R589	RESN	27B4
R646	RESN	48A7
R648	RESN	48A6
R652	RESN	56A2
R653	RESN	56D5
R658	RESN	56A1
R659	RESN	56A1
R660	RESN	56C1
R661	RESN	58B1
R662	RESN	58C1
R663	RESN	58B1
R664	RESN	56C1
R665	RESN	58A8
R666	RESN	58A7
R667	RESN	58A7
R668	RESN	58A7
R669	RESN	58A7
R670	RESN	58A6
R671	RESN	58A6
R672	RESN	58A7
R673	RESN	59D8
R674	RESN	59D5
R675	RESN	59D6
R676	RESN	59D6
R677	RESN	59C3
R678	RESN	59C1
R679	RESN	59D7
R680	RESN	60B7
R681	RESN	60B5
R682	RESN	60A5
R683	RESN	60A1
R684	RESN	60A5
R685	RESN	60A1
R688	RESN	62A2
R689	RESN	62A3
R692	RESN	63B6
R693	RESN	63A6
R694	RESN	63A3
R695	RESN	63B3
R697	RESN	65C3
R700	RESN	65A4
R702	RESN	65B6
R704	RESN	66C3
R708	RESN	66B6
R709	RESN	66A4
R735	RESN	41A8
R740	RESN	11C7
R747	RESN	41B6
R748	RESN	47C6
R749	RESN	47C6
R750	RESN	47D5
R751	RESN	47D5
R752	RESN	47D8
R753	RESN	51C3
R754	RESN	51C2
R755	RESN	51D3
R756	RESN	51D3
R757	RESN	53A4
R758	RESN	53A3
R759	RESN	56D5
R760	RESN	60B2
R761	RESN	60B5
R763	RESN	14A2
R764	RESN	14A4
R765	RESN	60B4
R766	RESN	60B7

R768	RESN	48A4
R770	RESN	48A4
R771	RESN	48A4
R772	RESN	49B3
R773	RESN	49B5
R774	RESN	49B4
R775	RESN	12A4
R776	RESN	10D6
R777	RESN	69D4
R778	RESN	69D3
R779	RESN	69C3
R780	RESN	69C3
R781	RESN	69C3
R782	RESN	69C3
R788	RESN	69B2
R789	RESN	69B2
R790	RESN	70D1
R792	RESN	70D3
R793	RESN	70D3
R794	RESN	70D4
R797	RESN	55B2
R798	RESN	23C3
R799	RESN	23C2
R800	RESN	24D2
R801	RESN	25B7
R803	RESN	25B7
R804	RESN	25B7
R805	RESN	27D2
R806	RES	29D6
R807	RES	29D7
R808	RES	29D7
R809	RES	29D7
R812	RES	29A6
R813	RESN	55D5
R814	RESN	55C2
R815	RESN	55B2
R816	RESN	55B7
R817	RESN	55C5
R818	RESN	55B2
R819	RESN	55B2
R824	RESN	7A7
R828	RESN	7A7
R835	RESN	7A6
R838	RESN	9A4
R841	RESN	12C3
R843	RESN	13C3
R894	RESN	51B7
R895	RESN	51B7
R896	RESN	51C7
R897	RESN	51B4
R898	RESN	51B5
R899	RESN	51D5
R900	RESN	56A6
R908	RESN	70D1
R909	RESN	70C7
R910	RESN	70C8
R920	RESN	39C2
R923	RESN	12A3
R924	RESN	12A3
R925	RESN	12A3
R926	RESN	13A3
R927	RESN	13A4
R928	RESN	13A4
R929	RESN	51D8
R930	RESN	51D4
R931	RESN	51D4
R932	RESN	53C7
R933	RESN	53C2

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

R960 RESN 52A7  
R961 RESN 52A4  
R962 RESN 52A7  
R963 RESN 53C7  
R965 RESN 33D6  
R966 RESN 33D7  
R967 RESN 34D7  
R968 RESN 34D6  
R969 RESN 35D7  
R970 RESN 35D6  
R971 RESN 36D7  
R972 RESN 36D6  
R973 RESN 37D7  
R974 RESN 37D6  
R976 RESN 48A4  
R977 RESN 25C6  
R978 RESN 29C6  
R996 RESN 23B4  
R997 RESN 24B3  
R998 RESN 24B3  
R999 RESN 27B4  
R1000 RESN 28B2  
R1001 RESN 28B2  
R1002 RESN 28B2  
R1003 RESN 28B2  
R1005 RESN 23C4  
R1006 RESN 27C3  
R1007 RESN 62A4  
R1008 RESN 62A2  
R1009 RESN 62A4  
R1010 RESN 62A2  
R1011 RESN 62A7  
R1012 RESN 63A4  
R1013 RESN 63A4  
R1016 RESN 48A7  
R1017 RESN 48A1  
R1018 RESN 69D6  
R1019 RESN 69B7  
R1020 RESN 69C8  
R1021 RESN 49A3  
R1022 RESN 49A2  
R1026 RESN 9A5  
R1032 RESN 69C8  
R1033 RESN 69C8  
R1035 RESN 7C7  
R1036 RES 7B4  
R1037 RESN 7B6  
R1038 RESN 7B6  
R1039 RESN 7A4  
R1040 RESN 7A5  
R1042 RES 28C4  
R1043 RESN 29A5  
R1044 RESN 40C7  
R1047 RESN 48B3  
R1048 RESN 24C3  
R1050 RES 29A6  
R1051 RES 29A6  
R1053 RESN 53C7  
R1502 RESN 39C4  
R2000 RESN 49C4  
R2001 RESN 49D6  
R2002 RESN 49C6  
R2003 RESN 49C5  
R2005 RESN 49C5  
R2006 RESN 18A5  
R2008 RESN 22D5  
R2011 RESN 51B8  
R2012 RESN 41A2  
R2013 RESN 41A2  
R2014 RESN 41A1  
R2015 RESN 28D2  
R3033 RESN 50C5  
R3079 RESN 31A1  
R3125 RESN 13B1  
R3148 RESN 44C1  
R3157 RESN 12B1  
R3217 RESN 42D4  
R3348 RESN 11C2  
R3379 RESN 11C7  
R3401 RESN 31B1  
R3402 RESN 31B1  
R3403 RESN 31B1  
R3404 RESN 31B1  
R3799 RESN 27C3  
R4000 RESN 31D3

R4001 RESN 31D3  
R4002 RESN 31C3  
R4003 RESN 31C3  
R4004 RESN 31B1  
R4005 RESN 31A1  
R4006 RESN 31A1  
R4007 RESN 31A1  
R4008 RESN 32A5  
R4009 RESN 32A5  
R4010 RESN 32A5  
R4011 RESN 32A5  
RP1 RPAK4C-4R 49A6  
RP2 RPAK4C-4R 49A6  
RP5 RPAK4C-4R 6D7 6D8  
RP7 RPAK4C-4R 6D3 6D4  
RP9 RPAK4C-4R 31A5  
RP10 RPAK4C-4R 31A1  
RP13 RPAK4C-4R 15D7  
RP14 RPAK4C-4R 15D7  
RP15 RPAK4C-4R 15C7 15D7  
RP16 RPAK4C-4R 15C7  
RP17 RPAK4C-4R 15C7  
RP18 RPAK4C-4R 15B7  
RP19 RPAK4C-4R 15B7  
RP20 RPAK4C-4R 15B7  
RP21 RPAK4C-4R 15A7  
RP22 RPAK4C-4R 15A7  
RP23 RPAK4C-4R 15A7  
RP24 RPAK4C-4R 15D5  
RP25 RPAK4C-4R 15D5  
RP26 RPAK4C-4R 15C5  
RP27 RPAK4C-4R 15C5  
RP28 RPAK4C-4R 15C5  
RP29 RPAK4C-4R 15B5  
RP30 RPAK4C-4R 15B5  
RP31 RPAK4C-4R 15A5 15B5 15B5  
RP32 RPAK4C-4R 15A5  
RP33 RPAK4C-4R 15A5  
RP34 RPAK4C-4R 15A5  
RP35 RPAK4C-4R 15D2  
RP66 RPAK4C-4R 19B4 19C4  
RP67 RPAK4C-4R 19B7 19C7  
RP68 RPAK4C-4R 19D2  
RP69 RPAK4C-4R 19D7  
RP70 RPAK4C-4R 19C7 19C7 19D7 19D7  
RP71 RPAK4C-4R 19C7  
RP72 RPAK4C-4R 19C7  
RP73 RPAK4C-4R 19B7  
RP74 RPAK4C-4R 19B7  
RP75 RPAK4C-4R 19A7  
RP76 RPAK4C-4R 19A7  
RP77 RPAK4C-4R 19A7  
RP78 RPAK4C-4R 19D4  
RP79 RPAK4C-4R 19D4  
RP80 RPAK4C-4R 19C4 19D4  
RP81 RPAK4C-4R 19C4  
RP82 RPAK4C-4R 19C4  
RP83 RPAK4C-4R 19B4  
RP84 RPAK4C-4R 19B4  
RP85 RPAK4C-4R 19A4  
RP86 RPAK4C-4R 19A4  
RP87 RPAK4C-4R 19A4  
RP88 RPAK4C-4R 19D7  
RP119 RPAK4C-4R 31A5  
RP120 RPAK4C-4R 31D5  
RP121 RPAK4C-4R 31C5  
RP122 RPAK4C-4R 31C5  
RP123 RPAK4C-4R 31B7 31C7  
RP124 RPAK4C-4R 31C7  
RP125 RPAK4C-4R 31C7  
RP126 RPAK4C-4R 31C7 31C7 31D7 31D7  
RP127 RPAK4C-4R 31A7  
RP128 RPAK4C-4R 31A7  
RP129 RPAK4C-4R 31B7  
RP130 RPAK4C-4R 31B7  
RP131 RPAK4C-4R 31D7  
RP132 RPAK4C-4R 31B5 31C5  
RP133 RPAK4C-4R 31B5  
RP134 RPAK4C-4R 31B5  
RP135 RPAK4C-4R 31A5  
RP136 RPAK4C-4R 31B1  
RP137 RPAK4C-4R 31C1  
RP138 RPAK4C-4R 31D3  
RP140 RPAK4C-4R 31B3  
RP141 RPAK4C-4R 31C1

RP142 RPAK4C-4R 31C1 31D1 31D1  
RP144 RPAK4C-4R 31D1  
RP145 RPAK4C-4R 31C3  
RP146 RPAK4C-4R 31C3  
RP147 RPAK4C-4R 31B3 31C3  
RP148 RPAK4C-4R 31B3  
RP149 RPAK4C-4R 31A3  
RP150 RPAK4C-4R 31A3  
RP153 RPAK4C-4R 32A1 32B1  
RP154 RPAK4C-4R 32B1  
RP155 RPAK4C-4R 32D4  
RP156 RPAK4C-4R 32C4  
RP157 RPAK4C-4R 32B4  
RP158 RPAK4C-4R 32C1  
RP159 RPAK4C-4R 32C1  
RP160 RPAK4C-4R 32C1  
RP161 RPAK4C-4R 32D1  
RP162 RPAK4C-4R 32C4  
RP163 RPAK4C-4R 32C4  
RP164 RPAK4C-4R 32B4  
RP165 RPAK4C-4R 32B4  
RP166 RPAK4C-4R 32A4  
RP167 RPAK4C-4R 32A4  
RP168 RPAK4C-4R 32B1  
RP169 RPAK4C-4R 32A1  
RP170 RPAK4C-4R 32A5  
RP171 RPAK4C-4R 32B5  
RP172 RPAK4C-4R 32A7  
RP173 RPAK4C-4R 32A7  
RP174 RPAK4C-4R 32B7  
RP175 RPAK4C-4R 32B7  
RP176 RPAK4C-4R 32C7  
RP177 RPAK4C-4R 32C7  
RP178 RPAK4C-4R 32C5  
RP179 RPAK4C-4R 32C5  
RP180 RPAK4C-4R 32C5  
RP181 RPAK4C-4R 32B5  
RP182 RPAK4C-4R 32B7  
RP183 RPAK4C-4R 32C7  
RP184 RPAK4C-4R 32D7  
RP185 RPAK4C-4R 32B5  
RP186 RPAK4C-4R 32A5  
RP196 RPAK4C-4R 38D4 38D5 38D5  
RP197 RPAK4C-4R 40B7 40B8  
RP198 RPAK4C-4R 44D1  
RP199 RPAK4C-4R 44C1 44D1  
RP200 RPAK4C-4R 44C1  
RP201 RPAK4C-4R 44B1 44C1  
RP202 RPAK4C-4R 44B1  
RP203 RPAK4C-4R 44B1  
RP204 RPAK4C-4R 44A1  
RP205 RPAK4C-4R 54A2  
RP206 RPAK4C-4R 54B4  
RP207 RPAK4C-4R 54A7  
RP208 RPAK4C-4R 54B5 54B6  
RP209 RPAK4C-4R 54B7  
RP210 RPAK4C-4R 54B7  
RP211 RPAK4C-4R 54B6  
RP212 RPAK4C-4R 54B5  
RP213 RPAK4C-4R 18D7  
RP214 RPAK4C-4R 18D3  
RP215 RPAK4C-4R 18D5  
RP216 RPAK4C-4R 18D5  
RP217 RPAK4C-4R 18C5 18D5  
RP218 RPAK4C-4R 18C5  
RP219 RPAK4C-4R 18C5  
RP220 RPAK4C-4R 18A5  
RP221 RPAK4C-4R 18A5  
RP222 RPAK4C-4R 18A5  
RP223 RPAK4C-4R 18A5 18B5  
RP224 RPAK4C-4R 18B5  
RP225 RPAK4C-4R 18B5  
RP226 RPAK4C-4R 18B5  
RP227 RPAK4C-4R 18B5 18C5  
RP228 RPAK4C-4R 18C5  
RP229 RPAK4C-4R 18B7  
RP230 RPAK4C-4R 18B7 18C7  
RP231 RPAK4C-4R 18C7  
RP232 RPAK4C-4R 18C7  
RP233 RPAK4C-4R 18C7  
RP234 RPAK4C-4R 18D7  
RP235 RPAK4C-4R 18D7  
RP236 RPAK4C-4R 18A7  
RP237 RPAK4C-4R 18A7  
RP238 RPAK4C-4R 18A7

RP239 RPAK4C-4R 18A7  
RP240 RPAK4C-4R 18A7 18B7  
RP241 RPAK4C-4R 18B7  
RP242 RPAK4C-4R 18B7  
RP243 RPAK4C-4R 22A5 22B5  
RP244 RPAK4C-4R 22A5  
RP245 RPAK4C-4R 22A5  
RP246 RPAK4C-4R 22A5  
RP247 RPAK4C-4R 22A5  
RP248 RPAK4C-4R 22B5  
RP249 RPAK4C-4R 22B5  
RP250 RPAK4C-4R 22B5  
RP251 RPAK4C-4R 22B5 22C5  
RP252 RPAK4C-4R 22C5  
RP253 RPAK4C-4R 22C5  
RP254 RPAK4C-4R 22C5  
RP255 RPAK4C-4R 22D7  
RP256 RPAK4C-4R 22D5  
RP257 RPAK4C-4R 22D5  
RP258 RPAK4C-4R 22D7  
RP259 RPAK4C-4R 22C7 22D7  
RP260 RPAK4C-4R 22C7  
RP261 RPAK4C-4R 22C7  
RP262 RPAK4C-4R 22C7  
RP263 RPAK4C-4R 22B7  
RP264 RPAK4C-4R 22B7  
RP265 RPAK4C-4R 22B7  
RP266 RPAK4C-4R 22B7  
RP267 RPAK4C-4R 22A7  
RP268 RPAK4C-4R 22A7  
RP269 RPAK4C-4R 22A7  
RP270 RPAK4C-4R 22A7  
RP271 RPAK4C-4R 22A7  
RP277 RPAK4C-4R 55C1  
RP279 RPAK4C-4R 58A3 58A4  
RP280 RPAK4C-4R 62A7  
RP282 RPAK4C-4R 60B8  
RP283 RPAK4C-4R 54D7 54D8 54D8  
RP288 RPAK4C-4R 70A2 70B2  
RP289 RPAK4C-4R 70B2  
RT1 FUSE\_SMT 43D3  
RT2 FUSE\_SMT 43C3  
RT3 FUSE\_SMT 64D6  
RT4 FUSE\_SMT 64D3  
RT5 THERMISTOR 54D7  
S8 SWSPST\_PB\_SM 41A7  
S9 SWSPST\_PB\_SM 48A5  
SP1 SPKR 42B3  
SW1 SWSPST\_PB\_SM 72B2  
U1 LTC1929 47B7  
U2 BANIAS\_HS 4B3 4C7 4D3 5C4 5D2 5D5 5D7  
U3 OS33B4 72A6  
U4 SC1470 68B6  
U5 MOSFETN\_BP 68B5  
U8 EPX7064 72C4  
U9 LED\_DISPLAY\_10P 72D4  
U10 LED\_DISPLAY\_10P 72C2  
U11 NE1617A 7D2  
U12 MBT3904DUAL 42B3  
U14 P64H2A 23D5 24D5 25D3 26C6 26D6  
U15 P64H2A 27D5 28D5 29C3 30D6 30D7  
U16 OS33B4 49B7  
U17 OS33B4 49A7  
U18 LT1761 48C3  
U44 LTC1735\_1 48D7  
U45 ICH3 39D5 40D3 41D3 42D7  
U54 69000 45D5 46D4  
U56 LPC47B27 53D5  
U57 74LUC00A 49A3 49A4 71B3 71C3  
U59 LTC1326 48A7  
U60 ICS932S203A 51C6  
U61 GD752325 54D2  
U64 AT93C66 59C1  
U65 HS007 58B4  
U66 E7501 10D4 11D4 12D5 13D5 14D3 14D5 14D6  
U68 74HC125 39A5 39A7 43B7 71C4  
U69 FWH\_8M 52D4  
U70 TLV431A 62A2  
U71 TLV431A 62A4  
U72 74LUC14 48A2 48B2 71D5  
U76 OSC\_PWR 63A5  
U78 AIC\_7902A 59D4 60C2 60D6 61C1 61D6 62D5  
U79 B2544E1 56C2 56C7 57D2 57D6  
U82 74LUC08AD 7B4 49B4  
U83 LT1764\_DPAK 63B3

U84 LT1118\_ADJ 63B7  
U93 DS2119M 65C7  
U94 DS2119M 65C4  
U95 DS2119M 65C2  
U96 DS2119M 66C7  
U97 DS2119M 66C4  
U98 DS2119M 66C2  
U101 AT93C46 56D4  
U103 LM2904 47C6  
U104 FAN5065 47D6  
U113 74ACT04 49B6 69B6 70C7 70D2 70D7 71C5  
U115 LTC1735\_1 55C5  
U119 LT1587CM1\_5 57A4  
U121 74CBT3306 69C5  
U122 74CBT3306 69B5 69C5  
U123 74CBT3306 69B5  
U124 74CBT3306 69D5  
U125 74HCT4052 69C7  
U126 74AHC74 7B5 7C6  
U3003 SC1475 50C4  
U3008 MBT3904DUAL 42C3  
Y1 XTAL4P 41B7  
Y2 CRYSTAL 51D8  
Y3 CRYSTAL 56B1

DRAWING

# REVISIONS

---

A2 PRODUCTION RELEASE

A2.1 CORRECTED THERMTRIP PAGE 7 RECONNECTED Q65.2 TO GROUND

DRAWING

PAGE	REV
82	A2.1