intel®

Intel[®] Pentium[®] M Processor and the Intel[®] E7501 Chipset Platform

For use with the Intel[®] Pentium[®] M Processor and the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 cache

Design Guide

January 2007

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The Intel[®] Pentium[®] M Processor and Intel[®] E7501 Chipset Platform may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantlP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel Xeon, Perlium, IIX, Kanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All rights reserved.



1	Introc	luction.		19
	1.1 1.2 1.3	Referer Termin System 1.3.1 1.3.2 1.3.3	nce Documents ology N Overview Intel [®] Pentium [®] M Processor 1.3.1.1 Architectural Features 1.3.1.2 Packaging/Power 1.3.1.3 Enhanced Intel [®] SpeedStep [®] Technology Intel [®] Pentium [®] M Processor on the 90 nm process with 2-MB L2 Cache Intel [®] E7501 Chipset 1.3.3.1 Intel [®] E7501 Memory Controller Hub (MCH) 1.3.3.2 I/O Controller Hub 3 (Intel [®] 82801CA ICH3-S) Features 1.3.3.3 PCI/PCI-X 64-bit Hub 2 (Intel [®] P64H2) Features	19 19 21 24 25 25 25 25 26 27 27 28 28
		1.3.4 1.3.5	Peak Bandwidth Summary System Configurations	29 29
2	Comp	onent C	Quadrant Layout	31
	2.1 2.2 2.3 2.4	Intel [®] F Intel [®] E Intel [®] I Intel [®] F	Pentium [®] M Processor Quadrant Layout 7501 Chipset MCH Quadrant Layout CH3-S Quadrant Layout P64H2 Quadrant Layout	32 33 34 35
3	Basel	board R	equirements	37
	3.1 3.2	Platforr Proces	n Stack-Up sor Thermal Solution Placement and Recommended Keep-Outs	37 38
4	Platfo	orm Cloo	ck Routing Guidelines	39
	4.1 4.2	Platforr HOST_ 4.2.1 4.2.2 4.2.3	n Clock CLK Clock Group HOST_CLK Clock Topology 4.2.1.1 BCLK Length Matching Requirements (mFCPGA) HOST_CLK General Routing Guidelines CK408 vs. CK408B Requirement	39 42 42 45 45 45 46
	4.3	CLK66 4.3.1	Clock Group CLK66 Skew Requirements	47
	4.4 4.5	CLK33 CLK33	_ICH3-S Clock Group Clock Group	50
	4.6 4.7 4.8 4.9	CLK14 USBCL Clock E Clock E	Clock Group K Clock Group Driver Decoupling Driver Power Delivery	52 53 54 55
5	Syste	m Bus I	Routing Guidelines	57
	5.1	Intel [®] F Design 5.1.1 5.1.2	Pentium [®] M Processor System Bus Recommendations System Bus Signals Processor System Bus Termination	57 57 58



		5.1.3	Recommended Stack-up Routing and Spacing Assumptions	59
		5.1.4	Trace Space to Trace - Reference Plane Separation Ratio	59
			5.1.4.1 Trace Space to Trace Width Ratio	59
			5.1.4.2 Processor RESET# Signal	60
		5.1.5	Source Synchronous Signals	61
			5.1.5.1 Source Synchronous General Routing Guidelines	61
			5.1.5.2 Source Synchronous – Data	62
			5.1.5.3 Source Synchronous – Address	63
		5.1.6	Common Clock Signals	64
		5.1.7	Asynchronous Signals	65
			5.1.7.1 Topologies	65
			5.1.7.2 Voltage Translation Logic	69
		5.1.8	AGTL+ I/O Butter Compensation	70
			5.1.8.1 Intel [®] Pentium [®] M Processor AGTL+ I/O Buffer Compensation 5.1.8.2 Intel [®] E7501 Chipset AGTL+ I/O Buffer Compensation	70 70
		5.1.9	Intel [®] Pentium [®] M Processor System Bus Strapping	71
		5.1.10	Intel [®] Pentium [®] M Processor VCCSENSE/VSSSENSE	
			Design Recommendations	72
6	Memo	ory Inter	face Routing Guidelines	73
	6.1	DDR C	hannel Impedance Requirements	74
	6.2	DIMM T	Types	75
	6.3	Dual Ch	hannel DDR Overview	76
		6.3.1	Dual Channel Source Synchronous Signal Group Routing	78
		6.3.2	Dual Channel Command Clock Routing	82
		6.3.3	Dual Channel Source Clocked Signal Group Routing	83
		6.3.4	Dual Channel Chip Select Routing	84
		6.3.5	Dual Channel Clock Enable Routing	85
		6.3.6	Dual Channel DC Biasing Signals	86
			6.3.6.1 Dual Channel Receive Enable Signal (RCVEN#)	87
			6.3.6.2 Dual Channel DDRCOMP	87
			6.3.6.3 Dual Channel DDRVREF and ODTCOMP	88
			6.3.6.4 Dual Channel DDRCVO	90
		6.3.7	Dual Channel DDR Signal Termination and Decoupling	90
		6.3.8	2.5 Volt Decoupling Requirements	91
	6.4	Single (Channel DDR Overview	94
		6.4.1	Unused Channel Termination	96
		6.4.2	Single Channel Source Synchronous Signal Group Routing	97
		6.4.3	Single Channel Command Clock Routing	. 100
		6.4.4	Single Channel Source Clocked Signal Group Routing	. 101
		6.4.5	Single Channel Chip Select Routing	.102
		6.4.6	Single Channel Clock Enable Routing	. 103
		6.4.7	Single Channel DC Biasing Signals	. 104
			6.4.7.1 Single Channel Receive Enable Signal (RCVEN#)	.104
			6.4.7.2 Single Channel DDRCOMP	.104
			6.4.7.3 Single Channel DDRVREF and ODTCOMP	.105
		C 4 C	0.4.7.4 Single Channel DDKCVU	.107
		0.4.8	Single Grannel DDK Signal Termination and Decoupling	.108
		0.4.9	2.5 v Decoupling Requirements	.109

intel®

7	Hub I	nterfac	e		113
	7.1	Signal	Naming C	onvention	113
	7.2	Hub In	terface 2.0) Implementation	114
		7.2.1	Hub Inte	rface 2.0 High-Speed Routing Guidelines	114
		7.2.2	Hub Inte	rface 2.0 Generation/Distribution of Reference Voltages	117
		7.2.3	Hub Inte	rface 2.0 Resistive Compensation	118
		7.2.4	Hub Inte	rface 2.0 Decoupling Guidelines	119
		7.2.5	Unused	Hub Interface 2.0 Interfaces	119
	7.3	Hub In	terface 1.5	5 Implementation	
		7.3.1	Hub Inte	rface 1.5 High-Speed Routing Guidelines	
		7.3.2	Hub Inte	rface 1.5 Generation/Distribution of Reference Voltages	121
		7.3.3	Hub Inte	rface 1.5 Resistive Compensation	122
		7.3.4	Hub Inte	rface 1.5 Decoupling Guidelines	
8	Intel®	⁾ 82870F	92 (Intel P	64H2)	123
Ŭ	0 1			n Guidelines	102
	0.1		Gonoral	PCLX Pouting Guidelines	123
		0.1.1		Y Pouting Poquiroments (No Hot Plug Switch)	124
		0.1.2		X Hot Dlug Switch Pouting Poquiromonto	
		0.1.3		rd Tapalagiaa	120
		0.1.4		na Devices Down Routing Requirements	120
		0.1.0		vo Devices Down-Routing Requirements	120
		0.1.0		ninguration	129
		0.1.7		nolomontation	130
		0.1.0		Iddroee	
	0 2			audress	122
	0.2		y inpien Stopdore		132
		0.2.1		Hot Pomovale	132
			8212	Hot-Insertions	133
		822	Hot-Pluc	Switch Implementation	134
		0.2.2	8221	Manually-Operated Retention Latch Sensor	134
			8222	Optional Attention Button	135
		823	I FD Indi	cator Outputs	135
		824	Hot Plug	Interrunt Routing Requirements	135
		825	Hot-Plug	Interrupt Routing Requirements	136
		826	Disabling	n/Enabling an Intel [®] P64H2 Hot-Plug Controller	136
		0.2.0	8261	Hot-Plug Strapping Options	136
			8.2.6.2	Hot-Plug Registers' Visibility	
		8.2.7	Sinale-S	lot Parallel Mode	
			8.2.7.1	Required Additional Logic	
			8.2.7.2	PCI Clock	
			8.2.7.3	Debounced Hot-Plug Switch Input	137
			8.2.7.4	Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins	137
			8.2.7.5	Tri-State Buffer or 2:1 Multiplexer for HPx_SLOT[2:0]	137
			8.2.7.6	Hot-Plug Multiplexed Signals in Single-Slot Parallel Mode	138
			8.2.7.7	SMBus Address Considerations	
			8.2.7.8	Single-Slot Parallel SMBus Circuit	
			0.2.1.9	Puil-Ups/Puil-Downs in Single-Slot Parallel Mode	
		000		t Darallal Mada	140 1 / 140
		0.2.0	Q 2 0 1	Poquired Additional Logic	141 1/14
			0.2.0.1	Nequired Additional Logic	



			8.2.8.2 Debounced Hot-Plug Switch Input	142
			8.2.6.3 Comparator Circuit for PCIACAP I/PCIACAP2 Pills	142
			8.2.8.5 HPv SID Output Signal	142 1/2
			8 2 8 6 Pull-Ups/Pull-Downs in Dual-Slot Parallel Mode	142
			8.2.8.7 Hot-Plug Multiplexed Signals in Dual-Slot Parallel Mode	
			8.2.8.8 SMBus Address Considerations	
			8.2.8.9 Reference Schematic for Dual-Slot Parallel Mode	144
		8.2.9	Three or More Slot Serial Mode	145
			8.2.9.1 Hot-Plug and Non-Hot-Plug Combinations	145
			8.2.9.2 Required Additional Logic	146
			8.2.9.3 Debounced Hot-Plug Switch Input	146
			8.2.9.4 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins	146
			8.2.9.5 HPx_SLOT[2:0]	146
			8.2.9.6 Stutter Logic for Implementing Fewer Than Six Slots	146
			8.2.9.7 Pull-Ups/Pull-Downs in Three or More Slot Serial Mode	
		0 0 4 0	8.2.9.8 Reference Schematic for Serial Mode	
		8.2.10	Intel® P64H2 PCI Interface PCIXCAP and M66EN Pins	148
			8.2.10.1 PCIXCAP Pin Requirements	148
			8.2.10.2 Modeln Pin Requirements	149
9	I/O C	ontrolle	r Hub 3 (Intel [®] ICH3-S)	153
	9.1	IDE Int	erface	153
		9.1.1	Cabling	153
		9.1.2	Cable Detection for Ultra ATA/66 and Ultra ATA/100	153
			9.1.2.1 Combination Host-Side/Device-Side Cable Detection	154
		9.1.3	IDE Connector Requirements	155
	9.2	SPKR	Pin Consideration	156
	9.3	PCI		156
	9.4	USB		157
		9.4.1	General Routing and Placement	157
		9.4.2	USB Routing Parameters	158
		9.4.3	EMI Considerations	158
		9.4.4	USB Power Line Layout Topologies	158
	9.5	Intel [®] I	CH3-S SMBus/SMLink Interface	159
		9.5.1	SMBus Design Considerations	160
		9.5.2	Unified VCC_CORE Architecture	161
		9.5.3	High Power/Low Power Mixed Architecture	161
		9.5.4	Calculating The Physical Segment Pull-Up Resistor	162
	9.6	Real Ti	ime Clock (RTC)	163
		9.6.1	RTC External Circuit	164
		9.6.2	RTC External RTCRST# Circuit	164
		9.6.3	External Capacitors	165
			9.6.3.1 Example with Load Capacitance	165
		9.6.4	RTC Layout Considerations	166
		9.6.5	RTC External Battery Connection	166
		9.6.6	VBIAS DC Voltage and Noise Measurements	166
		9.6.7	SUSCLK	167
		9.6.8	RTC-Well Input Strap Requirements	167
	9.7	Interna	I LAN Layout Guidelines	168
		9.7.1	LCI (LAN Connect Interface) Guidelines	169
			· · · · · · · · · · · · · · · · · · ·	

intel®

			9.7.1.1 Bus Topology	.169
		0 - 0	9.7.1.2 LCI Routing Parameters	.169
		9.7.2	General LAN Routing Guidelines and Considerations	.170
			9.7.2.1 General Trace Routing Considerations	.170
			9.7.2.2 I race Geometry and Length	.1/1
			9.7.2.3 Signal isolation	171
			9.7.2.4 Fowel and Ground Connections	172
			9.7.2.5 General Fower and Ground Flane Consideration	172
			9727 Common Physical Lavout Issues	173
		973	Intel [®] 82562ET/Intel [®] 82562EM Guidelines	175
		5.7.5	9.7.3.1 Intel [®] 82562ET/Intel [®] 82562EM Component Placement Guidelines	175
			9.7.3.1 Intel 02002E1/Intel 02002EW Component Hacement Outdennes	175
			97.3.3 Intel [®] 82562ET/Intel [®] 82562EM Termination Resistors	176
		974	Critical Dimensions	176
		0.7.4	9.7.4.1 Distance from Magnetics Module to R I45 (Distance Δ)	177
			9742 Distance from Intel® 82562FT to Magnetics Module (Distance R)	177
		975	Terminating Unused Connections	177
		0.7.0	9.7.5.1 Termination Plane Capacitance	.178
10	Dobu	a Dort o	and Logio Analyzar Interfece	170
10	Debu			. 179
	10.1	IIP Su	pport	.179
		10.1.1		.179
	40.0	10.1.2		.179
	10.2	Recom	ITE O:	.180
		10.2.1	ITP Signal Routing Guidelines	.180
			10.2.1.1 IDI, IMS and IRST# Routing Requirements	.180
			10.2.1.2 ICK and IDO Routing Requirements	.181
			10.2.1.3 BPMX# Routing Requirements	181
			10.2.1.4 RESET# Routing Guidelines	192
			10.2.1.5 DOEK Routing Requirement Summary	182
	10.3	Intel [®] F	Pentium [®] M Processor Logic Analyzer Support	184
	10.5	10 2 1		104
		10.3.1		104
	10.4	10.3.2		104
	10.4		Machaniael Canaiderations	. 104 405
		10.4.1	Mechanical Considerations	185
		10.4.2	Electrical Considerations	185
11	Platfo	orm Pow	/er Delivery Guidelines	.187
	11.1	Proces	sor Voltage Regulator Power Delivery Architectural Block Diagram	. 188
	11.2	Custon	ner Reference Board Power Delivery	.188
		11.2.1	Processor Core Voltage (VCC_CORE)	.190
		11.2.2	System Bus Voltage (VCCP 1.05 V)	. 190
		11.2.3	2.5 V	.190
		11.2.4	1.25 V	.190
		11.2.5	1.8 V	.191
		11.2.6	1.2 V	.191
		11.2.7	5 VSB	.191
		11.2.8	3.3 VSB	.191
		11.2.9	1.8 VSB	.191
		11.2.10) Power Summary	.191
			•	



	11.3	Processor Power Delivery Design Guidelines		192
		11.3.1 Processor PLL Power Delivery		192
		11.3.2 Voltage Identification for Intel [®] Pentium [®] M Pi	ocessor	192
		11.3.3 V _{CC CORE} Power Sequencing		194
		11.3.4 VCCP Output Requirements		194
		11.3.5 Thermal Power Dissipation		195
		11.3.6 Voltage Regulator Topology		196
		11.3.7 Voltage Regulator Design Recommendations.		197
		11.3.7.1 High Current Path, Top MOSFET Tu	Irned ON	197
		11.3.7.2 High Current Paths During Abrupt L	bad Current Changes	198
		11.3.7.3 High Current Paths During Switching	g Dead Time	198
		11.3.7.4 High Current Path With Bottom MOS	SFET(s) Turned ON	199
		11.3.7.5 General Layout Recommendations .		199
		11.3.8 Processor Decoupling Recommendations		201
		11.3.8.1 Transient Response		201
		11.3.8.2 High/Mid Frequency and Bulk Deco	upling	201
		11.3.8.3 Processor Core Voltage Plane and I	Decoupling	201
		11.3.8.4 Processor Side Bus Voltage Plane L	Decoupling	202
		11.3.8.5 GILREF Layout and Routing Recor	nmendations	202
	11.4	MCH Power Delivery Guidelines		203
		11.4.1 DDR_VIT (1.25 V) Decoupling		203
		11.4.2 CPU_VCC (1.05 V Power Plane)	·····	203
		11.4.3 DDR (2.5 V Power Plane)	······	204
		11.4.4 Hub Interface (1.2 V Power Plane)	······	205
		11.4.5 Intel [®] E7501 Chipset Filter Specifications (1.2	V Power Plane)	205
		11.4.6 MCH Power Sequencing Requirement		206
	11.5	Intel [®] ICH3-S Power Delivery Guidelines		207
		11.5.1 1.8 V/3.3 V Power Sequencing		207
		11.5.2 3.3V / V5REF Sequencing		209
		11.5.3 Intel [®] ICH3-S Power Rails		210
		11.5.4 Intel [®] ICH3-S Decoupling Recommendations.	······	210
	11.6	Intel [®] P64H2 Power Requirements		212
		11.6.1 Intel [®] P64H2 Current Requirements		212
		11.6.2 Intel [®] P64H2 Decoupling Requirements	·····	212
		11.6.3 PCIRST# Implementation	· · · · · · · · · · · · · · · · · · ·	213
		11.6.4 Intel [®] P64H2 Power Sequencing Requirement	t	213
12	High	Spood Docian Concorns		215
12	nıgıı-			215
	12.1	Return Path		215
	12.2	Decoupling Theory		215
		12.2.1 Bulk Decoupling		216
		12.2.2 High-Frequency Decoupling		216
	12.3	Serpentine Routing		217
	12.4	EMI Design Considerations		218
		12.4.1 Brief EMI Theory		218
		12.4.2 EMI Regulations and Certifications	······	218
	12.5	EMI Design Considerations		219
		12.5.1 Spread Spectrum Clocking (SSC)		219
		12.5.2 Differential Clocking		220
		12.5.3 PCI Bus Clock Control		221
		12.5.4 EMI Test Capabilities		221

intel®

	12.6	Length Tuning	222
		12.6.1 Signal to Strobe Flight Time Relationships	222
		12.6.2 Flight Time Segment Analysis	225
		12.6.3 Length Tuning Equation Derivation	226
		12.6.4 Bus Length Tuning Methodology	228
	12.7	Processor Bus Tuning	228
		12.7.1 Compensating for Package Trace Length Differences	228
		12.7.2 Length Matching Equation	229
		12.7.3 System Bus Length Matching Example	231
	12.8	Intel [®] Pentium [®] M Processor Signal Package Lengths	232
	12.9	Common Layout Pitfalls	233
		12.9.1 Group Like Signals Under BGAs	233
		12.9.2 Fill Areas Under BGAs	235
		12.9.3 Signal Parallelism	236
		12.9.4 Via Sharing	237
		12.9.5 Necking Down	239
		12.9.6 Signals Crossing Plane Splits	241
13	Sche	matic Checklist	243
	13.1	Processor Schematic Checklist	243
	13.2	MCH Schematic Checklist	248
	13.3	Intel [®] ICH3-S Schematic Checklist	252
	13.4	Intel [®] 82870P2 (Intel P64H2) Schematic Checklist	260
	13.5	CK408 Schematic Checklist	265
14	Layou	ut Checklist	267
	14.1	Processor Checklist	267
	14.2	Intel [®] E7501 MCH Layout Checklist	271
	14.3	Intel [®] ICH3-S Layout Checklist	275
	14.4	Intel [®] P64H2 Layout Checklist	279



Figures

1	Intel [®] Pentium [®] M Processor and Intel [®] E7501Chipset-Based System	
•	Configuration Example	30
2	Intel [®] Pentium [®] M Processor Quadrant Lavout (Top View)	32
3	Intel [®] E7501 Chipset MCH Quadrant Layout (Top View)	
4	Intel [®] ICH3-S Quadrant Layout (Top View)	
5	Intel [®] P64H2 Quadrant Lavout (Top View)	
6	Ten Laver Stack-up 50 0 Board with 5-Mil Traces	37
7	System Clocking Diagram Example	0/ 41
8	Shunt Source Termination	
a	Clock Skew As Measured from Agent to Agent	<u></u> 2
10	Trace Spacing for HOST OLK Clocks	44
10	Stuffing Options for CK409 and CK409P	45
10	Stuffing Options for CR400 and CR400D	40
12	Cleak Skew Degwigemente	47
13	Clock Skew Requirements	48
14	Example of Adding a Single Connector	49
15	Example of Adding Two Connectors and/or a Riser	49
16	Topology for CLK33_ICH3-S	50
17	Topology for CLK33 to PCI Device Down	50
18	Topology for CLK33 to PCI Slot	51
19	Topology for CLK14	52
20	Topology for USB_CLK	53
21	Decoupling Capacitors Placement and Connectivity	54
22	Processor System Bus Topology	58
23	Trace Spacing vs. Trace-Reference Plane Example	59
24	Trace Spacing vs. Trace Width Example	60
25	Processor RESET# Signal Routing Topology With NO ITP700FLEX Connector	60
26	Processor RESET# Signal Routing Topology With ITP700FLEX Connector	61
27	Routing Illustration for Topology 1A	66
28	Routing Illustration for Topology 1B	66
29	Routing Illustration for Topology 1C	67
30	Routing Illustration for Topology 2A	68
31	Routing Illustration for Topology 3	69
32	Voltage Translation Circuit	70
33	Resistor Divider Circuit For The MCH's HXSWNG And HYSWNG	71
34	Trace Width and Spacing for All DDR Signals Except CMDCLK_x[3:0]/CMDCLK_x[3:0]#	75
35	DIMM Connector Styles Supported	76
36	1-DIMM per Channel Implementation	77
37	2-DIMMs per Channel Implementation	77
38	Example of Proper Single and Dual Rank Mixing	78
39	Example of Incorrect Single and Dual Rank Mixing	78
40	Dual Channel Source Synchronous Topology DIMM Solution	
41	Trace Length Matching Requirements for Source Synchronous Routing	
42	Dual Channel 2-DIMM Command Clock Topology	83
43	Dual Channel Source Clocked Signal Topology	84
44	Dual Channel Chin Select Topology	85
45	Dual Channel CKF Topology	88
46	Dual Channel Receive Enable Signal Routing Guidelines	50
40 47	Dual Channel DDRCOMP Resistive Compensation	
48	DDR VREE Voltage Regulator	00 88



49	DDR VREF Voltage Divider	89
50	Dual Channel Routing DDRVREF and ODTCOMP	89
51	Dual Channel DDRCVO Routing Guidelines	90
52	DDR VTerm Plane	91
53	1-DIMM Per Channel Decoupling	92
54	2-DIMMs Per Channel Decoupling	93
55	Single Channel 2-DIMM Implementation	94
56	Single Channel 4-DIMM Implementation	95
57	Example of Proper Single Channel Rank Mixing	95
58	Example of Incorrect Single Channel Rank Mixing	96
59	Single Channel Source Synchronous Topology DIMM Solution	99
60	Trace Length Matching Requirements for Single Channel Source Synchronous Routing	99
61	Single Channel 2-DIMM Command Clock Topology	.100
62	Single Channel Source Clocked Signal Topology	.101
63	Single Channel Chip Select Topology	.102
64	Single Channel CKE Topology	.103
65	Single Channel Receive Enable Signal Routing Guidelines	.104
66	Single Channel DDRCOMP Resistive Compensation	.105
67	DDR VREF Voltage Regulator	.106
68	DDR VREF Voltage Divider	.106
69	Routing Single Channel DDRVREF and ODTCOMP	.107
70	Single Channel DDRCVO Single Channel Routing Guidelines	.108
71	DDR VTerm Plane	.109
72	Single Channel 2-DIMM Decoupling	.110
73	Single Channel 4-DIMM Decoupling	.111
74	Signal Naming Convention on Both Sides of the Hub Interfaces	.113
75	Hub Interface 2.0 Length Matching	.116
76	Hub Interface 2.0 Routing Guidelines for Device Down Solutions	117
77	Hub Interface 2.0 Routing Guidelines for Hub Interface Connector Solutions	117
78	Hub Interface 2.0 with Locally Generated Voltage Divider Circuit	118
79	Hub Interface 2.0 RCOMP Circuits	119
80	8-Bit Hub Interface 1.5 Routing	120
81	Hub Interface 1.5 Locally Generated Reference Divider Circuits	121
82	Hub Interface 1.5 RCOMP Circuits	122
83	Typical PCI/PCI-X Bus Topology	125
84	Typical Hot-Plug Topology	126
85	PCI-X Riser Card Topology	127
86	Device Down Before PCI-X Riser Card Topology	127
87	Device Down After PCI-X Riser Card Topology	128
88	Device Down with Stub Before PCI-X Riser Card Topology	128
89	Two Devices Down Card Topology	120
90 90	Hot-Plug Clock Topology	120
Q1	No Hot-Plug Clock Topology	130
92	Loop Clock Topology	130
02	IDSEL Sample Implementation Circuit	131
93 Q/	Manually-Operated Retention Latch Sensor	12/
94 05	Attention Butten Implementation	125
90	Tri-State Ruffer Circuit Example	120
90 07	MIX Circuit Example	120
91 00	Single Slot Derellel SMDue Circuit	1/0
90	Single-Sid Falallet Sividus Circuit	. 140



99	Reference Schematic for Single-Slot Parallel Mode	141
100	Dual-Slot Parallel SMBus Circuit	144
101	Reference Schematic for Dual-Slot Parallel Mode	145
102	Four-Slot Stutter Logic Implementation Example	147
103	Reference Schematic for Serial Mode	148
104	M66EN Isolation Switch Solution	150
105	M66EN Diode Solution	151
106	Combination Host-Side/Device-Side IDE Cable Detection	154
107	Connection Requirements for IDE Connector	155
108	Example Speaker Circuit	156
109	PCI Bus Lavout Example	157
110	Suggested USB Downstream Power Connection	159
111	Intel® ICH3-S SMBus / SMLink Interface	160
112	Unified VCC3 3 Architecture	161
113	High Power/Low Power Mixed VCC_SUSPEND/ VCC_CORE Architecture	161
114	RTCX1 and SUSCI K Relationship	163
115	RTC Connection When Not Using Internal RTC	163
116	Example of RTC External Circuitry	164
117	Platform LAN Connect	168
118	Point-to-Point Interconnect Guideline	160
110	I AN CLK Routing Example	170
120	Routing 2 00-Degree Bend	171
120	Ground Plane Senaration	172
121	Intel [®] 82562ET/Intel [®] 82562EM Termination	176
122	Critical Dimensions for Component Placement	176
120	Termination Plane	170
124	ITE/INITATION FIGURE AND A Standa	100
120	Processor Voltage Regulator Block Diagram	100
120	Processor Vollage Regulator Diock Diagram	100
121	Power Delivery Example	109
120	VCCP Plack Diagram	194
129	Vote Diuck Didyi dili	195
130	Voltage Regulator Multi-Phase Topology Example	197
101	Buck Vollage Regulator Example	197
132	High Current Path With Top MOSFET Turned ON	198
133	High Current Path During Abrupt Load Current Changes	198
134	High Current Path with Top and Bottom MOSFETS Turned Off (Dead Time)	199
135		199
136	Intel® Pentium® M Processor GTLREFU Voltage Divider Network	203
137	MCH Decoupling (Backside View)	204
138	Filter Topology for VCCA1_2 (DDR Interface)	205
139	Filter Topology for VCCAHI1_2 (Hub Interface)	206
140	Filter Topology for VCCACPU1_2 (E7501 System Bus)	206
141	Power Sequencing Requirement for MCH	206
142	Sample 2.5 V Output Enable Control Logic	207
143	Example 1.8 V/3.3 V Power Sequencing Circuit	208
144	Another Example 1.8 V/3.3 V Power Sequencing Circuit	209
145	Example 3.3 V/V5REF Sequencing Circuitry	209
146	Intel [™] P64H2 3.3 V PCI/PCI-X (V _{CC_3.3}) Capacitor Placement on Backside	213
147	Proper Decoupling Capacitor Placement with Respect to Vias	216
148	Serpentine Routing	217



149	Serpentine Spacing-Spacing to Reference Plane Height Ratio	217
150	Spread Spectrum Modulation Profile	219
151	Impact of Spread Spectrum Clocking on Radiated Emissions	220
152	Cancellation of H-fields Through Inverse Currents	220
153	Length Tuning Parameters	222
154	Signal Length Solution Space with One Strobe	223
155	Signal Length Solution Space with Two Strobes	223
156	Signal Length Solution Space with Maximum Tolerance Strobes	224
157	Signal Length Solution Space with Matched Strobes	224
158	Total Signal Length with Two Components	225
159	Package Trace Length Differences	228
160	Example of PLC Compensation on the Motherboard	229
161	Illustration of PLC Length Matching	230
162	CPU Like-Signals Grouped	234
163	MCH Like-Signals Grouped	234
164	MCH Fill	235
165	Signal Parallelism	236
166	Improper Via Sharing	237
167	Correct Via Sharing	238
168	Improper Necking Down	239
169	Correct Necking Down	240
170	Signal Crossing Plane Splits	241



Tables

2 Conventions and Terminology. 21 1 Intel® Pentium® M Processor or Intel® E7501 Chipset Platform Peak Bandwidth Summary. 29 Board Requirements. 38 CK408 Clock Groups. 39 Platform System Clock Reference. 39 7 HOST_CLK[1:0]# Routing Guidelines 43 8 CLK33 ClCH3-S Routing Guidelines 50 10 CLK33 Routing Guidelines for PCI Device Down. 51 11 CLK33 Routing Guidelines. 52 13 USBCLK Routing Guidelines. 53 14 System Bus Signal Groups. 57 15 System Bus Sognal Groups. 61 16 Intel® Pentium® M Processor System Bus Data Source Synchronous 62 161 Intel® Pentium® M Processor System Bus Source Synchronous 63 17 Intel® Pentium® M Processor System Bus Source Synchronous 63 18 Intel® Pentium® M Processor System Bus Source Synchronous 63 19 Intel® Pentium® M Processor System Bus Source Synchronous 63 10 Intel® Pentium® M Processor System Bus Cormon Clock Signal 64 11 Intel® Pentium® M Processor System	1	Reference Documents	19
3 Intel® Pentium® M Processor or Intel® E7501 Chipset Platform Peak Bandwidth Summary29 4 4 Board Requirements	2	Conventions and Terminology	21
4 Board Requirements. 38 5 CK408 Clock Groups. 39 6 Platform System Clock Reference. 39 7 HOST_CLK[1:0]# Routing Guidelines 47 9 CLK66 Routing Guidelines for PCI Device Down. 50 10 CLK33 Routing Guidelines for PCI Device Down. 51 11 CLK33 Routing Guidelines for PCI Stot. 51 12 CLK14 Routing Guidelines. 52 13 USBCLK Routing Guidelines. 53 14 System Bus Signal Groups. 57 15 System Bus Signal Routing Guidelines with ITP70FLEX Connector 61 16 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 51 Signal Trace Length Match Mapping. 62 63 11 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 12 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 1 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 1 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 1 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal <	3	Intel [®] Pentium [®] M Processor or Intel [®] E7501 Chipset Platform Peak Bandwidth Summary	29
5 CK408 Clock Groups	4	Board Requirements	38
6 Platform System Clock Reference. 39 7 HOST_CLK[1:0]# Routing Guidelines 43 8 CLK66 Routing Guidelines 50 10 CLK33 Routing Guidelines for PCI Device Down 51 11 CLK33 Routing Guidelines for PCI Stot 51 12 CLK41 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Routing Summary 58 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 62 18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 63 19 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 20 Intel [®] Pentium [®] M Processor System Bus Cource Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Cource Synchronous 64 21 Intel [®] Pentium [®] M Processor System Bus Cource Synchronous 64 22 Intel [®] Pentium [®] M Processor System Bus Cource Synchronous 64 23 Intel [®] Pentitim [®] M Processor System Bus Cource Synchronous	5	CK408 Clock Groups	39
7 HOST_CLK[1:0]# Routing Guidelines 43 8 CLK63 ICH19 & Routing Guidelines 47 9 CLK33 Routing Guidelines for PCI Device Down 51 11 CLK33 Routing Guidelines for PCI Device Down 51 11 CLK33 Routing Guidelines 52 12 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 5 System Bus Souring Summary 58 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 62 18 Intel® Pentium® M Processor System Bus Source Synchronous 63 20 Intel® Pentium® M Processor System Bus Address Source Synchronous 63 21 Intel® Pentium® M Processor System Bus Common Clock Signal 64 21 Intel® Pentium® M Processor System Bus Common Clock Signal 64 21 Intel® Pentium® M Processor System Bus Common Clock Signal 64 21 Intel® Pentium® M Processor System Bus Common Clock Signal 67 21 Layout Recommendations for Topology 1A 66	6	Platform System Clock Reference	39
8 CLK66 Routing Guidelines 47 9 CLK33 Routing Guidelines for PCI Device Down 50 11 CLK33 Routing Guidelines for PCI Slot 51 12 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 5 System Bus Routing Summary 58 6 Processor RESET* Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 62 5 Signal Trace Length Match Mapping 62 116 Pertium® M Processor System Bus Source Synchronous 63 111 Intel® Pentium® M Processor System Bus Address Source Synchronous 63 111 Intel® Pentium® M Processor System Bus Cormon Clock Signal 64 1111 Pentium® M Processor System Bus Cormon Clock Signal 65 1111 Intel® Pentium® M Processor System Bus Cormon Clock Signal 66 1111 Intel® Pentium® M Processor System Bus Cormon Clock Signal 66 1111 Intel® Pentium® M Processor System Bus Cormon Clock Signal 67 1111 Intel® Pentitum® M Processor Topology 1A	7	HOST_CLK[1:0]# Routing Guidelines	43
9 CLK33_ICH3-Š Routing Guidelines 50 10 CLK33 Routing Guidelines for PCI Device Down 51 11 CLK33 Routing Guidelines for PCI Slot 51 12 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Signal Groups 51 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 62 9 Intel® Pentium® M Processor System Bus Source Synchronous 62 18 Intel® Pentium® M Processor System Bus Source Synchronous 63 20 Intel® Pentium® M Processor System Bus Source Synchronous 63 21 Intel® Pentium® M Processor System Bus Common Clock Signal 64 22 Intel® Pentium® M Processor System Bus Common Clock Signal 64 23 Layout Recommendations for Topology 1A 66 24 Intel® Pentium® M Processor System Bus Common Clock Signal 67 24 Intel® Pentium® M Processor System Bus Common Clock Signal 67 24 Intel® Pentium® M Processor System Sus Common Clock	8	CLK66 Routing Guidelines	47
10 CLK33 Routing Guidelines for PCI Device Down 51 11 CLK14 Routing Guidelines for PCI Slot 51 11 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Signal Groups 61 17 2X and 4X Signal Groups 61 18 Intel® Pentium® M Processor System Bus Data Source Synchronous 62 19 Intel® Pentium® M Processor System Bus Source Synchronous 63 20 Intel® Pentium® M Processor System Bus Source Synchronous 63 21 Intel® Pentium® M Processor System Bus Source Synchronous 63 22 Intel® Pentium® M Processor System Bus Source Synchronous 64 23 Intel® Pentium® M Processor System Bus Common Clock Signal 65 24 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 2A 68 25 Layout Recommendations for Topology 2A 68 26 Intel® Default Strapping When ITP Debug Port Not Used 71	9	CLK33 ICH3-S Routing Guidelines	50
11 CLK33 Routing Guidelines for PCI Slot 51 12 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Routing Summary 58 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 61 18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 62 19 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 20 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Corree Synchronous 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 1 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 1 Internal Layer Routing Guidelines 65 21 Layout Recommendations for Topology 1A 66 23 Layout Recommendations for Topology 2A 68 24 Layout Recommendations for Topology 2A 68 25 Layout Recommendations for Topology 2B	10	CLK33 Routing Guidelines for PCI Device Down	51
12 CLK14 Routing Guidelines 52 13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Routing Summary 58 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 61 18 Intel® Pentium® M Processor System Bus Data Source Synchronous 62 19 Intel® Pentium® M Processor System Bus Address Source Synchronous 63 20 Intel® Pentium® M Processor System Bus Address Source Synchronous 63 21 Intel® Pentium® M Processor System Bus Source Synchronous 63 21 Intel® Pentium® M Processor System Bus Common Clock Signal 64 21 Intel® Pentium ® M Processor System Bus Common Clock Signal 65 21 Inter® Pentium ® M Processor System Bus Common Clock Signal 67 22 Inter Pentium ® M Processor System Bus Common Clock Signal 67 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 2A 68 25 Layout Recommendations for Topology 2A 68 26 Lay	11	CLK33 Routing Guidelines for PCI Slot	51
13 USBCLK Routing Guidelines 53 14 System Bus Signal Groups 57 15 System Bus Routing Summary 58 16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 61 18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 62 19 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 23 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 1 Inter® Apertinum [®] M Processor System Bus Common Clock Signal 65 1 Inter® Commendations for Topology 1A 66 24 Intel [®] Pentium [®] M Processor System Sus Common Clock Signal 67 25 Layout Recommendations for Topology 2A 68 24 upout Recommendations for Topology 2A 68 25 Layout Recommendations for Topology 2B 68	12	CLK14 Routing Guidelines	52
14 System Bus Signal Groups	13	USBCLK Routing Guidelines	53
15 System Bus Routing Summary	14	System Bus Signal Groups	57
16 Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector 61 17 2X and 4X Signal Groups 61 18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous Signal Trace Length Match Mapping 62 19 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous Data Signal Routing Guidelines 63 20 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Signal Trace Length Mismatch Mapping 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Address Signal Routing Guidelines 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1C 67 24 Layout Recommendations for Topology 2B 68 27 Layout Recommendations for Topology 2B 68 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 34 DQ/CB to DQS Mapping. 78 35 Dual Channel Source Synchronous Signal Group Routing Guideli	15	System Bus Routing Summary	58
17 2X and 4X Signal Groups 61 18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 62 19 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 20 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 24 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1C 67 25 Layout Recommendations for Topology 2A 68 26 Layout Recommendations for Topology 2B 68 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedan	16	Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector	61
18 Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous 62 19 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 20 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 23 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 24 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 25 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 2A 67 25 Layout Recommendations for Topology 2A 68 26 Layout Recommendations for Topology 3 69 217 Pix Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups. 73 31 Trace Width to Impedance Requirements 74 32 Dual Channel Source Synchronous Signal Group Routing Guidelines 82 32 Dual Channel S	17	2X and 4X Signal Groups	. 61
Signal Trace Length Match Mapping 62 19 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Data Signal Routing Guidelines 63 20 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous Signal Trace Length Mismatch Mapping 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Address Signal Routing Guidelines 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines 65 23 Layout Recommendations for Topology 1A 24 Layout Recommendations for Topology 1B 25 Layout Recommendations for Topology 2A 26 Layout Recommendations for Topology 2B 28 Layout Recommendations for Topology 3 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 20 DR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 20 DQ/CB to DQS Mapping 78 30 Dual Channel Concked Signal Group Routing Guidelines 82 32 Dual Channel Cock Enable Routing Guidelines 83 34	18	Intel [®] Pentium [®] M Processor System Bus Data Source Synchronous	
19 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 20 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 2A 68 26 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 99 ITP Signal Default Strapping When ITP Debug Port Not Used 71 117 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 20/CB to DQS Mapping 78 31 Dual Channel Source Clocked Signal Group Routing Guidelines 82 32 Dual Channel Clock Enable Routing Guidelines 83 33		Signal Trace Length Match Mapping	62
Data Signal Routing Guidelines 63 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 Signal Trace Length Mismatch Mapping 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Address Signal Routing Guidelines 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines 65 23 Layout Recommendations for Topology 1A 24 Address Signal Routing Guidelines 25 Layout Recommendations for Topology 1B 26 Layout Recommendations for Topology 2A 27 Layout Recommendations for Topology 2B 28 Layout Recommendations for Topology 2B 29 ITP Signal Default Strapping When ITP Debug Port Not Used 20 ITrace Width to Impedance Requirements 21 Du/CB to DQS Mapping. 23 Dual Channel Source Synchronous Signal Group Routing Guidelines 23 Dual Channel Command Clock Pair Routing Guidelines 24 Du/CB to DQS Mapping. 25 Dual Channel Clock Enable Routing Guidelines 26 Receive Enable Routing Guidelines 27 DDRCOMP Ro	19	Intel [®] Pentium [®] M Processor System Bus Source Synchronous	
20 Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous 63 21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 2A 68 24 Layout Recommendations for Topology 2B 68 25 Layout Recommendations for Topology 2B 68 26 Layout Recommendations for Topology 3 69 211 FP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 33 Dual Channel Command Clock Pair Routing Guidelines 82 34 Dual Channel Cook Enable Routing Guidelines 87	-	Data Signal Routing Guidelines	63
Signal Trace Length Mismatch Mapping 63 1 Intel [®] Pentium [®] M Processor System Bus Source Synchronous 64 21 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 2A 68 26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 117 P Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 DQ/CB to DQS Mapping 78 30 Dual Channel Source Synchronous Signal Group Routing Guidelines 82 31 Dual Channel Command Clock Pair Routing Guidelines 83 32 Dual Channel Chip Select Routing Guidelines 83 33 Dual Channel Clock Enable Routing Guidelines 87 34 Dual Channel Clock Enable Routing Guidelines 87 35 Dual Channel Clock Enable Routing Guidelines 87 <td>20</td> <td>Intel[®] Pentium[®] M Processor System Bus Address Source Synchronous</td> <td></td>	20	Intel [®] Pentium [®] M Processor System Bus Address Source Synchronous	
21 Intel [®] Pentium [®] M Processor System Bus Source Synchronous Address Signal Routing Guidelines. 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines. 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1A 66 25 Layout Recommendations for Topology 1B 67 26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DRC Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 83 35 Dual Channel Clock Enable Routing Guidelines 83 36 Receive Enable Routing Guidelines 86 36 Receive Enable Routing Guidelines 87 DDRCVOR Routing Guidelines		Signal Trace Length Mismatch Mapping	63
Address Signal Routing Guidelines 64 22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 1C 67 26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2A 68 28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 82 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Command Clock Pair Routing Guidelines 83 36 Dual Channel Conck Enable Routing Guidelines 87 37 DDRCOMP Routing Guidelines 87 38 Dual Channel Clock Enable Routing Guidelines 87	21	Intel [®] Pentium [®] M Processor System Bus Source Synchronous	
22 Intel [®] Pentium [®] M Processor System Bus Common Clock Signal Internal Layer Routing Guidelines 65 23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 2A 68 26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 82 34 Dual Channel Command Clock Pair Routing Guidelines 83 35 Dual Channel Colck Enable Routing Guidelines 83 36 Receive Enable Routing Guidelines 87 37 DDRCVO Routing Guidelines 87 36 Dual Channel Clock Enable Routing Guidelines 87 37 DDRCVO Routing Guidelines 87		Address Signal Routing Guidelines	64
Internal Layer Routing Guidelines 65 Layout Recommendations for Topology 1A 66 Layout Recommendations for Topology 1B 67 Layout Recommendations for Topology 1C 67 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 91 ITP Signal Default Strapping When ITP Debug Port Not Used 71 10 DDR Channel Signal Groups 73 11 Trace Width to Impedance Requirements 74 29 Q/CB to DQS Mapping 78 30 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Clock Enable Routing Guidelines 83 36 Dual Channel Clock Enable Routing Guidelines 83 37 Dual Channel Clock Enable Routing Guidelines 84 37 Dual Channel Clock Enable Routing Guidelines 87 38 Receive Enable Routing Guidelines 87 39 DDRCOMP Routing Guidelines 87 30 DDRCVO Routing Guidelines 90 31 Channel B Signal Terminations 96 31 Channel DQ/CB to DQS Mapping 97	22	Intel [®] Pentium [®] M Processor System Bus Common Clock Signal	
23 Layout Recommendations for Topology 1A 66 24 Layout Recommendations for Topology 1B 67 25 Layout Recommendations for Topology 1C 67 26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 0 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 20/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Chip Select Routing Guidelines 83 36 Dual Channel Clock Enable Routing Guidelines 86 37 BRCeive Enable Routing Guidelines 87 39 DDRCVO Routing Guidelines 87 30 DDRCVO Routing Guidelines 87 31 Trace Width Intervinations 96 34 Dual Channel Clock Enable Routing Guidelines 87<		Internal Layer Routing Guidelines	65
24 Layout Recommendations for Topology 1B	23	Layout Recommendations for Topology 1A	66
25 Layout Recommendations for Topology 1C	24	Layout Recommendations for Topology 1B	67
26 Layout Recommendations for Topology 2A 68 27 Layout Recommendations for Topology 2B 68 28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Source Clocked Signal Group Routing Guidelines 83 36 Dual Channel Chip Select Routing Guidelines 84 37 Dual Channel Clock Enable Routing Guidelines 86 38 Receive Enable Routing Guidelines 87 39 DDRCOMP Routing Guidelines 87 30 DDRCVO Routing Guidelines 90 41 Channel B Signal Terminations 96 42 Single Channel DQ/CB to DQS Mapping 97 43 Single Channel Source Synchronous Signal Group Routing Guidelines 98 44	25	Layout Recommendations for Topology 1C	67
27Layout Recommendations for Topology 2B6828Layout Recommendations for Topology 36929ITP Signal Default Strapping When ITP Debug Port Not Used7130DDR Channel Signal Groups7331Trace Width to Impedance Requirements7432DQ/CB to DQS Mapping7833Dual Channel Source Synchronous Signal Group Routing Guidelines8034Dual Channel Command Clock Pair Routing Guidelines8235Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel DQ/CB to DQS Mapping9743Single Channel DQ/CB to DQS Mapping9744Single Channel Command Clock Pair Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines98	26	Layout Recommendations for Topology 2A	68
28 Layout Recommendations for Topology 3 69 29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Source Clocked Signal Group Routing Guidelines 83 36 Dual Channel Chip Select Routing Guidelines 83 37 Dual Channel Clock Enable Routing Guidelines 84 37 Dual Channel Clock Enable Routing Guidelines 86 38 Receive Enable Routing Guidelines 87 39 DDRCOMP Routing Guidelines 87 40 DDRCVO Routing Guidelines 90 41 Channel DQ/CB to DQS Mapping 97 42 Single Channel DQ/CB to DQS Mapping 97 43 Single Channel Command Clock Pair Routing Guidelines 98 44 Single Channel Command Clock Pair Routing Guidelines 98	27	Layout Recommendations for Topology 2B	68
29 ITP Signal Default Strapping When ITP Debug Port Not Used 71 30 DDR Channel Signal Groups 73 31 Trace Width to Impedance Requirements 74 32 DQ/CB to DQS Mapping 78 33 Dual Channel Source Synchronous Signal Group Routing Guidelines 80 34 Dual Channel Command Clock Pair Routing Guidelines 82 35 Dual Channel Source Clocked Signal Group Routing Guidelines 83 36 Dual Channel Chip Select Routing Guidelines 83 37 Dual Channel Clock Enable Routing Guidelines 84 37 Dual Channel Clock Enable Routing Guidelines 86 38 Receive Enable Routing Guidelines 87 39 DDRCOMP Routing Guidelines 87 40 DDRCVO Routing Guidelines 90 41 Channel B Signal Terminations 96 42 Single Channel DQ/CB to DQS Mapping 97 43 Single Channel Source Synchronous Signal Group Routing Guidelines 98 44 Single Channel Command Clock Pair Routing Guidelines 98	28	Layout Recommendations for Topology 3	69
30DDR Channel Signal Groups7331Trace Width to Impedance Requirements7432DQ/CB to DQS Mapping7833Dual Channel Source Synchronous Signal Group Routing Guidelines8034Dual Channel Command Clock Pair Routing Guidelines8235Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8337Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8639DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Command Clock Pair Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines98	29	ITP Signal Default Strapping When ITP Debug Port Not Used	71
31Trace Width to Impedance Requirements7432DQ/CB to DQS Mapping7833Dual Channel Source Synchronous Signal Group Routing Guidelines8034Dual Channel Command Clock Pair Routing Guidelines8235Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8337Dual Channel Clock Enable Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Command Clock Pair Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	30	DDR Channel Signal Groups	73
32DQ/CB to DQS Mapping	31	Trace Width to Impedance Requirements	74
33Dual Channel Source Synchronous Signal Group Routing Guidelines8034Dual Channel Command Clock Pair Routing Guidelines8235Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Command Clock Pair Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	32	DQ/CB to DQS Mapping	78
34Dual Channel Command Clock Pair Routing Guidelines8235Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Source Synchronous Signal Group Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	33	Dual Channel Source Synchronous Signal Group Routing Guidelines	80
35Dual Channel Source Clocked Signal Group Routing Guidelines8336Dual Channel Chip Select Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Source Synchronous Signal Group Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	34	Dual Channel Command Clock Pair Routing Guidelines	82
36Dual Channel Chip Select Routing Guidelines8437Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Source Synchronous Signal Group Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	35	Dual Channel Source Clocked Signal Group Routing Guidelines	83
37Dual Channel Clock Enable Routing Guidelines8638Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Source Synchronous Signal Group Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	36	Dual Channel Chip Select Routing Guidelines	84
38Receive Enable Routing Guidelines8739DDRCOMP Routing Guidelines8740DDRCVO Routing Guidelines9041Channel B Signal Terminations9642Single Channel DQ/CB to DQS Mapping9743Single Channel Source Synchronous Signal Group Routing Guidelines9844Single Channel Command Clock Pair Routing Guidelines100	37	Dual Channel Clock Enable Routing Guidelines	86
39DDRCOMP Routing Guidelines	38	Receive Enable Routing Guidelines	87
40DDRCVO Routing Guidelines	39	DDRCOMP Routing Guidelines	87
 41 Channel B Signal Terminations	40	DDRCVO Routing Guidelines	90
 42 Single Channel DQ/CB to DQS Mapping	41	Channel B Signal Terminations	96
 43 Single Channel Source Synchronous Signal Group Routing Guidelines	42	Single Channel DQ/CB to DQS Mapping	97
44 Single Channel Command Clock Pair Routing Guidelines	43	Single Channel Source Synchronous Signal Group Routing Guidelines	98
	44	Single Channel Command Clock Pair Routing Guidelines	100



45	Single Channel Source Clocked Signal Group Routing Guidelines	101
46	Single Channel Chip Select Routing Guidelines	102
47	Single Channel Clock Enable Routing Guidelines	103
48	Single Channel Receive Enable Routing Guidelines	104
49	DDRCOMP Routing Guidelines	105
50	DDRCVO Routing Guidelines	107
51	Hub Interface 2.0 Signal/Strobe Association	114
52	Hub Interface 2.0 Signal Groups	114
53	Hub Interface 2.0 Routing Parameters	114
54	Hub Interface 2.0 Reference Circuit Specifications	118
55	Hub Interface 2.0 RCOMP Resistor Values	119
56	Hub Interface 1.5 Signal Groups	120
57	Hub Interface 1.5 Routing Parameters	121
58	Hub Interface 1.5 Reference Circuit Specifications	121
59	Hub Interface 1.5 RCOMP Resistor Values	122
60	PCI/PCI-X Frequencies	123
61	Simulated Timing Critical Signals	124
62	PCI/PCI-X Mode and Frequency Ordering	124
63	Intel [®] P64H2 PCI/PCI-X Length Requirements	125
64	Intel [®] P64H2 Hot-Plug Length Requirements	126
65	PCI-X Riser Card Length Requirements	127
66	Device Down Before PCI-X Riser Card Length Requirements	127
67	Device Down After PCI-X Riser Card Length Requirements	128
68	Device Down with Stub Before PCI-X Riser Card Length Requirements	128
69	Two Devices Down Length Requirements	129
70	Hot-Plug Clock Routing Length Parameters	129
71	No Hot-Plug Clock Routing Length Parameters	130
72	Loop Clock Configuration Routing Length Parameters	131
73	SMBus Address Configuration	132
74	Hot-Plug Mode	136
75	Frequency Matrix for Non-Hot Plug Designs	137
76	Single-Slot Parallel Mode Hot-Plug Signal Table	138
77	Hot-Plug Controller Output Signal Reset Values	139
78	Dual-Slot Parallel Mode Hot-Plug Signals Table	143
79	Shift Register Input Data	147
80	Bus Capacitance Reference Chart	162
81	Bus Capacitance/Pull-Up Resistor Relationship	162
82	Internal LAN Layout Guidelines	168
83	LAN Design Guide Section Reference	168
84	LCI Routing Parameter Summary	170
85	Recommended ITP700FLEX Signal Terminations	183
86	Power Summary	191
87	VID vs. V _{CC CORE} Voltage	193
88	V _{CC CORE} Decoupling Guidelines	202
89	VCCP Decoupling Guidelines	202
90	Intel [®] ICH3-S Power Rail Terminology	210
91	Intel [®] ICH3-S Decoupling Recommendations	210
92	Intel [®] P64H2 Max Sustained Currents	212
93	Decoupling Capacitor Recommendations	212
94	Intel [®] Pentium [®] M Processor Signal Package Lengths	232



95	Processor Schematic Checklist	243
96	MCH Schematic Checklist	248
97	Intel [®] ICH3-S Schematic Checklist	252
98	Intel [®] P64H2 Schematic Checklist	260
99	CK408 Schematic Checklist	265
100	Processor Layout Checklist	267
101	Intel [®] E7501 Chipset MCH Layout Checklist	271
102	Intel [®] ICH3-S Layout Checklist	275
103	Intel [®] P64H2 Layout Checklist	279
	•	



Revision History

Date Revisio		Description		
January 2007	007	Updated Table 1, "Reference Documents" on page 19.		
August 2004	006	Added support for Intel [®] Pentium [®] M Low Voltage 738 Processor.		
June 2004	005	Added support for the Intel [®] Pentium [®] M Processor on the 90 nm process with 2-MB L2 cache		
		Changes to the command clack and chin coloct routing in the Manany		
July 2003	004	Interface Guidelines chapter.		
lupo 2002	003	In chapter 13 section 13.1 table 95 (Sheet 4 of 5), recommendation for TEST[3:1] should be No Connect. For testing purposes leave stuffing options to pull-down to Vss.		
June 2003		In chapter 6 section 6.4.1 table 41, added text to state CMDCLK_B[3:0] and CMDCLK_B[3:0]# signals may be left as No Connect (no termination required).		
April 2003 002 In part 2 of 4 of the ICH3 the PSI# signal was mov only).		In part 2 of 4 of the ICH3 schematics (PDF page 322, schematic page 40), the PSI# signal was moved from GPIO21 (output only) to GPIO6 (input only).		
April 2003	001	Initial release of this document.		

intel®



Introduction

This design guide documents Intel's design recommendations for systems based on the Intel[®] Pentium[®] M processor or the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache and Intel[®] E7501 Chipset. In addition to providing board design recommendations (e.g., layout and routing guidelines), this document addresses system design issues (e.g., power delivery).

Carefully follow the design information, board schematics, debug recommendations, and system checklists provided in this document. These design guidelines have been developed to ensure maximum flexibility for board designers while reducing the risk of board related issues.

Note that the guidelines recommended in this document are based on experience, simulation work and platform validation completed at Intel while developing the Intel[®] Pentium[®] M Processor and Intel[®] E7501 Chipset-based systems. Recommendations are subject to change.

Board designers may use the associated Intel schematics as a reference. While the schematics cover a specific design implementation, the core schematics remain the same for most Intel[®] Pentium[®] M Processor / Intel[®] E7501 Chipset-based platforms. The schematic set provides a reference schematic for each IIntel[®] E7501 Chipset component as well as common motherboard options. Additional flexibility is possible through other permutations of these options and components.

Note: Unless otherwise noted, all design considerations for the Intel[®] Pentium[®] M Processor may also be used for the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache. Please refer to the *Intel*[®] *Pentium*[®] M *Processor Datasheet* and *Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache Datasheet* for detailed processor information.

1.1 Reference Documents

Table 1. Reference Documents (Sheet 1 of 2)

Document	Document Number/Source	
Intel [®] Pentium [®] M Processor Datasheet	http://www.intel.com/design/chipsets/datashts/ 252612.htm	
Intel [®] Pentium [®] M Processor Specification Update	http://www.intel.com/design/intarch/specupdt/ 252665.htm	
Intel [®] Pentium [®] M Processor Thermal Design Guide for Embedded Applications	http://www.intel.com/design/intarch/designgd/ 273885.htm	
CK-408 Clock Synthesizer/Driver Specification	Contact your Intel Field Representative	
CK-408B Clock Synthesizer/Driver Specification	Contact your Intel Field Representative	
ITP700 Debug Port Design Guide	http://www.intel.com/design/Xeon/guides/ 249679.htm	
Intel [®] Pentium [®] M Debug Port Design Guide	Contact your Intel Field Representative	
Intel [®] 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet	http://developer.intel.com/design/chipsets/ e7500/datashts/290733.htm	



Table 1.Reference Documents (Sheet 2 of 2)

Document	Document Number/Source	
Intel [®] PCI-64 Hub 2 (P64H2) Thermal and Mechanical Design Guidelines	http://developer.intel.com/design/chipsets/ designex/252175.htm	
Intel [®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet	http://developer.intel.com/design/chipsets/ e7500/datashts/290732.htm	
PCI Bus Power Management Interface Specification, Revision 1.1	http://www.pcisig.com/specifications/ conventional/ pci_bus_power_management_interface	
PCI Local Bus Specification, Revision 2.2	http://www.pcisig.com/specifications/ conventional	
PCI Hot Plug Specification, Revision 1.1	http://www.pcisig.com/specifications/ conventional/pci_hot_plug	
PCI-to-PCI Bridge Architecture Specification, Revision 1.1	http://www.pcisig.com/specifications/ conventional/pci_to_pci_bridge_architecture	
PCI-X Specification, Revision 1.0a	http://www.pcisig.com/specifications/pcix_20/ pci_x	
PCI Standard Hot-Plug Controller and Subsystem Specification, Revision 1.0	http://www.pcisig.com/specifications/ conventional/pci_hot_plug	
System Management Bus Specification (SMBus), Revision 1.1	http://www.smbus.org/specs/	
Universal Serial Bus Specification, Revision 1.1	http://www.usb.org/developers/docs/	
AP-728 Intel [®] ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions	http://developer.intel.com/design/chipsets/ applnots/292276.htm	
Intel [®] E7501 Chipset Memory Controller Hub (MCH) Datasheet	http://www.intel.com/design/chipsets/datashts/ 251927.htm	
Intel [®] E7500/E7501/E7505 Chipset Thermal Design Guide	http://www.intel.com/design/chipsets/e7500/ guides/298647.htm	
Intel [®] E7500 and Intel [®] E7501 Chipsets MCH Thermal Design Guide for Embedded Applications	http://developer.intel.com/design/chipsets/ e7501/guides/273819.htm	
Distinguishing Between Single-Rank and Double-Rank Registered DDR DIMM Modules Application Note (AP-727)	http://developer.intel.com/design/chipsets/ applnots/292275.htm	
Intel [®] Pentium [®] M Processor on the 90 nm Process with 2-MB L2 Cache Datasheet	http://developer.intel.com/design/mobile/ datashts/302189.htm	
Intel [®] Pentium [®] M Processor on the 90 nm Process with 2-MB L2 Cache Specification Update	http://developer.intel.com/design/mobile/ specupdt/302209.htm	

Note: Contact your Intel Field Representative for additional reference documentation.



1.2 Terminology

This section defines terminology used throughout the design guide.

Table 2.Conventions and Terminology (Sheet 1 of 4)

Terminology	Description			
Aggressor	A network that transmits a coupled signal to another network.			
AGTL+	The processor system bus uses a bus technology called Assisted Gunning Transceiver Logic (AGTL+). AGTL+ buffers are open-drain, and require pull-up resistors to provide the high logic level and termination. AGTL+ output buffers differ from GTL+ buffers with the addition of an active pMOS pull-up transistor to assist the pull-up resistors during the first clock of a low-to-high voltage transition.			
Asynchronous GTL+	Legacy input signals such as A20M#, IGNNE#, INIT#, LINT0/INTR, LINT1/NMI, PWRGOOD, SMI#, SLP#, and STPCLK# utilize GTL+ input buffers. Legacy output signals (FERR# and IERR#) and non-AGTL+ signals (THERMTRIP# and PROCHOT#) also utilize GTL+ output buffers. All of these signals follow the same DC requirements as AGTL+ signals, however the outputs are not actively driven high (during a logical 0 to 1 transition) by the processor (the major difference between GTL+ and AGTL+). These signals do not have setup or hold time specifications in relation to BCLK[1:0], and are therefore referred to as Asynchronous GTL+ Signals. All of the Asynchronous GTL+ signals must be asserted for at least two BCLKs in order for the processor to recognize them.			
Bus Agent	A component or group of components that, when combined, represent a single load on the system bus.			
Core Power	Core power refers to a power rail that is on only during full-power operation. These power rails are on when the active-low PSON signal is asserted to the power supply. The core power rails that are distributed directly from the power supply are: $+12$ V, $+5$ V, and $+3.3$ V.			
Crosstalk	 The reception on a victim network of a signal imposed by aggressor network(s) through inductive and capacitive coupling between the networks. Backward Crosstalk – Coupling that creates a signal in a victim network that travels in the opposite direction as the aggressor's signal. Forward Crosstalk – Coupling that creates a signal in a victim network that travels in the same direction as the aggressor's signal. Even Mode Crosstalk – Coupling from a signal or multiple aggressors when all the aggressors switch in the same direction that the victim is switching. Odd Mode Crosstalk – Coupling from a signal or multiple aggressors when all the aggressors switch in the opposite direction that the victim is switching. 			
Derived Power	A derived power rail is any power rail that is generated from another power rail using an on-board voltage regulator. For example, +2.5 V is derived from a +5 V power rail using a voltage regulator.			
Uni-Processor (UP)	Used to specify a system configuration using one processor.			
Electromagnetic Compatibility (EMC)	The successful operation of electronic equipment in its intended electromagnetic environment.			
Electromagnetic Interference (EMI)	Electromagnetic radiation from an electrical source that exceeds the federally regulated limits.			

Table 2.Conventions and Terminology (Sheet 2 of 4)

Terminology	Description			
Flight Time	Flight time is a term in the timing equation that includes the signal propagation delay, any effects the system has on the T_{co} of the driver, plus any adjustments to the signal at the receiver needed to ensure the setup time of the receiver. More precisely, flight time is defined as:			
	 The time difference between a signal at the input pin of a receiving agent crossing the switching voltage (adjusted to meet the receiver manufacturer's conditions required for AC timing specifications i.e., ringback, etc.) and the output pin of the driving agent crossing the switching voltage when only the driver may drive a test load used to specify the driver's AC timings. 			
	 Maximum and Minimum Flight Time – Flight time variations are caused by many different parameters. The more obvious causes include variation of the board dielectric constant, changes in load condition, crosstalk, power noise, variation in termination resistance, and differences in I/O buffer performance as a function of temperature, voltage, and manufacturing process. Some less obvious causes include effects of Simultaneous Switching Output (SSO) and packaging effects. 			
	 Maximum flight time is the largest acceptable flight time that a network experiences under all conditions. 			
	 Minimum flight time is the smallest acceptable flight time that a network experiences under all conditions. 			
Full-power	During full-power operation, all components on the motherboard remain powered. Note that full-power operation includes both the full-on operating state, and the S1 (processor stop-grant) state.			
GTLREF	Reference voltage for AGTL+ input pins.			
	${\sf Intel}^{\textcircled{0}} {\sf x4} {\sf Single Device Data Correction - DDR Memory correction methodology:}$			
Intel [®] x4 SDDC	 Dual channel mode - corrects any number of errors contained in a 4-bit nibble and detects all errors contained entirely within two 4-bit nibbles. 			
	Single Channel mode - corrects single bit errors contained in a 4-bit nibble and detects single bit errors contained entirely within two 4-bit nibbles			
X/Y	Format used to signify trace width and space width. X = width and $Y =$ space.			
X:Y	Format used to signify trace width and space width ratio .			
	X = width and $Y =$ space.			
Inter-Symbol Interference (ISI)	The effect of a previous signal (or transition) on the interconnect delay. For example, when a signal is transmitted down a line, and the reflections due to the transition have not completely dissipated, the following data transition launched onto the bus is affected. ISI is dependent upon frequency, time delay of the line, and the reflection coefficient at the driver and receiver. ISI may impact both timing and signal integrity.			
Network	The network is the trace of a Printed Circuit Board (PCB) that completes an electrical connection between two or more components.			
Overshoot	The maximum voltage observed for a signal at the device pad, measured with respect to VCC.			
Pad	The electrical contact point of a semiconductor die to the package substrate. A pad is only observable in simulations.			
Pentium M processor	The Intel [®] Pentium [®] M Processor or the Intel [®] Pentium [®] M Processor on the 90 nm process with 2-MB L2 Cache. Both processors share a common design guide.			
Pin/Ball	The contact point of a component package to the traces on a substrate, such as the motherboard. Signal quality and timings may be measured at the pin.			



Table 2.Conventions and Terminology (Sheet 3 of 4)

Terminology	Description			
Power-Good	Power-Good, PWRGOOD, or CPUPWRGOOD (an active high signal) indicates that all of the system power supplies and clocks are stable. PWRGOOD should go active a predetermined time after system voltages are stable and should go inactive as soon as any of these voltages fail their specifications.			
Power Rails	A power supply has five power rails: $+12$ V, -12 V, $+5$ V, $+3.3$ V, and $+5$ VSB. In addition to these power rails from the power supply, several other power rails are derived on the motherboard by on-board regulators.			
Ringback	The voltage to which a signal changes after reaching its maximum absolute value. Ringback may be caused by reflections, driver oscillations, or other transmission line phenomena.			
PSB	The processor system bus is the bus that connects the processor to the MCH.			
Setup Window	The time between the beginning of Setup to Clock (TSU_MIN) and the arrive a valid clock edge. This window may be different for each type of bus agent the system.			
Simultaneous Switching Output (SSO)	Effects which are differences in electrical timing parameters and degradation in signal quality. This is caused by multiple signal outputs simultaneously switching voltage levels in the opposite direction from a single signal or in the same direction. These are called odd mode and even mode switching, respectively. This simultaneous switching of multiple outputs creates higher current swings that may cause additional propagation delay ("push-out") or a decrease in propagation delay ("pull-in"). These SSO effects may impact the setup and/or hold times and are not always taken into account by simulations. System timing budgets should include margin for SSO effects.			
Standby Power Rail	Standby power is supplied by the power supply during times when the system is powered down. The purpose is to maintain functions that always need to be enabled, such as the date and time-of-day within the BIOS. The power supply provides a +5 VSB power rail.			
Stub	The branch from the bus trunk terminating at the pad of an agent.			
Trunk	The main connection, excluding interconnect branches, from one end agent pad to the other end agent pad.			
Undershoot	The minimum voltage extending below VSS observed for a signal at the device pad.			
CPU_VCC	CPU_VCC is the core power for the processor. The system bus is terminated to CPU_VCC.			
Victim	A network that receives a coupled crosstalk signal from another network is called the victim network.			
Voltage Regulator Down (VRD)	A VRD refers to a processor voltage regulator which is placed directly onto the system motherboard.			
Voltage Regulator Module (VRM)	A VRM refers to a processor voltage regulator which is designed on an add-in card that interfaces with the system design through a connector on the platform.			
MCH	A component of the Intel [®] E7501 Chipset, the Intel [®] E7501 Memory Controller Hub contains an integrated processor and DRAM interface.			
Intel ICH3-S	A component of the Intel E7501 chipset, the Intel [®] 82801CA I/O Controller Hub 3-S contains the primary PCI interface, LPC interface, USB, ATA-100, and other legacy functions.			

Table 2. Conventions and Terminology (Sheet 4 of 4)

Terminology	Description		
Intel P64H2	A component of the Intel E7501 chipset, the Intel [®] 82870P2 PCI / PCI-X 64-bit Hub 2 Bus Controller.		
Hub Interface (HI)	Intel high speed proprietary hub interconnect, known as the Hub Interface (HI), that interfaces the Intel E7501 chipset to the Intel [®] ICH3-S and Intel [®] P64H2.		
In Target Probe (ITP)	In Target Probe - A debug tool that is needed to debug BIOS, logic, signal integrity, general software, and hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in a platform.		

1.3 System Overview

The Intel[®] E7501 Chipset is Intel's server/embedded chipset validated for use with the Intel[®] Pentium[®] M Processor and the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache. The chipset architecture provides the performance and feature-set required for uniprocessor based servers in the entry-level and mid-range, front-end, and general-purpose server and embedded market segments. A chipset component interconnect, the Hub Interface 2.0 (HI2.0), is designed into the Intel[®] E7501 Chipset to provide more efficient communication between chipset components for high-speed I/O. Each HI2.0 provides 1.066 Gbytes/s I/O peak bandwidth. The Intel[®] E7501 MCH has three HI2.0 connections, delivering 3.2 Gbytes/s peak bandwidth for high-speed I/O, which may be used for PCI/PCI-X bridges. The system bus is used to connect the processor with the Intel[®] E7501 Chipset. The Intel[®] Pentium[®] M Processor system bus uses a 400 MHz transfer rate for data transfers, delivering 3.2 Gbytes/s. The Intel[®] E7501 Chipset architecture supports a 144-bit wide, 200 MHz DDR memory interface also capable of transferring data at 3.2 Gbytes/s.

In addition to these performance features, Intel[®] E7501 Chipset-based platforms also provide the RASUM (Reliability, Availability, Serviceability, Usability, and Manageability) features required for entry-level and mid-range servers. These features include: Intel[®] x4 Single Device Data Correction (x4 SDDC) technology ECC for memory, ECC for all high-performance I/O, out-of-band manageability through SMBus target interfaces on all chipset components, memory scrubbing and auto-initialization, processor thermal monitoring, and Hot-Plug PCI. For a complete list of the features on this platform, refer to the component datasheets listed in Table 1.

1.3.1 Intel[®] Pentium[®] M Processor

The Intel[®] Pentium[®] M Processor is a high performance, lower voltage processor with several micro-architectural enhancements over existing Intel mobile processors. Some key features of the Intel[®] Pentium[®] M processor micro-architecture include Dynamic Execution, data pre-fetch logic, 400-MHz source-synchronous Intel[®] Pentium[®] M processor system bus, on-die 1-Mbyte second level (L2) cache with Advanced Transfer Cache Architecture, Streaming SIMD Extensions 2 (SSE2), and Enhanced Intel[®] SpeedStep[®] technology.

The Intel[®] Pentium[®] M Processor system bus uses a source-synchronous transfer of address and data to improve performance and enables addressing at 2X the system bus frequency and data transfers at 4X the system bus frequency of 100 MHz. This allows the 400 MHz system bus support to transfer data at 3.2 Gbytes/s.

The Intel[®] Pentium[®] M Processor with 1-Mbyte L2 cache includes the advanced microarchitecture features described in the following sections:

1.3.1.1 Architectural Features

- Supports Intel Architecture with Dynamic Execution
- High performance, low-power core
- On-die, primary 32-kbyte instruction cache and 32-kbyte write-back data cache
- On-die, 1-MByte second level cache with Advanced Transfer Cache Architecture
- Advanced Branch Prediction and Data Prefetch Logic
- Streaming SIMD Extensions 2 (SSE2)
- 400-MHz, Source-Synchronous Processor System Bus
- Advanced Power Management features including Enhanced Intel[®] SpeedStep[®] Technology

1.3.1.2 Packaging/Power

- 479-ball Micro-FCBGA packages
- 478-pin Micro-FCPGA packages
- VCC-CORE: 1.484 V (highest frequency mode) to 0.956 V (lowest frequency mode)
- VCCA (1.8 V)
- VCCP (1.05 V)

1.3.1.3 Enhanced Intel[®] SpeedStep[®] Technology

The Intel[®] Pentium[®] M Processor features Enhanced Intel[®] SpeedStep[®] Technology. Unlike previous implementations of Intel SpeedStep technology, this technology enables the processor to switch between multiple frequency and voltage points instead of two. This will enable superior performance with optimal power savings. Switching between states is software controlled unlike previous implementations where the GHI# pin is used to toggle between two states. Following are the key features of Enhanced Intel SpeedStep technology:

- Multiple frequency and voltage operating points provide optimal performance at the lowest power.
- Frequency and voltage selection is software controlled by writing to processor MSRs (Model Specific Registers) thus eliminating chipset dependency.
 - If the target frequency is higher than the current frequency, Vcc is ramped up by placing a new value on the VID pins and the PLL then locks to the new frequency.
 - If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the Vcc is changed through the VID pin mechanism.
 - Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until its completion.
- The processor controls voltage ramp rates internally to ensure glitch free transitions.
- Low transition latency and large number of transitions possible per second.
 - Processor core (including L2 cache) is unavailable for up to 10 µs during the frequency transition.
 - The bus protocol (BNR# mechanism) is used to block snooping.



- No bus master arbiter disable required prior to transition and no processor cache flush necessary.
- Improved Intel Thermal Monitor mode.
 - When the on-die thermal sensor indicates that the die temperature is too high, the processor may automatically perform a transition to a lower frequency/voltage specified in a software programmable MSR.
 - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up transition to the previous frequency/voltage point occurs.
 - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system level thermal management.

1.3.2 Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache

All features of the Intel Pentium M processor are supported by the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache. The processors also utilize the same package and footprint. This section only lists the additional on-die enhancements. For more details, see the *Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache Datasheet*.

New features on the Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 Cache include:

- On-die 2-MB second level cache
- · Strained silicon process technology
- Voltage and Power Changes: Intel[®] Pentium[®] M Processor 745 (90nm, 2MB L2 Cache, 1.8GHz, 400MHz FSB):
 - V_{CC-CORE (HFM)}: 1.276V 1.340V
 - V_{CC-CORE (LFM)} : 0.988V
 - V_{CCA}: 1.8V only

— TDP: 21 W

Intel[®] Pentium[®] M Processor Low Voltage 738 (90 nm, 2 MB L2 Cache, 1.4 GHz, 400 MHz FSB):

- V_{CC-CORE (HFM)}: 1.052 V
- V_{CC-CORE (LFM)}: 0.956 V
- V_{CCA}: 1.8 V and 1.5 V supported
- TDP: 10 W



1.3.3 Intel[®] E7501 Chipset

The Intel[®] E7501 Chipset consists of three major components:

- The Intel[®] E7501 Chipset Memory Controller Hub (referred to throughout this document as the MCH).
- The Intel[®] 82801CA I/O Controller Hub 3 (hereafter referred to as ICH3-S).
- The Intel[®] 82870P2 PCI/ PCI-X 64-bit Hub 2 (abbreviated to Intel[®] P64H2).

The chipset components communicate through Hub Interfaces (HIs). The MCH provides four Hub Interface connections: one HI1.5 for the ICH3-S and three HI2.0s for high-speed I/O using Intel P64H2 components. The Hub Interfaces are point-to-point and therefore only support two components (the MCH plus one I/O device). Therefore, the system supports a maximum of three Intel P64H2 devices.

1.3.3.1 Intel[®] E7501 Memory Controller Hub (MCH)

The MCH is a 1005-ball FC-BGA package. For this platform, the MCH supports the following functionality:

- Platform System Bus:
 - Supports single Intel[®] Pentium[®] M Processor at 100 MHz (x4 transfers) use 400 MHz system bus (2X address, 4X data)
 - Supports PSB peak bandwidth of 3.2 Gbytes/s (400 MHz)
 - Supports Intel Pentium M processor 32-bit system bus addressing model
 - 12 deep in-order queue, two deep defer queue
- Platform Memory Bus:
 - Single or dual channel DDR memory support
 - 144-bit wide, DDR200 memory interface with memory peak bandwidth of 3.2 Gbytes/s
 - Supports x72, ECC, registered DDR200 using 128-Mb, 256-Mb and 512-Mb DRAMs
 - Supports a maximum of 4 Gbytes of memory
 - Error correction:

Dual Channel supports Single 4-bit Error Correct, Double 4-bit Error Detect (S4EC/ D4ED) using Intel[®] x4 Single Device Data Correction (x4 SDDC)

Single Channel supports Single bit Error Correct, Double bit Error Detect (SEC/DED) using Intel[®] x4 Single Device Data Correction (x4 SDDC)

- Supports up to 32 simultaneous open pages
- I/O:
 - Provides Hub Interface 1.5 (HI1.5) connection for ICH3-S (Hub Interface_A):
 - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
 - 8-bit wide, 66 MHz base clock, 4X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
 - Provides three Hub Interface 2.0 (HI2.0) Connections for Intel P64H2 devices (Hub Interfaces B, C and D):



- 1.066 Gbytes/s point-to-point connection per HI2.0 for I/O bridges with ECC protection for up to 3.2 Gbytes/s bandwidth when three devices are used
- 16-bit wide, 66 MHz base clock, 8X data transfer
- Parallel termination mode for longer trace lengths
- 64-bit inbound addressing, 32-bit outbound addressing
- Power Management:
 - Supports C0, C1, C2, S0, S1, and S5 power states (Does not support C3, C4, S2, S3 and S4 states)

1.3.3.2 I/O Controller Hub 3 (Intel[®] 82801CA ICH3-S) Features

The I/O Controller Hub 3 (ICH3-S) provides the legacy I/O subsystem for Intel[®] E7501 Chipsetbased platforms. Additionally, it integrates many advanced I/O functions. The ICH3-S includes the following features:

- Provides Hub Interface 1.5 connection to MCH:
 - 266 Mbytes/s point-to-point connection for ICH3-S with parity protection
 - 8-bit wide, 66 MHz base clock, 4X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
- Two channel ultra ATA/100 bus master IDE controller
- Three Universal Host Controller Interface (UHCI) USB 1.1 compliant host controllers (capabilities for six ports)
- I/O APIC
- System Management Bus (SMBus) Specification, Version 2.0 compliant controller
- Low Pin Count (LPC) interface
- AC'97 Component Specification, Revision 2.2, compliant interface
- PCI Local Bus Specification, Revision 2.2, compliant interface
- Integrated LAN controller

1.3.3.3 PCI/PCI-X 64-bit Hub 2 (Intel[®] P64H2) Features

The Intel[®] P64H2 provides PCI/PCI-X, high-performance I/O capabilities including:

- 16-bit Hub Interface 2.0 Connection to MCH:
 - 1.066 Gbytes/s point-to-point connection for I/O bridges with ECC protection
 - 16-bit wide, 66 MHz base clock, 8X data transfer
 - Parallel termination mode for longer trace lengths
 - 64-bit inbound addressing, 32-bit outbound addressing
- Two independent, 64-bit PCI/PCI-X interfaces:
 - PCI-X Specification, Revision 1.0, compliant
 - PCI Local Bus Specification, Revision 2.2, compliant



- PCI-PCI Bridge Architecture Specification, Revision 1.1, compliant
- PCI Hot-Plug Specification, Revision 1.1, compliant
- One PCI Hot-Plug Controller (PHPC) per PCI/PCI-X interface
- One IOxAPIC per PCI/PCI-X Interface (16 external, eight internal interrupts)
- SMBus target for access to all internal PCI registers

1.3.4 Peak Bandwidth Summary

Table 3 describes the clock maximum speed, sample rate, and peak bandwidth for each of the interfaces in the Intel[®] E7501 Chipset-based platform.

Table 3. Intel[®] Pentium[®] M Processor or Intel[®] E7501 Chipset Platform Peak Bandwidth Summary

Interface	Clock Speed (MHz)	Samples per Clock	Data Width (Bytes)	Bandwidth (Mbytes/s)
System Bus (Data)	100	4	8	3200
DDR Interface Dual Channel Single Channel 	100	2	16	3200 (Dual Channel) 2200 (Single Channel)
Hub Interface A	66	4	1	266
Hub Interface B, C, D	66	8	2	1066
PCI-X	133	1	8	1066

1.3.5 System Configurations

Figure 1 illustrates an example Intel[®] E7501 Chipset-based system configuration for server or embedded platforms using the Intel[®] Pentium[®] M Processor.





Figure 1. Intel[®] Pentium[®] M Processor and Intel[®] E7501Chipset-Based System Configuration Example

Component Quadrant Layout

2

The following figures show only general quadrant information, not exact component pin count. Designers should use only the exact pin assignment to conduct routing analyses. Reference the following documents for exact pin assignment information.

- Intel[®] Pentium[®] M Processor Datasheet
- Intel[®] Pentium[®] M Processor on the 90 nm process with 2-MB L2 cache Datasheet
- Intel[®] 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet
- Intel[®] PCI-64 Hub 2 (P64H2) Datasheet
- Intel[®] E7501 Memory Controller Hub (MCH) Datasheet



2.1 Intel[®] Pentium[®] M Processor Quadrant Layout

Figure 2 shows the top view of the Intel[®] Pentium[®] M Processor quadrant layout.







2.2 Intel[®] E7501 Chipset MCH Quadrant Layout

Figure 3 shows the top view of the Intel[®] E7501 Chipset MCH quadrant layout.







2.3 Intel[®] ICH3-S Quadrant Layout

Figure 4 shows the top view of the Intel[®] ICH3-S quadrant layout.

Figure 4. Intel[®] ICH3-S Quadrant Layout (Top View)





2.4 Intel[®] P64H2 Quadrant Layout

Figure 5 shows the top view of the Intel[®] P64H2 quadrant layout.

Figure 5. Intel[®] P64H2 Quadrant Layout (Top View)




Baseboard Requirements

3

This chapter summarizes the stack-up used for all platform simulations and the placement of components on the motherboard.

3.1 Platform Stack-Up

Figure 6 shows the recommended 10 layer platform stack-up. All layers are 1 oz copper. The processor requires 2 oz of copper to deliver power and 2 oz of copper to deliver ground.

Route signal layers as microstrip on layers 1 and 10. Route signal layers as asymmetric stripline on layers 3, 5, 6 and 8. The signal layers must reference ground on layers 2, 4, 7 or 9 only. Route signals on layers 5 and 6 orthogonally with respect to routes on signal layers to reduce crosstalk between the layers.

Intel strongly recommends that system designers use the stack-up shown in Figure 6 and recommendations in Table 4 when designing their boards. Intel realizes numerous ways exist to achieve these targeted impedance tolerances; contact your board vendor for these specifics. Intel encourages platform designers to perform comprehensive simulation analysis to ensure all timing specifications are met. This is particularly important when a design deviates from the design guidelines provided.

Figure 6. Ten Layer Stack-up, 50 Ω Board with 5-Mil Traces





Table 4.Board Requirements

Board Factor	Recommendation
Material	Standard FR4 Tg 170 Epoxy.
Impedance Requirements	• 50 Ω impedance ± 10% Layers 1, 3, 5, 6, 8 and 10 (except lower left corner SCSI interface).
	• SCSI interface 83 Ω single-ended, 122 Ω differential pair ± 10% (layer 1 reference layer 3 and layer 10 reference layer 8 using the reference stack-up).
Etch	5-mils trace width and space minimum inner/outer.
Etch	SCSI interface: 6-mils separation within a pair, 20-mils space between adjacent pairs.
Finished Via Size	• Minimum via size is 0.014 mil, finished in a 0.025-mil land with 0.035-mil antipad.
FILISHEU VIA SIZE	Approximately 15,000 plated through holes total.
Finish	Solder Mask On Bare Copper (SMOBC)
Soldermask Type	SM-840 minimum web 0.004 mils.
Fabrication	Edge Routed.
Component Technology	Through hole / SMT.
	QFP, BGA, front side.
	Discrete 0603, 0805 back side.

3.2 Processor Thermal Solution Placement and Recommended Keep-Outs

For thermal solution mechanical keep-outs in embedded form factors please refer to the Intel[®] Pentium[®] M Processor for Embedded Applications Thermal Design Guide.

Platform Clock Routing Guidelines 4

4.1 Platform Clock

To minimize jitter, improve routing, and reduce cost, Intel[®] E7501 chipset-based systems should use a single chip clock solution, the CK408 or CK408B. The difference between the CK408 and the CK408B is the CK408B provides one additional 100 MHz differential outputs pair. The clock chip provides three (CK408) or four (CK408B) 100 MHz differential output pairs for the processor and MCH, including the ITP connector, and six 66 MHz speed clocks that drive all I/O buses. Figure 7 illustrates the clock architecture. Table 5 presents the CK408 clock groups. Table 6 presents the platform system clock reference. For more information on CK408 or CK408B compliance, contact your Intel representative.

Table 5.CK408 Clock Groups

Clock Group Name	Frequency (MHz)	Receiver
Host_CLK	100	Processor, Debug Port and MCH
CLK66	66	MCH, Intel [®] ICH3-S, and Intel [®] P64H2
CLK33_ICH3-S	33	Intel ICH3-S
CLK14	14.318	Intel ICH3-S and SIO
CLK33	33	PCI Connector, SIO, BMC, and FWH
USBCLK	48	Intel ICH3-S

Table 6.Platform System Clock Reference (Sheet 1 of 2)

Clock Group	CK-408 Pin	Component	Component Pin Name
	CPUCLKT<3>	Debug Port	CPUCLKT<3>
	CPUCLKC<3>	Debug Port	CPUCLKC<3>
Host CLK	CPUCLKT<0>	Processor	CPUCLKT<0>
TIOSI_OEK	CPUCLKC<0>	Processor	CPUCLKC<3>
	CPUCLKT<2>	MCH	CPUCLKT<2>
	CPUCLKC<2>	MCH	FSB_HCLKINN
CLK66		MCH	66IN
	66BUF	Intel [®] ICH3-S	CLK66
		Intel [®] P64H2	CLK66
CLK33_ICH3-S	PCIF	Intel ICH3-S	PCICLK
		Intel ICH3-S	CLK14
CLK14	REF0	SIO	CLOCKI
		PCI Video Down	REFCLK
		LPC	LPC_CLK



Table 6. Platform System Clock Reference (Sheet 2 of 2)

Clock Group	CK-408 Pin	Component	Component Pin Name
	32-bit PCI Connector	CLK	
	PCI	PCI Video Down	CLK
CLK33		LPC Clock	CLK
		FWH	CLK
		SIO	PCI_CLK
USBCLK	USB-48MHZ	Intel ICH3-S	CLK48





Figure 7. System Clocking Diagram Example



4.2 HOST_CLK Clock Group

The clock synthesizer provides four sets of 100 MHz differential clock outputs. For this platform three sets of 100 MHz differential clock outputs are used. The 100 MHz differential clocks are driven to the Processor, the MCH, and the processor's debug port as shown in Figure 7.

The clock driver differential bus output structure is a Current Mode Current Steering output that develops a clock signal by alternately steering a programmable constant current to the external termination resistors 'Rt'. The resulting amplitude is determined by multiplying IOUT by the value of Rt. The current IOUT is programmable by a resistor and an internal multiplication factor so the amplitude of the clock signal may be adjusted for different values of 'R' to match impedances or to accommodate future load requirements. Unused clocks pull-up to V3_3 with a 10 k Ω resistor.

4.2.1 HOST_CLK Clock Topology

The recommended termination for the differential bus clock is a 'Shunt Source Termination'. See Figure 8 for an illustration of this termination scheme. Parallel Rt resistors perform a dual function, converting the current output of the clock driver to a voltage and matching the driver output impedance to the transmission line. The series resistors 'Rs' provide isolation from the clock driver's output parasitics that would otherwise appear in parallel with the termination resistor Rt.

The value of Rt should be selected to match the characteristic impedance of the motherboard, and Rs should be 33 $\Omega \pm 5\%$. Simulations have shown that Rs values above 33 Ω provide no benefit to signal integrity but only degrade the edge rate.

- Mult0 pin (pin #43) is pulled-up through a 10 K Ω to VCC setting the multiplication factor 6.
- IREF pin (pin # 42) is connected to ground through a 475 $\Omega \pm 1\%$ resistor making the IREF 2.32 mA.



Figure 8. Shunt Source Termination

Table 7. HOST_CLK[1:0]# Routing Guidelines (Sheet 1 of 2)

Layout Guideline	Value	Reference	Notes
HOST_CLK Skew between Agents	300 ps total budget: 150 ps for clock driver 150 ps for interconnect	Figure 8 and Figure 9	1,2,3,4
Reference Plane	Ground Referenced (contiguous over the entire length)		
Trace Width	5 mils	Figure 10	7
Differential Pair Spacing	5 mils	Figure 10	5,6
Spacing to Other Traces	25 mils	Figure 10	
Serpentine Spacing	Maintain a minimum S/h ratio of > 26:5.	Figure 10	14
Motherboard Impedance – Differential	100 Ω typical		8
Motherboard Impedance – Single Ended	$50 \Omega \pm 10\%$		9
Processor, ITP, and MCH Routing Length – L1, L1': Clock Driver to Rs	0 – 0.5"	Figure 8	11
Processor, ITP, and MCH Routing Length – L2, L2': Rs to Rs-Rt Node	0 – 0.2"	Figure 8	11
Processor, ITP, and MCH Routing Length – L3, L3': Rs-Rt Node to Rt	0 – 0.2"	Figure 8	11
Processor, ITP, and MCH Routing Length – L4, L4': Rs-Rt Node to Load	0 – 20"	Figure 8	12
Processor to MCH Length Matching (LT)	-400 mils ± 50 mils (mFCPGA)	Figure 8	10
Processor to ITP Length Matching (LT)	See the ITP700 Port Design Guide.	Figure 8	13
HOST_CLKn – HOST_CLKn# (differential pair) Length Matching	± 25 mils		

Table 7. HOST_CLK[1:0]# Routing Guidelines (Sheet 2 of 2)

Layout Guideline	Value	Reference	Notes
Rs Series Termination Value	$33~\Omega\pm5\%$	Figure 8	
Rt Shunt Termination Value	49.9 $\Omega \pm$ 1% (for 50 Ω board impedance)	Figure 8	

NOTES:

- 1. The skew budget includes clock driver output pair to output pair jitter (differential jitter) and skew, clock skew due to interconnect process variation, and static skew due to layout differences between clocks to all bus agents.
- 2. This number does not include clock driver common mode (cycle to cycle) jitter or spread spectrum clocking.
- 3. The interconnect portion of the total budget for this specification assumes clock pairs are routed on a single layer and routed no longer than the maximum recommended lengths.
- 4. Skew measured at the load between any two-bus agents. Measured at the crossing point.
- 5. Edge to edge spacing between the two traces of any differential pair. Uniform spacing should be maintained along the entire length of the trace.
- 6. Clock traces are routed in a differential configuration. Maintain the minimum recommended spacing between the two traces of the pair. Do not exceed the maximum trace spacing because this degrades the noise rejection of the network.
- 7. Set line width to meet correct motherboard impedance. The line width value provided here is a recommendation to meet the proper trace impedance based on the recommended stack up.
- 8. The differential impedance of each clock pair is approximately 2*Z single-ended*(1-2*Kb) where Kb is the backwards cross-talk coefficient. For the recommended trace spacing, Kb is very small, and the effective differential impedance is approximately equal to two times the single-ended impedance of each half of the pair.
- 9. The single ended impedance of both halves of a differential pair should be targeted to be of equal value. They should have the same physical construction. When the HOST_CLK traces vary within the tolerances specified, both traces of a differential pair must vary equally.
- 10. Values are based on the 478-pin Micro-FCPGA socket dimensions/tolerances/parasitics. In general terms, a 4 mm ± 5% socket with a lumped parasitic model. Length compensation for the processor socket and package delay is added to chipset routing to match electrical lengths between the chipset and the processor from the die pad of each. Therefore, the system board trace length for the chipset shall be longer than that for the processor (e.g., if Clock Driver-to-MCH = 4.0", then Clock Driver-to-Process = 3.6" ± 50 mils).
- 11. Minimize L1, L2 and L3 lengths. Long lengths on L2 and L3 degrade effectiveness of source termination and contribute to ringback.
- 12.Do not change routed layers. The goal of constraining all bus clocks to one physical routing layer is to minimize the impact on skew due to variations in Er and the impedance variations due to physical tolerances of circuit board material.
- 13. When an ITP is implemented, ITP HOST_CLK lengths need to be length matched to the processor HOST_CLK lengths as specified in the *ITP700 Debug Port Design Guide*.
- 14.Parameter 'S' is the distance between the two segments of the serpentined trace. Parameter 'H' is the distance between the signal and the referenced plane. The ratio is specified as S/H.

Figure 9. Clock Skew As Measured from Agent to Agent



Figure 10. Trace Spacing for HOST_CLK Clocks



4.2.1.1 BCLK Length Matching Requirements (mFCPGA)

To compensate for the extra delay introduced by the processor socket dimensions/tolerances/ parasitics as well as the package parasitics, the Clock Driver-to-MCH (L1 + L2 + L4) motherboard routing will be longer than Clock Driver-to-Processor (L1 + L2 + L4) motherboard routing. Clock Driver-to-MCH routing should be 400 mils ± 50 mils longer than Clock Driver-to-Processor routing (i.e., the following relationship should be adhered to):

Clock Driver-to-Processor (L1 + L2 + L4) = Clock Driver-to-MCH (L1 + L2 + L4) - 400 mils \pm 50 mils

In order to minimize the clock skew between the processor and the MCH, the L1/L1' segments of the two PSB agents should be exactly trace length matched if possible. The routing should be done such that the shortest L1/L1' segment of the processor is matched within \pm 10 mils of the longest L1/L1' segment of the MCH (i.e., the following relationship should be adhered to):

Processor shortest(L1/L1') = MCH longest(L1/L1') \pm 10 mils.

Additionally, the routing of each half of the host clock pair for the $Intel^{\ensuremath{\mathbb{R}}}$ Pentium^{$\ensuremath{\mathbb{R}}$} M processor and MCH should be trace length matched within ± 10 mils of its complement's routing (i.e., the following relationships should be adhered to):

Processor $(L1 + L2 + L4) = Processor (L1' + L2' + L4') \pm 10$ mils

and

MCH $(L1 + L2 + L4) = MCH (L1' + L2' + L4') \pm 10$ mils

4.2.2 HOST_CLK General Routing Guidelines

- When routing the differential clocks, do not split up the two halves of a differential clock pair between layers. Route to all agents on the same physical routing layer referenced to ground.
- Do not change routed layers. The goal of constraining all bus clocks to one physical routing layer is to minimize the impact on skew due to variations in Er and the impedance variations due to physical tolerances of circuit board material.
- Do not place vias between adjacent complementary clock traces, and avoid differential vias. Vias placed in one half of a differential pair must be matched by a via in the other half. Differential vias may be placed within length L1, between clock driver and Rs, when needed to shorten length L1.

4.2.3 CK408 vs. CK408B Requirement

The CK408 and CK408B are pin compatible. The only difference between the two chips is the CK408B replaces two signals on the CK408 with a fourth HOST_CLK pair. The fourth HOST_CLK pair is connected to the debug port also known as the In Target Probe (ITP). The ITP is preferred by board designers for preliminary testing and validation. While the CK408B's fourth HOST_CLK pair pins are connected to the ITP, the CK408 pins require the following stuffing options:

- Add one 10 k $\Omega \pm 5\%$ pull-up resistor close to the clock driver before the 33 $\Omega \pm 5\%$ (Rs) (see Figure 11) series resistor on each ITP signal trace (CPU3, CPU3#). This would give the option to use the CK408 instead of the CK408B.
- When using a CK408, the 10 k $\Omega \pm 5\%$ pull-up resistors are the only necessary parts.
- Each unused clock output needs one 10 k $\Omega \pm 5\%$ pull-up resistor close to the clock driver.

Figure 11. Stuffing Options for CK408 and CK408B





4.3 CLK66 Clock Group

In the CLK66 clock group, the driver is the clock synthesizer 66 MHz clock output buffer, and the receiver is the 66 MHz clock input buffer at the MCH, Intel ICH3-S, and Intel[®] P64H2.

Figure 12. Topology for CLK66



Table 8.CLK66 Routing Guidelines

Parameters	Routing Guidelines
Clock Group	CLK66
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	$50~\Omega\pm10\%$
Trace Width ³	5 mils
Trace Spacing ³	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 43 \ \Omega \pm 5\%$
Skew Requirements	All the clocks in the CLK66 group must have < 100-mils skew between each other.
Clock Driver to MCH	$X = (3.0 - 9.5")^{1}$, where $X = L1 + L2$
Clock Driver to Intel [®] ICH3-S	$X = (3.0 - 9.5^{\circ})^{1}$, where $X = L1 + L2$
Clock Driver to Intel [®] P64H2	$X - 0.34^{*2}$, where X = L1 + L2

NOTES:

1. For better understanding of the concept, refer to Section 4.3.1, "CLK66 Skew Requirements", Figure 13 and Figure 14.

2. Assuming no connector.

3. All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.



4.3.1 CLK66 Skew Requirements

Traces going to the Intel[®] P64H2 could have up to two connectors. Designers should keep in mind that all total lengths are referenced to the MCH length ('X') and assume no connector. Z is referenced as the card trace length. Each connector is equivalent to 0.60 inch of trace. Adding a single connector on the Intel P64H2 trace would reduce the motherboard trace length by the card length as shown in the following equation and Figure 14:

"Z" to X - 0.34" - 0.60" - Z = X - 0.94" - Z

In addition, some OEMs might consider having their adapter card on a PCI extender card (riser), in which case the riser card trace length designator 'Y' should also be accounted for as yet another factor. In this case the last equation would be stated as follows (also see Figure 15):

X - 0.34" - 0.60" - Z - 0.60" - Y = X - 1.54" - Y - Z

Note that when a riser is used, the motherboard clock trace must be designed for the specific riser card trace length and connector.







Figure 14. Example of Adding a Single Connector



Figure 15. Example of Adding Two Connectors and/or a Riser



5. Z is the card trace length.

6. Each riser is equivalent to ~0.60 inches + Y where Y is the riser card trace length.

7. The riser must be built with the CLK66 trace length matched to the motherboard routed length.

4.4 CLK33_ICH3-S Clock Group

For the CLK33_ICH3-S clock group, the driver is the clock synthesizer PCIF 33 MHz clock output buffer, and the receiver is the PCICLK 33 MHz clock input buffer at the ICH3-S. Care must be taken to length match this 33 MHz clock with the ICH3-S 66 MHz clock.

Figure 16. Topology for CLK33_ICH3-S



Table 9. CLK33_ICH3-S Routing Guidelines

Parameter	Routing Guidelines
Clock Group	CLK33_ICH3-S
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	50 Ω ± 10%
Trace Width [†]	5 mils
Trace Spacing [†]	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 33 \ \Omega \pm 5\%$
Skew Requirements	Must be matched to \pm 100 mils of CLK66.

† All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.

4.5 CLK33 Clock Group

For the CLK33 clock group, the driver is the clock synthesizer 33 MHz clock output buffer, and the receiver is the 33 MHz clock input buffer at the PCI devices on the PCI cards.

Figure 17. Topology for CLK33 to PCI Device Down



Table 10. CLK33 Routing Guidelines for PCI Device Down

Parameter	Routing Guidelines
Clock Group	CLK33
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	50 Ω ± 10%
Trace Width [†]	5 mils
Trace Spacing [†]	25 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Resistor	$R1 = 33 \ \Omega \pm 5\%$
Skew Requirements	PCI device – PCI device skew max allowed by <i>PCI Local Bus</i> Specification, Rev 2.2, is 2 ns. Therefore, length match with other CLK33 signals within ± 1 ns.

† All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based on the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.

Figure 18. Topology for CLK33 to PCI Slot



Table 11. CLK33 Routing Guidelines for PCI Slot

Parameter	Routing Guidelines
Clock Group	CLK33
Тороlоду	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	$50 \ \Omega \pm 10\%$
Trace Width	5 mils
Trace Spacing	10 mils
Trace Length – L1	0.00 – 0.50"
Trace Length – L2	3.00 – 9.00"
Trace Length – C	Routed 2.50 inches per PCI Local Bus Specification, Rev 2.2
Resistor	$R1 = 33 \ \Omega \pm 5\%$
Skew Requirements	PCI device skew max allowed by PCI Local Bus Specification, Rev 2.2, is 2 ns. Therefore, length match with other CLK33 signals within \pm 1 ns.

4.6 CLK14 Clock Group

The driver in the CLK14 clock group is the clock synthesizer 14.318 MHz clock output buffer (pin REF0), and the receiver is the 14.318 MHz clock input buffer at the ICH3-S, SIO and LPC.

Figure 19. Topology for CLK14



Table 12. CLK14 Routing Guidelines

Parameter	Routing Guidelines
Clock Group	CLK14
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	$50 \ \Omega \pm 10\%$
Trace Width [†]	5 mils
Trace Spacing [†]	10 mils
Trace Length – L1	0.00 – 0.50 inches
Trace Length – L2	3.00 – 9.00 inches
Resistor	$R1 = 22 \ \Omega \pm 5\%$
Skew Requirements	None

† All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.



4.7 USBCLK Clock Group

For the USBCLK clock group, the driver is the clock synthesizer USB clock output buffer (pin USB-48 MHz), and the receiver is the USB clock input buffer at the ICH3-S (pin CLK48).

Note: This clock is asynchronous to any other clock on the board.

Figure 20. Topology for USB_CLK



Table 13. USBCLK Routing Guidelines

Parameter	Routing Guideline
Clock Group	USBCLK
Topology	Point-to-Point
Reference Plane	Ground referenced (contiguous over entire length)
Characteristic Trace Impedance (Z ₀)	$50 \ \Omega \pm 10\%$
Trace Width [†]	5 mils
Trace Spacing [†]	25 mils
Trace Length – L1	0.00 – 0.50 inches
Trace Length – L2	3.00 – 12.00 inches
Resistor	$R1 = 33 \ \Omega \pm 5\%$
Skew Requirements	None – USBCLK is asynchronous to any other clock on the board

+ All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.



4.8 Clock Driver Decoupling

The decoupling requirements for a CK408 compliant clock synthesizer are as follows:

- One, 22 µF polarized (decoupling) capacitor placed close to the VDD generation circuitry.
- Eleven, 0.1 μF high-frequency decoupling capacitors placed close to the VDD pins on the clock driver.
- Three, 0.1 μ F high-frequency decoupling capacitors placed close to the VDDA pins on the clock driver.
- One, 10 μ F polarized (decoupling) capacitor placed close to the VDDA pins on the clock driver.
- One, 0.1 μF high-frequency decoupling capacitor placed close to the VDDA generation circuitry.
- All decoupling capacitors should be placed close to the clock driver pins. Refer to Figure 21.

Figure 21. Decoupling Capacitors Placement and Connectivity



4.9 Clock Driver Power Delivery

Designers must take special care to provide a quiet VDDA supply to the Ref VDD, VDDA and the 48 MHz VDD. These VDDA signals are especially sensitive to switching noise induced by the other VDDs on the clock chip. They are also sensitive to switching noise generated elsewhere in the system such as the processor voltage regulator. It is recommended that a ground flood be placed directly under the clock chip to provide a low inductance connection for the VSS pins. In addition, ground vias should be distributed evenly throughout the ground flood.

Note: For all power connections to planes, decoupling capacitors, and vias, the maximum trace width allowable and shortest possible lengths should be used to ensure lowest possible inductance.



System Bus Routing Guidelines

5.1 Intel[®] Pentium[®] M Processor System Bus Design Recommendations

For proper operation of the Intel[®] Pentium[®] M processor and the Intel[®] E7501 chipset, it is necessary that the system designer meet the timing and voltage specification of each component. These following recommendations are Intel's recommended guidelines based on extensive simulation and experimentation that make assumptions, which may be different than a customer's system design. The most accurate way to understand the signal integrity and timing of the Intel Pentium M processor system bus in your platform is by performing a comprehensive simulation analysis. It is possible that adjustments to trace impedance, line length, termination impedance, board stack-up, and other parameters may be made to improve system performance.

The following sections discuss the design recommendations for the processor's data, address, and strobe signals.

5.1.1 System Bus Signals

Table 14 lists the system bus signals and their corresponding types. For more signal information refer to the Intel[®] Pentium® M Processor Datasheet, Intel[®] Pentium® M Processor on the 90 nm process with 2-MB L2 cache Datasheet, and the Intel[®] E7501 Chipset Memory Controller Hub (MCH) Datasheet.

Table 14. System Bus Signal Groups

Signal Group	Туре	Signals	
AGTL+ Common Clock Input	Synchronous to BCLK	BPRI#, DEFER#, RESET#, PREQ#, RS[2:0]#, TRDY#	
AGTL+ Common Clock I/O	Synchronous to BCLK	ADS#, BNR#,BPM[3:0]#, BR0#, DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY#	
AGTL+ Source Synchronous I/O: 4X Group	Synchronous to assoc. strobe	D[63:0]#, DINV[3:0]#	
AGTL+ Source Synchronous I/O: 2X Group	Synchronous to assoc. strobe	A[31:3]#, REQ[4:0]#	
AGTL+ Strobes	Synchronous to BCLK [1:0]] ADSTB[1:0]#, DSTBN[3:0]#, DSTBP[3:0]#	
Asynchronous GTL+ Input	Asynchronous	A20M#, IGNNE#, INIT#, LINT1/NMI, LINT0/ INTR, SMI#, STPCLK#, SLP#	
Asynchronous GTL+ Output	Asynchronous	DBR#, FERR#, IERR#, PROCHOT#, PSI#, THERMTRIP#	
System Bus Clock	Clock	BCLK[1:0]	
TAP Input	Synchronous to TCK	ITP_CLK[1:0], TCK, TDI, TMS, TRST#	
TAP Output	Synchronous to TCK	TDO	
Power/Other	Power/Other	GTLREF, COMP[3:0], PWRGOOD, RSVD, TEST[3:1], THERMDA, THERMDC, VCC, VCCA[3:1], VCCP, VCCQ[1:0], VID[5:0], VSS, VCCSENSE, VSSSENSE	



5.1.2 **Processor System Bus Termination**

Due to on-die Rtt resistors on both the processor and the chipset, additional resistors do not need to be placed on the motherboard for most Intel[®] Pentium[®] M processor system bus signals. A simple point-to-point interconnect topology is used in these cases. Figure 22 shows the recommended processor topology used for system bus routing.

In this document the pad is defined as the attach point of the silicon die to the package substrate. The pin/ball is defined as the attach point of the pad to the motherboard. It is also important to remember that package trace length must be factored into total signal length.





Refer to Table 15 for a summary of the processor system bus routing recommendations. Use this as a quick reference only. The following sections provide more detailed information for each parameter. Intel strongly recommends simulation of all signals to ensure the design meets setup and hold times.

Table 15. System Bus Routing Summary (Sheet 1 of 2)

Parameter	Platform Routing Guidelines			
Trace Width/Spacing	• 5/15 mils or 1:3 ratio with an impedance of 50 $\Omega \pm 10\%$.			
hace which opacing	Serpentine ratio of 5:1. See Section 12.3.			
	 MCH-to-Processor: 3.0 inches – 7.5 inches pad-to-pad. 			
Source Synchronous Signal Group	 Balance trace lengths ± 25 mils with respect to the associated strobes (see Table 18 and Table 20). See Section 12.7 for a detailed description of processor bus tuning. 			
	 Route all signals within the same strobe group on the same layer for the entire length of the bus. 			
	 Never change layers on source synchronous signals. 			
	Never route over a plane split.			
	Follow the same routing rules as the Source Synchronous Signal Group.			
DSTBN[3:0]#/DSTBP[3:0]# and ADSTB[1:0]#	Maintain a 25-mil spacing around each strobe signal.			
	Do not route differentially.			



Table 15.System Bus Routing Summary (Sheet 2 of 2)

Parameter	Platform Routing Guidelines			
	 Follow the same routing rules as the source synchronous Signal Group; however, no length compensation is necessary. 			
Common Clock Signal	• If a layer change must occur, use vias connecting the two reference planes to provide a low impedance path for the return current. Vias should be as close as possible to the signal via.			
Routing Requirements	Stripline, ground referenced only.			
Motherboard Impedance	$50 \Omega \pm 10\%$			

5.1.3 Recommended Stack-up Routing and Spacing Assumptions

The following section describes in more detail the terminology and definitions used for different routing and stack-up assumptions that apply to the recommended motherboard stack-up shown in Figure 6.

5.1.4 Trace Space to Trace - Reference Plane Separation Ratio

Figure 23 illustrates the recommended relationship between the edge-to-edge trace spacing (2X) versus the trace to reference plane separation. An edge-to-edge trace spacing (2X) to trace-reference plane separation (X) ratio of 2:1 ensures a low crosstalk coefficient. All of the effects of crosstalk are difficult to simulate. The timing and layout guidelines for the Intel[®] Pentium[®] M processor have been created with the assumption of a 2:1 trace spacing to trace-reference plane ratio. A smaller ratio would have an unpredictable impact due to crosstalk.

Figure 23. Trace Spacing vs. Trace-Reference Plane Example



5.1.4.1 Trace Space to Trace Width Ratio

Figure 24 illustrates the recommended relationship between the edge-to-edge trace spacing versus trace width ratio for the best signal quality results. In general, a 3:1 trace space to trace width ratio is preferred and highly recommended. In case of routing difficulties on the motherboard, using a 2:1 ratio would be acceptable only when additional simulations conclude that it is possible, which may include some changes to the stack-up or routing assumptions.



Figure 24. Trace Spacing vs. Trace Width Example



5.1.4.2 Processor RESET# Signal

The RESET# signal is a common clock signal driven by the MCH CPURESET# pin. In a production system where no ITP700FLEX debug port is implemented, a simple point-to-point connection between the CPURESET# pin of the MCH and Intel[®] Pentium[®] M processor's RESET# pin is recommended. On-die termination of the AGTL+ buffers on both the processor and the MCH provide proper signal quality for this connection. This is the same case as for the other common clock signals listed in Section 5.1.6, "Common Clock Signals". Follow the same routing guidelines given for common clock signals listed in Section 5.1.6.

Figure 25. Processor RESET# Signal Routing Topology With NO ITP700FLEX Connector



For a system that implements an ITP700FLEX debug port a more elaborate topology is required in order to ensure proper signal quality at both the processor signal pad and the ITP700FLEX input receiver. In this case the topology illustrated in Figure 26 and listed in Table 16 should be implemented.

The CPURESET# signal from the MCH should fork out (do not route one trace from MCH pin and then T-split) towards the processor's RESET# pin as well as towards the R_{tt} and R_s resistive termination network placed next to the ITP700FLEX debug port connector. R_{tt} pulls-up to the VCCP voltage and is placed at the end of the L2 line. R_s should be placed right next to R_{tt} to minimize the routing between them in the vicinity of the ITP700FLEX connector to limit the L3 length. ITP700FLEX operation requires the matching of L2 + L3 - L1 length to the length of the BPM[4:0]# signals length within \pm 50 ps.

Currently 1% tolerance resistors are recommended for R_s and R_{tt} . The use of 5% tolerant resistors for these resistors and whether it could provide adequate signal quality performance is under investigation.



Figure 26. Processor RESET# Signal Routing Topology With ITP700FLEX Connector



Table 16. Processor RESET# Signal Routing Guidelines with ITP700FLEX Connector

L1	L2+L3	L3	R _S	R _{tt}
3.0" – 7.5"	12.0" max	0.5" max	22.6 Ω ± 1%	54.9 Ω ± 1%

5.1.5 Source Synchronous Signals

All source synchronous signals use an AGTL+ bus driver technology with on-die GTL termination resistors connected in a point-to-point topology between the Intel[®] Pentium[®] M processor and the Intel[®] E7501 MCH. No external termination is needed on these signals. Table 17 list the source synchronous system bus address signals that operate at a double-pumped rate of 200 MHz and the data signals, which operate at a quad-pumped rate of 400 MHz.

Table 17.2X and 4X Signal Groups

2X Group	4X Group
A[35:3]#	HD[63:0]#
REQ[4:0]#	DBI[3:0]#

High speed operation of the source synchronous signals requires careful attention to their routing considerations. The following guidelines should be strictly followed, to ensure robust high frequency operation of these signals.

5.1.5.1 Source Synchronous General Routing Guidelines

Source synchronous data and address signals and their associated strobes are partitioned into groups of signals. Flight time skew minimization within the same group of source synchronous signals is a key parameter that allows their high frequency (400 MHz) operation. All the source synchronous signals that belong to **the same group** should be routed on **the same internal layer** for the entire length of the bus. It is OK to split different groups of source synchronous signals between different motherboard layers as long as all the signals that belong to that group are kept on the same layer. Grouping of Intel Pentium M processor system bus source synchronous signals is summarized in and Table 20. This practice results in a significant reduction of the flight time skew



since the dielectric thickness, line width, and velocity of the signals may be uniform across a single layer of the stack-up. A relationship of dielectric thickness, line width, and velocity between layers is not ensured.

The source synchronous signals should be routed as a strip-line on an internal layer with complete reference to ground planes both above and below the signal layer. Routing with references to split planes or power planes other than ground is not allowed. For the recommended stack-up example, see Figure 6.

Skew minimization requires pad-to-pad trace length matching of the Intel Pentium M processor system bus source synchronous signals that belong to the same group including the strobe signals of that group.

5.1.5.2 Source Synchronous – Data

Robust operation of the 400 MHz, source synchronous data signals require tight skew control. For this reason, these signals are split into matched groups as outlined in Table 18. All the signals within the same group must be kept on the same layer of motherboard routing and should be routed to the same pad-to-pad length within ± 100 mils of the associated strobes. The two complementary strobe signals associated with each group should be length-matched to each other within ± 25 mils and tuned within ± 25 mils to the average length of the data signals of their associated group. Group-to-group should be length-matched to each other within ± 100 mils. This may optimize setup/hold time margin.

Table 18.Intel[®] Pentium[®] M Processor System Bus Data Source Synchronous
Signal Trace Length Match Mapping

CPU Signal Name	Signal Matching	Strobes Associated with the Group	Strobe Matching
D[15:0]#, DINV0#		DSTBP0#, DSTBN0#	
D[31:16]#, DINV1#	. 100 mile	DSTBP1#, DSTBN1#	+ 25 mile
D[47:32]#, DINV2#	£100 mills	DSTBP2#, DSTBN2#	± 25 mils
D[63:48]#, DINV3#		DSTBP3#, DSTBN3#	

1. Strobes of the same group should be trace length-matched to each other within ±25 mils and to the average length of their associated Data signal group.

2. Group-to-group should be length-matched to each other within ±100 mils.

Table 19 lists the source synchronous data signal general routing requirements. Due to the 400 MHz, high frequency operation of the data signals, they must maintain a 1:3 spacing and should be limited to a pad-to-pad trace length minimum of 3.0 inches and maximum of 7.5 inches. The data strobes must also maintain a 1:3 spacing. In this case, the Intel[®] Pentium[®] M processor's DSTBN[3:0]# and DSTBP[3:0]# strobe signals must be routed to the Intel[®] E7501 MCH's HDSTBN[3:0]# and HDSTBP[3:0]# strobe signals with 1:3 spacing from all signals.

Table 19.Intel[®] Pentium[®] M Processor System Bus Source Synchronous
Data Signal Routing Guidelines

Signal Names		Transmission	Total Trac	ce Length	Normal	Width and
CPU	МСН	Line Type	Min (inches)	Max (inches)	Impedance (Ω)	spacing (mils)
DINV[3:0]#	DBI[3:0]#					
D[63:0]#	HD[63:0]#	Strin-line	3.0	75	50 ± 10%	5 and 15
DSTBN[3:0]#	HDSTBN[3:0]#	Sup-line	5.0	7.5	50 ± 10 %	5 410 15
DSTBP[3:0]#	HDSTBP[3:0]#					

5.1.5.3 Source Synchronous – Address

Source synchronous address signals operate at 200 MHz. Thus, their routing requirements are very similar to the data signals. Refer to Section 5.1.5.1, "Source Synchronous General Routing Guidelines" and Section 5.1.5.2, "Source Synchronous – Data" for further details. Table 20 details the partition of the address signals into matched length groups. Due to the lower operating frequency of the address signals, pad-to-pad length matching is relaxed to \pm 200 mils. Each group is associated with only one strobe signal. To maximize setup/hold time margin, the address strobes should be trace length-matched to the average trace length of the address signals of their associated group. In addition, each address signal should be trace length-matched within \pm 200 mils of its associated strobe signal.

Table 20.Intel[®] Pentium[®] M Processor System Bus Address Source Synchronous
Signal Trace Length Mismatch Mapping

CPU Signal Name	Signal Matching	Strobe Associated with the Group	Strobe to Associated Address Signal Matching	Notes
REQ[4:0]#, A[16:3]#	± 200 mils	ADSTB0#	± 200 mils	†
A[31:17]#	± 200 mils	ADSTB1#	± 200 mils	†

† ADSTB[1:0]# should be should be trace length-matched to the average length of their associated address signals group.

Table 21 lists the source synchronous address signals general routing requirements. Due to the 200 MHz, high frequency operation of the address signals, they must maintain a 1:3 spacing and trace lengths should be limited to a pad-to-pad trace length minimum of 3.0 inch and a maximum of 7.5 inches. The routing guidelines listed in Table 21 shows the 1:3 spacing for the address signals given a 50 $\Omega \pm 10\%$ characteristic trace impedance. For the address strobes, 1:3 spacing is also required irrespective of the tolerance of the trace impedance.



Signa	I Names	Transmission	Total Trace Length		Normal	Width and
CPU	МСН	Line Type	Min (inches)	Max (inches)	Impedance (Ω)	spacing (mils)
A[31:3]#	HA[31:3]#					
REQ[4:0]#	HREQ[4:0]#	Strip-line	3.0	7.5	50 ± 10%	5 and 15
ADSTB#[1:0]	HADSTB[1:0]#					

Table 21.Intel[®] Pentium[®] M Processor System Bus Source Synchronous
Address Signal Routing Guidelines

5.1.6 Common Clock Signals

All common clock signals use an AGTL+ bus driver technology with on die integrated GTL termination resistors connected in a point-to-point, $Zo = 50 \Omega$, controlled impedance topology between the Intel[®] Pentium[®] M processor and the Intel[®] E7501 MCH. No external termination is needed on these signals. These signals operate at the Intel Pentium M processor system bus frequency of 100 MHz.

Common clock signals should be routed on an internal or external layer while referencing solid ground planes. Based on Intel simulation results, routing on internal or external layers allows for a minimum pad-to-pad motherboard length of 3.0 inches and a maximum of 7.5 inches. Trace length matching for the common clock signals is not required. Intel recommends routing these signals on the same internal or external layer for the entire length of the bus. When routing constraints require routing of these signals with a transition to a different layer, a minimum of one ground stitching via for every two signals should be placed within 100 mils of the signal transition vias.

Routing of the common clock signals should use a minimum of 1:2 trace spacing. This implies a 4 mils trace width with a minimum of 8 mils spacing (i.e., 12 mils minimum pitch) for routing on internal layers. For external layers, route using a 5 mils trace width and a 10 mils minimum spacing (i.e., 15 mils pitch). Break-out routing under the Intel[®] E7501 MCH or Intel Pentium M processor package outline and nearby vicinity may not allow the implementation of 1:2 trace spacing requirements. Although every attempt should be made to maximize the signal spacing in these areas, it is allowable to have 1:1 trace spacing underneath the MCH and the Intel Pentium M processor package outlines and up to <500 mils outside the outer ball array.

Table 22 summarizes the list of common clock and key routing requirements. RESET# (CPURESET# of MCH) is also a common clock signal but requires a special treatment for the case where an ITP700FLEX debug port is used. See Section 5.1.4.2, "Processor RESET# Signal" on page 60.

Table 22.Intel[®] Pentium[®] M Processor System Bus Common Clock Signal
Internal Layer Routing Guidelines

Signal Names		Transmission Line	Total Trac	ce Length	Normal	Width and
CPU	МСН	Туре	Min (inches)	Max (inches)	Impedance (Ω)	spacing (mils)
ADS#	ADS#					
BNR#	BNR#					
BPRI#	BPRI#					
BR0#	BREQ0#					
DBSY#	DBSY#					
DEFER#	DEFER#					
DRDY#	DRDY#	Strip-line	3.0	7.5	50 ± 10%	4 and 8
HIT#	HIT#					
HITM#	HITM#					
LOCK#	HLOCK#					
RS[2:0]#	RS[2:0]#					
TRDY#	HTRDY#					
RESET# [†]	CPURST#					

+ For topologies where an ITP700FLEX debug port is implemented, see Section 5.1.4.2, "Processor RESET# Signal" for RESET# (CPURESET#) implementation details.

5.1.7 Asynchronous Signals

5.1.7.1 Topologies

The following sections describe the topologies and layout recommendations for the Asynchronous Open Drain and CMOS signals (see Table 14) found on the platform. All Open Drain signals listed in the following sections below must be pulled-up to V_{CCP} (1.05 V). When any of these Open Drain signals are pulled-up to a voltage higher than V_{CCP} the reliability and power consumption of the processor may be affected. Therefore, it is very important to follow the recommended termination voltage for these signals.

5.1.7.1.1 Topology 1A: Open Drain (OD) Signals Driven by the Intel[®] Pentium[®] M Processor – IERR#

The Topology 1A OD signal IERR# should adhere to the following routing and layout recommendations. Table 23 lists the recommended routing requirements for the IERR# signal of the Intel[®] Pentium[®] M processor. The routing guidelines allow the signal to be routed as either micro-strip or strip-lines using 50 $\Omega \pm 10\%$ characteristic trace impedance. Series resistor R1 (see Figure 27) is a dampening resistor for reducing overshoot/undershoot reflections on the transmission line. The pull-up voltage for termination resistor R_{tt} is V_{CCP} (1.05 V). Due to the dependencies on system design implementation, IERR# may be implemented in a number of ways to meet design goals. IERR# may be routed as a test point or to any optional system receiver.

Figure 27. Routing Illustration for Topology 1A



Table 23. Layout Recommendations for Topology 1A

L1	L2	L3	R1	R _{tt}	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	$56 \Omega \pm 5\%$	$56 \Omega \pm 5\%$	Micro-strip and Strip-line

5.1.7.1.2 Topology 1B: Open Drain (OD) Signals Driven by the Intel[®] Pentium[®] M Processor – FERR# and THERMTRIP#

The Topology 1B OD signals FERR# and THERMTRIP# should adhere to the following routing and layout recommendations. Table 24 lists the recommended routing requirements for the FERR# and THERMTRIP# signals of the Intel Pentium M processor. The routing guidelines allow signals to be routed as either micro-strip or strip-line using 50 $\Omega \pm 10\%$ characteristic trace impedance. Series resistor R1 is a dampening resistor for reducing overshoot/undershoot reflections on the transmission line. The pull-up voltage for termination resistor R_{tt} is V_{CCP} (1.05 V).

It is recommended that the FERR# signal of the Intel Pentium M processor be routed to the FERR# signal of the Intel ICH3-S. THERMTRIP# may be implemented in a number of ways to meet design goals.

When either FERR# or THERMTRIP# is routed to an optional system receiver and the interface voltage of the optional system receiver does not support a 1.05 V voltage swing, then a voltage translation circuit must be used. When the recommended voltage translation circuit described in Section 5.1.7.2, "Voltage Translation Logic" is used, the driver isolation resistor shown in Figure 32, R_s, may replace the series dampening resistor R1 in Topology 1B. Thus, it is important to note that R1 may no longer be required in such a topology.

Figure 28. Routing Illustration for Topology 1B





Table 24. Layout Recommendations for Topology 1B

L1	L2	L3	R1	R _{tt}	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	56 $\Omega \pm 5\%$	$56 \Omega \pm 5\%$	Micro-strip and Strip-line

5.1.7.1.3 Topology 1C: Open Drain (OD) Signals Driven by the Intel[®] Pentium[®] M Processor – PROCHOT#

The Topology 1C OD signal PROCHOT#, should adhere to the following routing and layout recommendations. Table 25 lists the recommended routing requirements for the PROCHOT# signal of the Intel Pentium M processor. The routing guidelines allows the signal to be routed as either a micro-strip or strip-line using $50 \Omega \pm 10\%$ characteristic trace impedance. Figure 29 shows the recommended implementation for providing voltage translation between the Intel Pentium M processor's PROCHOT# signal and the ICH3-S or any other system receiver that utilizes a 3.3 V interface voltage (shown as V_IO_RCVR).

Series resistor R_s is a component of the voltage translation logic and serves as a driver isolation resistor. R_s is shown separated by distance L3 from the first bipolar junction transistor (BJT), Q1, to emphasize the placement of R_s with respect to Q1. The placement of R_s a distance L3 before the Q1 BJT is a specific implementation of the generalized voltage translator circuit shown in Figure 32. R_s should be placed at the beginning of the T-split from the PROCHOT# signal. The pull-up voltage for termination resistor R_{tt} is V_{CCP} (1.05 V).

It is recommended that PROCHOT# be routed to voltage translation logic shown in Figure 29. The receiver at the output of the voltage translation circuit may be the ICH3-S or any optional system receiver that may function properly with the PROCHOT# signal given the nature and usage model of this pin. Intel recommends that the ICH3-S be used as the receiver, thus the translated PROCHOT# signal should be routed to the THRM# signal of the ICH3-S. PROCHOT# is capable of toggling hundreds of times per second to signal a hot temperature condition.

Figure 29. Routing Illustration for Topology 1C



Table 25. Layout Recommendations for Topology 1C

L1	L2	L3	L4	R _S	R1	R2	R _{tt}	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0" – 3.0"	0.5" – 12.0"	330 Ω ± 5%	1.3 kΩ ±5%	330 Ω ± 5%	56Ω± 5%	Micro-strip and Strip-line



5.1.7.1.4 Topology 2A: Open Drain (OD) Signals Driven by ICH3-S – PWRGOOD

The Topology 2A OD signal PWRGOOD should adhere to the following routing and layout recommendations. Table 26 lists the recommended routing requirements for the PWRGOOD signal of the Intel[®] Pentium[®] M processor. The routing guidelines allows the signal to be routed as either micro-strip or strip-line using 50 $\Omega \pm 10\%$ characteristic trace impedance. The pull-up voltage for termination resistor R_{tt} is V_{CCP} (1.05 V). Note that the Intel ICH3-S CPUPWRGD signal should be routed point-to-point to the Intel Pentium M processor's PWRGOOD signal. The routing from the Intel Pentium M processor's PWRGOOD pin should fork out to both the termination resistor, R_{tt}, and the ICH3-S. Segments L1 and L2 from Figure 30 should not T-split from a trace from the Intel Pentium M processor pin.

Figure 30. Routing Illustration for Topology 2A



Table 26. Layout Recommendations for Topology 2A

L1	L2	R _{tt}	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	$300 \ \Omega \pm 5\%$	Micro-strip and Strip-line

5.1.7.1.5 Topology 2B: CMOS Signals Driven by ICH3-S – LINT0/INTR, LINT1/NMI, A20M#, IGNNE#, SLP#, SMI#, and STPCLK#

The Topology 2B CMOS LINT0/INTR, LINT1/NMI, A20M#, IGNNE#, SLP#, SMI#, and STPCLK# signals require a 200 $\Omega \pm 5\%$ resistor pull-up to VCCP. should implement a point-to-point connection between the ICH3-S and the Intel[®] Pentium[®] M processor with a 200 $\Omega \pm 5\%$ resistor pull-up to VCCP. Additionally the STPCLK# signal requires a 0 Ω resistor placed close to the processor. The routing guidelines allow both signals to be routed as either micro-strip or strip-lines using 50 $\Omega \pm 10\%$ characteristic trace impedance. No additional motherboard components are necessary for this topology.

Table 27. Layout Recommendations for Topology 2B

Ц	Transmission Line Type		
0.5" – 12.0"	Micro-strip and Strip-line		

5.1.7.1.6 Topology 3: CMOS Signals Driven by ICH3-S to CPU and FWH – INIT#

The signal INIT# should adhere to the following routing and layout recommendations. Table 28 lists the recommended routing requirements for the INIT# signal of the ICH3-S. The routing guidelines allow both signals to be routed as either micro-strip or strip-lines using $50 \ \Omega \pm 10\%$ characteristic trace impedance. Figure 31 shows the recommended implementation for providing voltage translation between the ICH3-S INIT# voltage signaling level and any firmware hub (FWH) that utilizes a 3.3 V interface voltage (shown as a supply V_IO_FWH). See Section 5.1.7.2 for more details on the voltage translator circuit. For convenience, the entire topology and required transistors and resistors for the voltage translator are shown in Figure 31.



Series resistor R_s is a component of the voltage translator logic circuit and serves as a driver isolation resistor. R_s is shown separated by distance L3 from the first bipolar junction transistor (BJT), Q1, to emphasize the placement of Rs with respect to Q1. The placement of Rs a distance of L3 before the Q1 BJT is a specific implementation of the generalized voltage translator circuit shown in Figure 32. The routing recommendations of transmission line L3 in Figure 31 is listed in Table 28 and Rs should be placed at the beginning of the T-split of the trace from the ICH3-S INIT# pin.

Figure 31. Routing Illustration for Topology 3



Table 28.Layout Recommendations for Topology 3

L1+L2	L3	L4	R _S	R1	R2	Transmission Line Type
0.5" – 12.0"	0" – 3.0"	0.5" – 6.0"	$330~\Omega\pm5\%$	1.3 kΩ ± 5%	$330~\Omega\pm5\%$	Micro-strip and Strip-line

5.1.7.2 Voltage Translation Logic

A voltage translation circuit or component is required on any signals where the voltage signaling level between two components connected by a transmission line may cause unpredictable signal quality. The recommended voltage translation circuit for the platform is shown in Figure 32. For the INIT# signal (see Section 5.1.7.1.6, "Topology 3: CMOS Signals Driven by ICH3-S to CPU and FWH – INIT#"), a specialized version of this voltage translator circuit is used where the driver isolation resistor, R_s , is placed at the beginning of a transmission line that connects to the first bipolar junction transistor, Q1. Though the circuit shown in Figure 32 was developed to work with signals that require translation from a 1.05 V to a 3.3 V voltage level, the same topology and component values, in general, may be adapted for use with other signals as well as providing the interface voltage of the receiver which is also 3.3 V. Any component value changes or component placement requirements for other signals must be simulated in order to ensure good signal quality and acceptable performance from the circuit.

In addition to providing voltage translation between driver and receiver devices, the recommended circuit also provides filtering for noise and electrical glitches. A larger first-stage collector resistor, R1, may be used on the collector of Q1, however, it may result in a slower response time to the output falling edge. In the case of the INIT# signal, resistors with values as close as possible to those listed in Figure 32 should be used without exception.



With the low 1.05 V signaling level of the Intel[®] Pentium[®] M processor system bus, the voltage translation circuit provides ample isolation of any transients or signal reflections at the input of transistor Q1 from reaching the output of transistor Q2. Based on simulation results, the voltage translation circuit may effectively isolate transients as large as 200 mV and that last as long as 60 ns.

Figure 32. Voltage Translation Circuit



5.1.8 AGTL+ I/O Buffer Compensation

The Intel Pentium M processor has four compensation pins, COMP[3:0]. Refer to the *Intel*[®] *Pentium*[®] *Pentium M Processor Datasheet* for additional details on resistive compensation. The Intel[®] E7501 MCH has two compensation pins, HXRCOMP and HYRCOMP that require compensation resistors to adjust the AGTL+ I/O buffer characteristics to specific board and operating environment characteristics. Also, the MCH requires two special reference voltage generation circuits to pins HXSWNG and HYSWNG for the same purpose described above.

5.1.8.1 Intel[®] Pentium[®] M Processor AGTL+ I/O Buffer Compensation

For the Intel[®] Pentium[®] M processor, the COMP[2] and COMP[0] pins must each be pulled-down to ground with 27.4 $\Omega \pm 1\%$ resistors and should be connected to the Intel Pentium M processor with a trace impedance of 27.4 Ω . The resistor must be less than 0.5 inches from the processor pins. The COMP[3] and COMP[1] pins must each be pulled-down to ground with 54.9 $\Omega \pm 1\%$ resistors and should be connected to the Intel Pentium M processor with a trace impedance of 54.9 Ω trace. The resistor must be less than 0.5 inches from the processor pins. COMP[3:0] traces should be at least 25 mils (> 50 mils preferred) away from any other toggling signal.

5.1.8.2 Intel[®] E7501 Chipset AGTL+ I/O Buffer Compensation

For the Intel[®] E7501 MCH, terminate the HXRCOMP and HYRCOMP with their own 24.9 $\Omega \pm$ 1% resistor pull-down to ground. Terminate the MCH HXSWNG and HYSWNG using a resistor divider circuit (see Figure 33).



Figure 33. Resistor Divider Circuit For The MCH's HXSWNG And HYSWNG



5.1.9 Intel[®] Pentium[®] M Processor System Bus Strapping

The Intel[®] Pentium[®] M processor has pins that require termination for proper component operation.

- 1. For the Intel Pentium M processor, a stuffing option should be provided for the TEST[3:1] pins to allow a 1 k $\Omega \pm 5\%$ pull-down to ground for testing purposes. For proper processor operation with the E7501 chipset, only the TEST[1] pin resistor should be stuffed, while the TEST [3:2] resistors should remain unstuffed. Resistors for the stuffing option on these pins should be placed within 2.0 inches of the Intel Pentium M processor.
- 2. The Intel Pentium M processor's ITP signals, TDI, TMS, TRST and TCK should assume default logic values even when the ITP debug port is not used. The TDO signal may be left open or no connect in this case. Table 29 summarizes the default strapping resistors for these signals. These resistors should be connected to the Intel Pentium M processor within 2.0 inches from their respective pins. It is important to note that Table 29 is applicable only when the onboard ITP nor ITP interposer will not be used. (See chapter 10 for more information on ITP implementation).

Signal	Resistor Value	Connect To	Resistor Placement
TDI	$150\Omega \pm 5\%$	VCCP	Within 2.0" of the CPU
TMS	39Ω ± 5%	VCCP	Within 2.0" of the CPU
TRST#	$680\Omega \pm 5\%$	GND	Within 2.0" of the CPU
ТСК	27Ω ± 5%	GND	Within 2.0" of the CPU
TDO	Open	NC	N/A

Table 29. ITP Signal Default Strapping When ITP Debug Port Not Used



5.1.10 Intel[®] Pentium[®] M Processor V_{CCSENSE}/V_{SSSENSE} Design Recommendations

The V_{CCSENSE} and V_{SSSENSE} signals of the Intel[®] Pentium[®] M processor provide isolated, low impedance connections to the processor's core power (V_{CC}) and ground (V_{SS}). These pins may be used to sense or measure power (V_{CC}) or ground (V_{SS}) near the silicon with little noise. To make them available for measurement purposes, it is recommended that V_{CCSENSE} and V_{SSSENSE} both be routed with a Zo = 50 $\Omega \pm 10\%$ trace of equal length. Use 3:1 spacing between the routing for the two signals and all other signals should be a minimum of 25 mils (preferably 50 mils) from V_{CCSENSE} and V_{SSSENSE} routing. Terminate each line with an optional (default is No Stuff) 54.9 $\Omega \pm 1\%$ resistor. Also, a ground via spaced 100 mils away from each of the test point vias for V_{CCSENSE} and V_{SSSENSE} should be added. A third ground via should also be placed in between them to allow for a differential probe ground.


Memory Interface Routing Guidelines 6

This chapter documents the configurations Intel simulated to support the memory routing guidelines detailed in the following sections. The customer should simulate any deviations from these recommendations.

In this platform the Intel[®] E7501 MCH memory interface supports DDR200 and may operate in a dual or single DDR channel configuration. These configurations are defined as follows:

- Dual channel configuration: The MCH consist of two DDR memory channels, channels A and B, that operate in 'lock-step'. Each channel consists of 64 data and eight ECC bits. Logically, this is one, 144-bit wide memory bus; however, each channel is separate electrically.
- Single channel configuration: The MCH consists of one DDR memory channel, channel A. The channel consists of 64 data and eight ECC bits.
- *Note:* Channel B will not operate in single channel mode.

To differentiate between dual and single channel requirements this chapter is divided into two sections:

- Section 6.3, "Dual Channel DDR Overview" describes the requirements for a dual channel configuration.
- Section 6.4, "Single Channel DDR Overview" describes the requirements for a single channel configuration.

Each section covers it's associated routing guidelines for the memory interface. Note that these guidelines apply to channel A and channel B for dual channel operation or channel A for single channel operation.

Each DDR interface has six signal types: Command Clocks, Source Clocked Signals, Source Synchronous Signals, Chip Selects, Clock Enable, and DC Biasing. Refer to the *Intel*[®] *E7501 Chipset Memory Controller Hub (MCH) Datasheet* for details on the signals.

Table 30.DDR Channel Signal Groups (Sheet 1 of 2)

Group	Signal
Source Synchronous Signals	DQS_x[17:0] DQ_x[63:0] CB_x[7:0]
Command Clocks	CMDCLK_x[3:0] CMDCLK_x[3:0]#
Source Clocked Signals	MA_X[12] RAS_x# CAS_x# WE_x# BA_x[1:0]



Table 30.DDR Channel Signal Groups (Sheet 2 of 2)

Group	Signal
Source Synchronous Signals	DQS_x[17:0] DQ_x[63:0] CB_x[7:0]
Command Clocks	CMDCLK_x[3:0] CMDCLK_x[3:0]#
Chip Selects	CS_x#[7:0]
Clock Enable	CKE_x
DC Biasing	See Table 38

6.1 DDR Channel Impedance Requirements

Some DDR channel signal groups require different widths depending on the trace impedance needed for that signal. The following sections in this chapter will detail the recommended impedance for each DDR channel signal group. Table 31 indicates the impedances for the trace widths. Figure 34 shows the trace width and spacing for all DDR signals.

Table 31. Trace Width to Impedance Requirements

Trace Width	h Nominal Trace Impedance (Z ₀)				
4 mils	55 Ω ± 10%				
5 mils [†]	50 Ω ± 10%				
6 mils	45 Ω ± 10%				
7.5 mils	40 Ω ± 10%				

† Spacing is 7.5 mils with a differential impedance of 100 $\Omega \pm 10\%$.

int

Figure 34. Trace Width and Spacing for All DDR Signals Except CMDCLK_x[3:0]/ CMDCLK_x[3:0]#



6.2 DIMM Types

To allow flexibility in platform design this design guide supports three different DIMM connector types: vertical, 25-degree and right-angle (see Figure 35). Routing guidelines are provided for each DIMM connector type in the following sections.



Figure 35. DIMM Connector Styles Supported

6.3 **Dual Channel DDR Overview**

In a dual channel DDR configuration, channel A and B are active and operate in lock-step which logically appears to be one 144-bit wide memory bus; however, each channel is separate electrically.

Figure 36 and Figure 37 show both channels being routed to a single bank of DIMMs. The letters 'A' and 'B' in the figures refer to the DIMM channel. The number following 'A' or 'B' refers to the DIMM logical group. The DIMMs are physically interleaved. Intel recommends using this interleaving, starting with Channel B closest to the MCH, for optimal routing.

The platform requires DDR DIMMs to be populated in-order, starting with the DIMMs furthest from the MCH in a 'fill-farthest' approach (see Figure 37). In addition, single rank DIMMs should be populated furthest when a combination of single ranked and double ranked DIMMs are used. This recommendation is based on the signal integrity requirements of the DDR interface. Intel's recommendation is to check for correct DIMM placement during BIOS initialization. Additionally, it is strongly recommended that all designs follow the DIMM ordering, SMBus Addressing, Command Clock routing and Chip Select routing documented in Figure 36 and Figure 37. This addressing must be maintained to be compliant with the reference BIOS code supplied by Intel.

Int

Figure 36. 1-DIMM per Channel Implementation



Figure 37. 2-DIMMs per Channel Implementation



Certain combinations of DIMM types in 3-DIMM and 4-DIMM per channel systems have been found to violate the JEDEC write ring back measurement specification. One-DIMM and 2-DIMM per channel systems do not violate the JEDEC write ring back specification. When combining double-rank DIMMs (x4 or x8) with single-rank DIMMs (x4 or x8), if the first populated slot (closest to the MCH) contains a single-ranked DIMM, the write ringback at that DIMM violates the JEDEC DRAM specification (see Figure 39). To reduce write ring back, populate single-ranked DIMMs furthest from the MCH when a combination of single-ranked and double-ranked DIMMs is used (see Figure 38).

To determine if a registered DDR DIMM is a single-bank DIMM or a double-bank DIMM, contact your local Intel representative for more information.



Figure 38. Example of Proper Single and Dual Rank Mixing



Figure 39. Example of Incorrect Single and Dual Rank Mixing



6.3.1 Dual Channel Source Synchronous Signal Group Routing

The MCH source synchronous signals are divided into groups consisting of data bits (DQ) and check bits (CB). An associated strobe (DQS) exists for each DQ and CB group, as shown in Table 32. The MCH supports both x4 and x8 devices, and the number of signals in each data group depends on the type of devices that are populated. For example, when x4 devices are populated, the 72-bit channel is divided into 18 data groups (16 groups consisting of four data bits each, and two groups consisting of four check bits each). One DQS is associated with each of these groups (18 total). Likewise, when x8 devices are populated, the 72-bit channel is divided into a total of nine data groups. In this case, only nine of the 18 strobes are used.

Data Group	Associated Strobe [†]
DQ_x[7:0]	DQS0, DQS9
DQ_x[15:8]	DQS1, DQS10
DQ_x[23:16]	DQS2, DQS11
DQ_x[31:24]	DQS3, DQS12
DQ_x[39:32]	DQS4, DQS13
DQ_x[47:40]	DQS5, DQS14

Table 32.DQ/CB to DQS Mapping (Sheet 1 of 2)

† In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

Table 32.DQ/CB to DQS Mapping (Sheet 2 of 2)

Data Group	Associated Strobe [†]
DQ_x[55:48]	DQS6, DQS15
DQ_x[63:56]	DQS7, DQS16
CB_x[7:0]	DQS8, DQS17

† In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

Table 33 states the routing requirements for the DQ, DQS and CB signals. All signals in a data group must be length matched to the associated DQSs, as described in Section 12.6, "Length Tuning". Length matching past the last DIMM connector is not critical. Route all data signals and their associated strobes on the same layer. Try to maintain routing the signals on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane. The source synchronous signals require series termination resistors (Rs) placed close to the first DIMM connector, and parallel termination resistors (Rtt) placed after the last DIMM connector. These solutions do not require DQS to CMDCLK pair length matching.

When resistor packs are used for the termination resistors, it is suggested that source synchronous group signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.



Parameter	1-DIMM Solution 0°⁶, 25°⁶, 90°	2-DIMM Solution 25° ⁶	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group ³		DQ[63	8:0], CB[7:0], DQ	S[17:0]		
Topology			Daisy Chain			Figure 40
Reference Plane			Ground			Figure 34
MCH to Rs Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	45 Ω ± 10%	Table 31
Rs to Rtt Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	55 Ω ± 10%	Table 31
MCH to Rs Trace Width	5 mils	5 mils	5 mils	5 mils	6 mils	Figure 34
Rs to Rtt Trace Width	5 mils	5 mils	5 mils	5 mils	4 mils	Figure 34
Nominal Trace Spacing	15 mils ± 1 mil	15 mils ± 1 mil	15 mils ± 1 mil	15 mils ± 1 mil	15 mils ± 1 mil	Figure 34
MCH to DIMM1 Trace Length ⁴	1.8" to 5.5"	1.8" to 4.5"	1.8" to 6.0"	3.5" to 6.3"	6.1" to 6.3"	Figure 40
Rs to DIMM1 Trace Length	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	Figure 40
DIMM to DIMM Trace Length	Not Supported	1.8" to 2.2" ± 50 mil ⁷	1.0" to 1.2" ± 50 mil ⁵	1.0" to 1.2" ± 50 mil ⁵	1.0" to 1.12" ± 50 mil ⁵	Figure 40
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	0.3" to 1.3"	Figure 40
Series Resistor (Rs)	10 Ω ± 2%	10 Ω ± 2%	10 Ω ± 2%	10 Ω ± 2%	Not Applicable ¹	Figure 40
Termination Resistor (Rtt)	$39.2~\Omega\pm1\%$	$39.2~\Omega\pm1\%$	$39.2\Omega\pm1\%$	$39.2~\Omega\pm1\%$	34.8 Ω ± 1%	Figure 40
MCH Breakout Guidelines ⁸	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	DQ to DQS: ± 25 mil ²	DQ to DQS: ± 25 mil ²	DQ to DQS: ± 25 mil ²	DQ to DQS: ± 25 mil ²	DQ to DQS: ± 25 mil ²	Figure 41, Section 12.6

Table 33. Dual Channel Source Synchronous Signal Group Routing Guidelines

NOTES:

1. No Rs is required. Instead, change the impedance at the first DIMM pin.

 The DQS pair in the group must also be tuned to each other with this parameter. The DQ and DQS lines in the same group must be length tuned to all DIMMs. Tune all lengths to the Intel[®] E7501 MCH package trace lengths.

3. Route all data signals and their associated strobes on the same layer from MCH to Rtt.

4. The MCH to DIMM1 trace length is defined as Intel E7501 MCH die pad (PCB trace velocity equivalent, see Section 12.6, "Length Tuning") to DIMM1 pin.

5. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.0" to 1.2".

6. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.

7. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.8" to 2.2".

Figure 40. Dual Channel Source Synchronous Topology DIMM Solution



Figure 41. Trace Length Matching Requirements for Source Synchronous Routing



5. Rs only applies to the first DIMM in each channel.



6.3.2 Dual Channel Command Clock Routing

Only one differential clock pair is routed to each DIMM connector because the MCH only supports registered DDR DIMMs. All CMDCLK/CMDCLK# termination is on the DIMM modules. Route each clock and its compliment adjacent to each other. The two complimentary signals (e.g., CMDCLK_x0 and CMDCLK_x0#) must be length matched to each other within ± 2 mils (see Figure 42) and must be routed on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane.

Table 34. Dual Channel Command Clock Pair Routing Guidelines

Parameter	1-DIMM Solution ¹ 0°, 25°, 90°	2-DIMM Solution 25° ¹	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group		(CMDCLK CMDCL	K#		
Topology			Point-to-point			Figure 42
Reference Plane			Ground			Figure 43
Differential Trace Impedance (Zo)	100 Ω ± 10%	100 Ω ± 10%	100 Ω ± 10%	100 Ω ± 10%	100 Ω ± 10%	Figure 43
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 43
Differential Trace Spacing	7.5 mils	7.5 mils	7.5 mils	7.5 mils	7.5 mils	Figure 43
Group Trace Spacing	20 mils	20 mils	20 mils	20 mils	20 mils	Figure 43
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	4.0" ± 250 mils	7.50" ± 100 mils	Figure 42
MCH to DIMM2 Trace Length	Not Supported	4.0" to 6.0"	4.0" to 6.0"	6.0" ± 250 mils	8.00" ± 100 mils	Figure 42
MCH to DIMM3 Trace Length	Not Supported	Not Supported	Not Supported	8.0" ± 250 mils	8.75" ± 100 mils	Figure 42
MCH to DIMM4 Trace Length	Not Supported	Not Supported	Not Supported	Not Supported	10.75" ± 100 mils	Figure 42
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	Figure 42

NOTES:

1. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.

Figure 42. **Dual Channel 2-DIMM Command Clock Topology**



NOTES:

1. CMDCLK/CMDCLK# must be matched to within ± 2 mils using package trace length compensation.

2. Unused CMDCLK_x/CMDCLK_x# pairs are no connects.

3. Indicated lengths measured from the MCH component die pad to the DIMM connector pin.

6.3.3 **Dual Channel Source Clocked Signal Group Routing**

The MCH drives the command clock signals and the source-clocked signals together. That is, the MCH drives the command clock in the center of the valid window, and the source-clocked signals propagate with the command clock signal. Therefore, the critical timing is the difference between the command clock flight time and the source clocked signal flight time. The absolute flight time is not as critical.

When resistor packs are used for the termination resistors, it is suggested that source synchronous signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.

Table 35. **Dual Channel Source Clocked Signal Group Routing Guidelines**

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group ¹		RAS#, CAS	S#, WE#, MA[12:0	0], BA[1:0]		
Topology			Daisy Chain			Figure 43
Reference Plane			Ground			Figure 34
Trace Impedance (Z ₀)	50 Ω ± 10%	$50 \ \Omega \pm 10\%$	50 Ω ± 10%	$50 \ \Omega \pm 10\%$	$50 \ \Omega \pm 10\%$	Table 31
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 5.5"	1.8" to 5.5"	1.8" to 5.5"	2.0" to 6.0"	2.0" to 6.0"	Figure 43
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	1.0" to 1.2"	1.0" to 1.2"	Figure 43
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	0.3" to 1.3"	Figure 43
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	34.8 Ω ± 1%	Figure 43
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

NOTES:

1. No length tuning required.



DDR VTERM (1.25V) Rtt RAS#, CAS#, WE# Channel A MA[12:0], BA[1:0] Rtt MCH Rtt RAS#, CAS#, WE# $\wedge \wedge$ Channel B Rti MA[12:0], BA[1:0] DIMM to DIMM MCH to DIMM1 DIMM t DIMM to Rtt ▶◄ DIMM DIMM DIMMs NOTE: Indicated lengths measure from the MCH component die pad to the DIMM connector pin.

Figure 43. Dual Channel Source Clocked Signal Topology

6.3.4 Dual Channel Chip Select Routing

The MCH provides eight chip select signals. Two chip selects must be routed to each DIMM (one for each side).

Table 36.Dual Channel Chip Select Routing Guidelines (Sheet 1 of 2)

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group			CS[7:0]# ¹			
Topology			Point to Point			Figure 44
Reference Plane			Ground			Figure 34
Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	Table 31
Nominal Trace Width	5 mils	5 mils	5 mils	5 mils	5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	4.0" ± 875 mils	7.50" ± 875 mils	Figure 44
MCH to DIMM2 Trace Length	Not Applicable	4.0" to 6.0"	4.0" to 6.0"	6.0" ± 875 mils	8.00" ± 875 mils	Figure 44
MCH to DIMM3 Trace Length	Not Applicable	Not Applicable	Not Applicable	8.0" ± 875 mils	8.75" ± 875 mils	Figure 44
MCH to DIMM4 Trace Length	Not Applicable	Not Applicable	Not Applicable	Not Applicable	10.75" ± 875 mils	Figure 44

NOTES:

1. Chip selects for each DIMM must be length matched to the corresponding clock within ± 875 mils and require parallel termination resistors (Rtt) to DDR VTERM.



Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group			CS[7:0]# ¹			
Trace Length - DIMM to Rtt	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	0.1" to 1.5"	Figure 44
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	34.8 Ω ± 1%	Figure 44
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

NOTES:

1. Chip selects for each DIMM must be length matched to the corresponding clock within ± 875 mils and require parallel termination resistors (Rtt) to DDR VTERM.

2. Breakout distance is measured from outer ball array.

Figure 44. Dual Channel Chip Select Topology



6.3.5 Dual Channel Clock Enable Routing

The MCH provides a single clock enable (CKE) signal. This signal is used during initialization to indicate that valid power and clocks are being applied to the DIMMs. Because the CKE signal has higher loading, it requires a lower impedance. The recommended impedance for the CKE signal is 40 Ω . This may be achieved using a 7.5-mils wide trace on the recommended stack-up (refer to Table 31). It is acceptable to route the CKE signal 5-mils wide and 5-mils spacing when breaking out of the MCH. However, the trace must be widened to 7.5-mils before widening the spacing to 15-mils. The CKE signal requires a parallel termination resistor (Rtt) to DDR VTERM placed as close to the last DIMM connector as possible.

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	3-DIMM Solution 90°	4-DIMM Solution 90°	Reference
Signal Group			CKE			
Topology		Da	isy Chain with St	ubs		Figure 45
Reference Plane			Ground			Figure 34
Trace Impedance (Z ₀)	40 Ω ± 10%	$40 \ \Omega \pm 10\%$	40 Ω ± 10%	40 Ω ± 10%	40 Ω ± 10%	Table 31
Nominal Trace Width	7.5 mils	7.5 mils	7.5 mils	7.5 mils	7.5 mils	Figure 34
Nominal Trace Spacing	15 mils	15 mils	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	Figure 45
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	0.8" to 1.2"	0.8" to 1.2"	Figure 45
CKE_x Stub Trace Length	< 300 mils	< 300 mils	< 300 mils	< 300 mils	< 300 mils	Figure 45
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	< 0.8"	< 0.8"	Figure 45
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	34.8 Ω ± 1%	Figure 45
MCH Breakout Guidelines [†]	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CKE to CMDCLK/ CMDCLK#: ± 1 inches	CMDCLK to CMDCLK#: ± 2 mils	Figure 45			

Table 37. Dual Channel Clock Enable Routing Guidelines

† Breakout distance is measured from outer ball array.

Figure 45. Dual Channel CKE Topology



6.3.6 Dual Channel DC Biasing Signals

The DC Biasing signals are DDR signals which are not channel configuration specific. The following sections describe the DC Biasing signals.



6.3.6.1 Dual Channel Receive Enable Signal (RCVEN#)

The Intel[®] E7501 MCH requires a pull-up resistor (Rtt) to DDR VTERM on RCVEN. Table 38 lists the guidelines. Figure 46 summarizes these options.

Table 38. Receive Enable Routing Guidelines

Parameter	Intel [®] E7501 MCH
Signal Group	Receive Enable
Topology	Pull-up
Trace Impedance (Zo)	$50 \ \Omega \pm 10\%$
Nominal Trace Width	5 mils
Nominal Trace Spacing	15 mils
Trace Length - MCH RCVENIN to Rtt	No Requirement
Termination Resistor (Rtt)	49.9 Ω ± 1%
Total Length	No Requirement

Figure 46. Dual Channel Receive Enable Signal Routing Guidelines



6.3.6.2 Dual Channel DDRCOMP

The MCH uses DDRCOMP_x to calibrate the DDR channel buffers. This is periodically done by sampling the DDRCOMP pin on the MCH. The Intel[®] E7501 MCH calibrates using a 24.9 $\Omega \pm 1\%$ pull-down to ground. This may be implemented by routing a 15 mils wide trace to a resistive network as depicted in Figure 47. Place a decoupling capacitor between the pull-down and any other terminations.

Table 39. DDRCOMP Routing Guidelines

Parameter	Intel [®] E7501 MCH
Тороlоду	pull-down
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Rtt	< 1.0"
Termination Resistor (Rtt)	24.9 Ω ± 1%
Termination Voltage	Ground

Figure 47. Dual Channel DDRCOMP Resistive Compensation



6.3.6.2.1 DDRCOMP Tuning

It may be necessary to tune the DDR memory bus for optimum signal integrity based on your platform characteristics. If the signal quality of the memory bus needs to be tuned, then it is recommended that the DDRCOMP_x resistor value be adjusted to achieve optimum signal quality. The 24.9 ohms resistor is used as a starting point and may or may not need to be adjusted depending on your board characteristics.

6.3.6.3 Dual Channel DDRVREF and ODTCOMP

The DDR system memory reference voltage (VREF) is used by the DRAM devices and the MCH to determine the logic level being driven on the data, command, and control signals. VREF of the receiving device must track changes in VTERM to maximize DDR interface margin. However, VTERM and VREF **cannot** be the same power plane due to the sensitivity of the DRAM VREF buffers to the termination plane noise. When a voltage regulator is used, it must reference VTERM (see Figure 48). When a local resistor divider is used, VREF and VTERM must have a common source voltage between them (i.e., both VREF and V_{TT} are derived from the same voltage plane). Use equal value 1% resistors to derive DDR VREF (see Figure 49). Decouple VREF locally at the divider and DIMMs/MCH using one 0.1 μ F capacitor per VREF pin.

Figure 48. DDR VREF Voltage Regulator





Figure 49. DDR VREF Voltage Divider



Note: Use equal resistor values for the DDR VREF supply.

The Intel[®] E7501 MCH includes active read-cycle termination for all source synchronous signals (DQ and DQS signals). This On-Die-Termination Compensation (ODTCOMP) serves to control signal swing at the MCH receiver during read-cycles. It does not function during write-cycles. The ODTCOMP circuit has the effect of a weak pull-up of 200 $\Omega \pm 15\%$ to VTT. The value of termination is not adjustable. The ODTCOMP reduces ringbacks and overshoots, and in some cases may help reduce the need for series termination.

The Intel E7501 MCH has four DDRVREFs per channel (eight total). Route DDRVREF and ODTCOMP traces 5 mils wide. The ODTCOMP signal needs a 402 Ω pull-down resistor. (See Figure 50.).

Figure 50. Dual Channel Routing DDRVREF and ODTCOMP





6.3.6.4 Dual Channel DDRCVO

The MCH uses a compensation signal to adjust buffer characteristics and output voltage swing over temperature, process, and voltage skew. Calibration is done periodically by sampling the DDRCVO_x pins on the MCH. Place the voltage divider network (see Figure 51) within one inch of the MCH.

Table 40. DDRCVO Routing Guidelines

Parameter	Intel [®] E7501 MCH
Topology	Resistor Divider
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Divider	< 1.0"

Figure 51. Dual Channel DDRCVO Routing Guidelines



6.3.7 Dual Channel DDR Signal Termination and Decoupling

Place a 1.25 V termination plane on the top layer, just beyond (within 0.5 inch) the DIMM connector furthest from the MCH on each channel, as shown in Figure 52. The VTERM island must be at least 50-mils wide. Use this termination plane to terminate all DIMM signals, using one Rtt resistor per signal. Termination may be done with individual resistors or Rpack. Decouple the VTERM plane using one 0.1 μ F decoupling capacitor per two termination resistors. Each decoupling capacitor must have at least two vias between the top layer ground fill and the internal ground plane. In addition place one 100 μ F Tantalum capacitor on each end of the termination island for bulk decoupling. Refer to Figure 52.



Figure 52. DDR VTerm Plane



6.3.8 2.5 Volt Decoupling Requirements

Decouple the DIMM connectors as shown in Figure 53 or Figure 54. Place six ceramic 0.1 μ F (0603) capacitors between each pair of DIMM connectors. Place two Tantalum 100 μ F capacitors around each DIMM connector and two additional Tantalum 100 μ F capacitors per channel, keeping them within 0.5 inch of the DIMM connectors. Figure 53 depicts a 1-DIMM per channel decoupling scheme and Figure 54 depicts a 2-DIMM per channel decoupling scheme. When more DIMMs per channel may be used, continue the decoupling scheme for each additional DIMM connector.



Figure 53. 1-DIMM Per Channel Decoupling



inte

Figure 54. 2-DIMMs Per Channel Decoupling





6.4 Single Channel DDR Overview

In a single channel DDR configuration, channel A is the only channel that is active. Figure 55 and Figure 56 show channel A being routed to a single bank of DIMMs. The letter 'A' in the DIMM figure refers to the DIMM channel. The number following 'A' refers to the DIMM logical group.

The platform requires DDR DIMMs to be populated in-order, starting with the DIMM furthest from the MCH in a 'fill-farthest' approach (see Figure 55 and Figure 56). In addition, single rank DIMMs should be populated furthest when a combination of single ranked and double ranked DIMMs are used. This recommendation is based on the signal integrity requirements of the DDR interface. Intel recommends checking for correct DIMM placement during BIOS initialization. Additionally, it is strongly recommended that all designs follow the DIMM ordering, SMBus Addressing, Command Clock routing and Chip Select routing documented in Figure 55 and Figure 56. This addressing must be maintained to be compliant with the reference BIOS code supplied by Intel.

Single Channel routing guidelines listed in the following sections are described for one or two DIMMs. When single channel three or four DIMMs guidelines are needed, follow the dual channel guidelines for three or four DIMMs listed in Section 6.3, "Dual Channel DDR Overview".

Figure 55. Single Channel 2-DIMM Implementation







Certain combinations of DIMM types in 3-DIMM and 4-DIMM per channel systems have been found to violate the JEDEC write ring back measurement specification. 1-DIMM and 2-DIMM per channel systems do not violate the JEDEC write ring back specification. When combining double-rank DIMMs (x4 or x8) with single-rank DIMMs (x4 or x8), if the first populated slot (closest to the MCH) contains a single-ranked DIMM, the write ringback at that DIMM violates the JEDEC DRAM specification (see Figure 58). To reduce write ring back, populate single-ranked DIMMs furthest from the MCH when a combination of single-ranked and double-ranked DIMMs is used (see Figure 57).

To determine if a registered DDR DIMM is a single-bank DIMM or a double-bank DIMM, refer to *Distinguishing Between Single-Rank and Double-Rank Registered DDR DIMM Modules Application Note (AP-727)* or contact your Intel representative for more information.

Figure 57. Example of Proper Single Channel Rank Mixing





Figure 58. Example of Incorrect Single Channel Rank Mixing



6.4.1 Unused Channel Termination

Channel B is not used in a single channel configuration. Therefore, Channel B's associated signals should terminated as described in Table 41.

Table 41. Channel B Signal Terminations

Signal Name	ignal Name Single Channel PCB Recommended Connection		
Bidirectional Signal Group			
CB_B[7:0]	47 Ω +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.		
DQ_B[63:0]	47 Ω +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.		
DQS_B[17:0]	47 Ω +- 1% pullup to DDR Vterm (1.25 V). See Section 6.4.2.		
RCVENOUT_B#	47 Ω pullup to DDR Vterm (1.25 V). See Section 6.4.7.1.		
Output Signal Group			
CMDCLK_B[3:0] CMDCLK_B[3:0]#	No connect or connect each associated CMDCLK_Bx to CMDCLK_Bx# through a 120 Ω resistor.		
MA_B[12:0] BA_B[1:0] RAS_B# CAS_B# WE_B# CS_B[7:0]# CKE_B[1:0]	No connect.		
Input Signal Group			
DDRCOMP_B	24.9 Ω +-1% pull-down to Ground. See Section 6.4.7.2.		
DRCVO_B	Connect to resistor divider network. See Section 6.4.7.4.		
DDRVREF_B[3:0]	Connect to DDR VREF (1.25 V). See Section 6.4.7.3.		

6.4.2 Single Channel Source Synchronous Signal Group Routing

The MCH source synchronous signals are divided into groups consisting of data bits (DQ) and check bits (CB). An associated strobe (DQS) exists for each DQ and CB group, as shown in Table 42. The MCH supports both x4 and x8 devices, and the number of signals in each data group depends on the type of devices that are populated. For example, when x4 devices are populated, the 72-bit channel is divided into 18 data groups (16 groups consisting of four data bits each, and two groups consisting of four check bits each). One DQS is associated with each of these groups (18 total). Likewise, when x8 devices are populated, the 72-bit channel is divided into a total of nine data groups. In this case, only nine of the 18 strobes are used.

Data Group	Associated Strobe [†]
DQ_x[7:0]	DQS0, DQS9
DQ_x[15:8]	DQS1, DQS10
DQ_x[23:16]	DQS2, DQS11
DQ_x[31:24]	DQS3, DQS12
DQ_x[39:32]	DQS4, DQS13
DQ_x[47:40]	DQS5, DQS14
DQ_x[55:48]	DQS6, DQS15
DQ_x[63:56]	DQS7, DQS16
CB_x[7:0]	DQS8, DQS17

Table 42.Single Channel DQ/CB to DQS Mapping

† In x4 configurations, the high DQS is associated with the high nibble and the low DQS is associated with the low nibble. In x8 configurations, only the low DQS is used.

Table 43 states the routing requirements for the DQ, DQS and CB signals. All signals in a data group must be length matched to the associated DQSs, as described in Section 12.6, "Length Tuning". Length matching past the last DIMM connector is not critical. Route all data signals and their associated strobes on the same layer. Try to maintain routing the signals on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane. The source synchronous signals require series termination resistors (Rs) placed close to the first DIMM connector, and parallel termination resistors (Rtt) placed after the last DIMM connector. These solutions do not require DQS to CMDCLK pair length matching.

When resistor packs are used for the termination resistors, it is suggested that source synchronous group signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.



Table 43. Single Channel Source Synchronous Signal Group Routing Guidelines

Parameter	1-DIMM Solution 0° ⁶ , 25° ⁶ , 90°	2-DIMM Solution 25° ⁶	2-DIMM Solution 90°	Reference
Signal Group ³	D	Q[63:0], CB[7:0], DQS[1	7:0]	
Topology		Daisy Chain		Figure 59
Reference Plane		Ground		Figure 59
MCH to Rs Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	Table 42
Rs to Rtt Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	Table 42
MCH to Rs Trace Width	5 mils	5 mils	5 mils	Figure 59
Rs to Rtt Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils ± 1 mil	15 mils ± 1 mil	15 mils ± 1 mil	Figure 59
MCH to DIMM1 Trace Length ⁴	1.8" to 5.5"	1-8" to 4.5"	1-8" to 6.0"	Figure 59
Rs to DIMM1 Trace Length	0.1" to 0.8"	0.1" to 0.8"	0.1" to 0.8"	Figure 59
DIMM to DIMM Trace Length	Not Supported	1.8" to 2.2" ± 50 mils ⁷	1.0" to 1.2"± 50 mils ⁵	Figure 59
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 59
Series Resistor (Rs)	10 Ω ± 2%	10 Ω ± 2%	10 Ω ± 2%	Figure 59
Termination Resistor (Rtt)	$39.2~\Omega\pm1\%$	$39.2~\Omega\pm1\%$	$39.2~\Omega\pm1\%$	Figure 59
MCH Breakout Guidelines ⁸	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	DQ to DQS: $\pm 25 \text{ mil}^2$	DQ to DQS: $\pm 25 \text{ mil}^2$	DQ to DQS: $\pm 25 \text{ mil}^2$	Figure 60, Section 12.6

NOTES:

1. No Rs is required. Instead, change the impedance at the first DIMM pin.

2. The DQS pair in the group must also be tuned to each other with this parameter. The DQ and DQS lines in the same group must be length tuned to all DIMMs. Tune all lengths to the Intel[®] E7501 MCH package trace lengths.

3. Route all data signals and their associated strobes on the same layer from MCH to Rtt.

4. The MCH to DIMM1 trace length is defined as Intel E7501 MCH die pad (PCB trace velocity equivalent, see Section 12.6, "Length Tuning") to DIMM1 pin.

5. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.0" to 1.2".

6. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.

7. Within the same group, this length range should not vary by more than 50 mils. However, the length may be anywhere from 1.8" to 2.2".

Int

Figure 59. Single Channel Source Synchronous Topology DIMM Solution



Figure 60. Trace Length Matching Requirements for Single Channel Source Synchronous Routing



NOTES:

- 1. The DIMM displayed represents any DIMM. The two strobes must be within the same tolerance.
- 2. All DIMMs must be length matched to the MCH within the specified tolerance. The recommended method to do this is to length match the DIMM to DIMM signals, then length match the MCH to the first DIMM within the specified tolerance.
- 3. There are eight Data lines (DQ) per group. For simplicity, only the longest and the shortest are represented here.
- Indicated lengths measure from the MCH die pad to the DIMM connector pin (including the series resistor). Section 12.6, "Length Tuning" describes how to calculate the correct tuned lengths.
- 5. Rs only applies to the first DIMM in each channel.



6.4.3 Single Channel Command Clock Routing

Only one differential clock pair is routed to each DIMM connector because the MCH only supports registered DDR DIMMs. All CMDCLK/CMDCLK# termination is on the DIMM modules. Route each clock and its compliment adjacent to each other. The two complimentary signals (e.g., CMDCLK_x0 and CMDCLK_x0#) must be length matched to each other within ± 2 mils and must be routed on the same layer. When a layer transition must occur, minimize the discontinuity in the ground reference plane.

Table 44. Single Channel Command Clock Pair Routing Guidelines

Parameter	1-DIMM Solution ¹ 0°, 25°, 90°	2-DIMM Solution 25° ¹	2-DIMM Solution 90°	Reference
Signal Group		CMDCLK, CMDCLK#		
Topology		Point to point		Figure 61
Reference Plane		Ground		Figure 63
Differential Trace Impedance (Z ₀)	100 Ω ± 10%	100 Ω ± 10%	100 Ω ± 10%	Figure 63
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 63
Differential Trace Spacing	7.5 mils	7.5 mils	7.5 mils	Figure 63
Group Trace Spacing	20 mils	20 mils	20 mils	Figure 63
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	Figure 61
MCH to DIMM2 Trace Length	Not Supported	4.0" to 6.0"	4.0" to 6.0"	Figure 61
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	Figure 61

NOTE:

1. Ensure angled DIMM connector pin length differences are accounted for when tuning lengths.

2. Breakout distance is measured from outer ball array.

Figure 61. Single Channel 2-DIMM Command Clock Topology



- 2. Unused CMDCLK_x/CMDCLK_x# pairs are no connects.
- 3. Indicated lengths measured from the MCH component die pad to the DIMM connector pin.

6.4.4 Single Channel Source Clocked Signal Group Routing

The MCH drives the command clock signals and the source-clocked signals together. That is, the MCH drives the command clock in the center of the valid window, and the source-clocked signals propagate with the command clock signal. Therefore, the critical timing is the difference between the command clock flight time and the source clocked signal flight time. The absolute flight time is not as critical.

When resistor packs are used for the termination resistors, it is suggested that source synchronous signals not be mixed with Source Clocked, Chip Select, or Clock Enable signals within the same resistor pack for validation purposes.

Table 45. Single Channel Source Clocked Signal Group Routing Guidelines

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group	RAS#, C	AS#, WE#, MA[12:0]	, BA[1:0]	
Topology		Daisy Chain		Figure 62
Reference Plane		Ground		Figure 59
Trace Impedance (Z ₀)	50 Ω ± 10%	50 Ω ± 10%	50 Ω ± 10%	Table 42
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils	15 mils	Figure 34
MCH to DIMM1 Trace Length	1.8" to 5.5"	1.8" to 5.5"	1.8" to 5.5"	Figure 62
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	Figure 62
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 62
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	Figure 62
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

NOTES:

1. No length tuning required.

2. Breakout distance is measured from outer ball array.

Figure 62. Single Channel Source Clocked Signal Topology





6.4.5 Single Channel Chip Select Routing

The MCH provides eight chip select signals. Two chip selects must be routed to each DIMM (one for each side).

Table 46. Single Channel Chip Select Routing Guidelines

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group		CS[7:0]#		
Topology		Point to Point		Figure 63
Reference Plane		Ground		Figure 59
Trace Impedance (Z ₀)	50 Ω ± 10%	$50 \Omega \pm 10\%$	50 Ω ± 10%	Table 42
Nominal Trace Width	5 mils	5 mils	5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils	15 mils	Figure 59
MCH to DIMM1 Trace Length	3.0" to 4.0"	3.0" to 4.0"	3.0" to 4.0"	Figure 63
MCH to DIMM2 Trace Length	Not Applicable	4.0 to 6.0"	4.0 to 6.0"	Figure 63
Trace Length - DIMM to Rtt	0.3" to 1.5"	0.3" to 1.5"	0.3" to 1.5"	Figure 63
Termination Resistor (Rtt)	39.2 Ω ± 1%	39.2 Ω ± 1%	39.2 Ω ± 1%	Figure 63
MCH Breakout Guidelines ²	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	

NOTES:

1. Chip selects for each DIMM must be length matched to the corresponding clock within ± 875 mils and require parallel termination resistors (Rtt) to DDR VTERM.

2. Breakout distance is measured from outer ball array.

Figure 63. Single Channel Chip Select Topology



6.4.6 Single Channel Clock Enable Routing

The MCH provides a single clock enable (CKE) signal. This signal is used during initialization to indicate that valid power and clocks are being applied to the DIMMs. Because the CKE signal has higher loading, it requires a lower impedance. The recommended impedance for the CKE signal is 40 Ω . This may be achieved using a 7.5-mils wide trace on the recommended stack-up (refer to Table 31). It is acceptable to route the CKE signal 5-mils wide with 5-mils spacing when breaking out of the MCH. However, the trace must be widened to 7.5 mils before widening the spacing to 15-mils. The CKE signal requires a parallel termination resistor (Rtt) to DDR VTERM placed as close to the last DIMM connector as possible.

Table 47. Single Channel Clock Enable Routing Guidelines

Parameter	1-DIMM Solution 0°, 25°, 90°	2-DIMM Solution 25°	2-DIMM Solution 90°	Reference
Signal Group		CKE		
Тороlоду	C	Daisy Chain with Stub	s	Figure 64
Reference Plane		Ground		Figure 59
Trace Impedance (Z ₀)	40 Ω ± 10%	$40 \Omega \pm 10\%$	$40 \ \Omega \pm 10\%$	Table 42
Nominal Trace Width	7.5 mils	7.5 mils	7.5 mils	Figure 59
Nominal Trace Spacing	15 mils	15 mils	15 mils	Figure 59
MCH to DIMM1 Trace Length	1.8" to 6.0"	1.8" to 6.0"	1.8" to 6.0"	Figure 64
DIMM to DIMM Trace Length	Not Applicable	1.8" to 2.2"	1.0" to 1.2"	Figure 64
CKE_x Stub Trace Length	< 300 mils	< 300 mils	< 300 mils	Figure 64
DIMM to Rtt Trace Length	< 0.8"	< 0.8"	< 0.8"	Figure 64
MCH Breakout Guidelines [†]	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	5/5 (1:1), < 500 mils	
Length Tuning Requirements	CKE to CMDCLK/ CMDCLK#: ± 1 inches	CMDCLK to CMDCLK#: ± 2 mils	CMDCLK to CMDCLK#: ± 2 mils	Figure 64

† Breakout distance is measured from outer ball array.

Figure 64. Single Channel CKE Topology





6.4.7 Single Channel DC Biasing Signals

The DC Biasing signals are DDR signals which are not channel configuration specific. The following sections describe the DC Biasing signals.

6.4.7.1 Single Channel Receive Enable Signal (RCVEN#)

The Intel[®] E7501 MCH requires a pull-up resistor (Rtt) to DDR VTERM on RCVEN. Table 48 lists the guidelines. Figure 65 summarizes these options.

Table 48. Single Channel Receive Enable Routing Guidelines

Parameter	Intel [®] E7501 MCH
Signal Group	Receive Enable
Тороюду	Pull-up
Trace Impedance (Z ₀)	50 Ω ± 10%
Nominal Trace Width	5 mils
Nominal Trace Spacing	15 mils
Trace Length - MCH RCVENIN to Rtt	No Requirement
Termination Resistor (Rtt)	49.9 Ω ± 1%
Total Length	No Requirement

Figure 65. Single Channel Receive Enable Signal Routing Guidelines



6.4.7.2 Single Channel DDRCOMP

The MCH uses DDRCOMP_A to calibrate the DDR channel buffers. This is periodically done by sampling the DDRCOMP pin on the MCH. The Intel[®] E7501 MCH calibrates using a 24.9 $\Omega \pm 1\%$ pull-down to ground. This may be implemented by routing a 15 mils wide trace to a resistive network as depicted in Figure 66. Place a decoupling capacitor between the pull-down and any other terminations.

Table 49. DDRCOMP Routing Guidelines

Parameter	Intel [®] E7501 MCH
Topology	pull-down
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Rtt	< 1.0"
Termination Resistor (Rtt)	24.9 Ω ± 1%
Termination Voltage	Ground

Figure 66. Single Channel DDRCOMP Resistive Compensation



6.4.7.2.1 DDRCOMP Tuning

It may be necessary to tune the DDR memory bus for optimum signal integrity based on your platform characteristics. If the signal quality of the memory bus needs to be tuned, then it is recommended that the DDRCOMP_A resistor value be adjusted to achieve optimum signal quality. The 24.9 Ω resistor is used as a starting point and may or may not need to be adjusted depending on your board characteristics.

6.4.7.3 Single Channel DDRVREF and ODTCOMP

The DDR system memory reference voltage (VREF) is used by the DRAM devices and the MCH to determine the logic level being driven on the data, command, and control signals. VREF of the receiving device must track changes in VTERM to maximize DDR interface margin. However, VTERM and VREF *cannot* be the same power plane due to the sensitivity of the DRAM VREF buffers to the termination plane noise. When a voltage regulator is used, it must reference VTERM (see Figure 67). When a local resistor divider is used, VREF and VTERM must have a common source voltage between them (i.e., both VREF and V_{TT} are derived from the same voltage plane). Use equal value 1% resistors to derive DDR VREF (see Figure 68). Decouple VREF locally at the divider and DIMMs/MCH using one 0.1 μ F capacitor per VREF pin.



Figure 67. DDR VREF Voltage Regulator



Figure 68. DDR VREF Voltage Divider



Note: Use equal resistor values for the DDR VREF supply.

The Intel[®] E7501 MCH includes active Read-cycle termination for all Source Synchronous signals (DQ and DQS signals). This On-Die-Termination Compensation (ODT) serves to control signal swing at the MCH receiver during Read-cycles. It does not function during Write-cycles. The ODTCOMP circuit has the effect of a weak pull-up of 200 $\Omega \pm 15\%$ to VTT. The value of termination is not adjustable. The ODTCOMP reduces ringbacks and overshoots, and in some cases may help reduce the need for series termination.

The MCH only has four VREFs per channel (eight total). Route DDRVREF and ODTCOMP traces 5-mils wide. The ODTCOMP pin is grounded through a 402 Ω pull-down resistor (see Figure 69).

int

Figure 69. Routing Single Channel DDRVREF and ODTCOMP



6.4.7.4 Single Channel DDRCVO

The MCH uses a compensation signal to adjust buffer characteristics and output voltage swing over temperature, process, and voltage skew. Calibration is done periodically by sampling the DDRCVO_A pins on the MCH. Place the voltage divider network (see Figure 70) within one inch of the MCH.

Table 50.DDRCVO Routing Guidelines

Parameter	Intel [®] E7501 MCH
Topology	Resistor Divider
Nominal Trace Width	15 mils
Nominal Trace Spacing	20 mils
Trace Length - MCH to Divider	< 1.0"



Figure 70. Single Channel DDRCVO Single Channel Routing Guidelines

6.4.8 Single Channel DDR Signal Termination and Decoupling

Place a 1.25 V termination plane on the top layer, just beyond (within 0.5 inch) the DIMM connector furthest from the MCH on each channel, as shown in Figure 71. The VTERM island must be at least 50-mils wide. Use this termination plane to terminate all DIMM signals, using one Rtt resistor per signal. Termination may be done with individual resistors or Rpack. Decouple the VTERM plane using one 0.1 μ F decoupling capacitor per two termination resistors. Each decoupling capacitor must have at least two vias between the top layer ground fill and the internal ground plane. In addition, place one 100 μ F Tantalum capacitor on each end of the termination island for bulk decoupling. Refer to Figure 71.






6.4.9 2.5 V Decoupling Requirements

Decouple the DIMM connectors as shown in Figure 72 or Figure 73. Place six ceramic 0.1 μ F (0603) capacitors between each pair of DIMM connectors. Place two Tantalum 100 μ F capacitors around each DIMM connector and two additional Tantalum 100 μ F capacitors per channel, keeping them within 0.5 inch of the DIMM connectors. Figure 72 depicts a single Channel 2-DIMM decoupling scheme and Figure 73 depicts a single channel 4-DIMM decoupling scheme.



Figure 72. Single Channel 2-DIMM Decoupling



inte

Figure 73. Single Channel 4-DIMM Decoupling







Hub Interface

Signal Naming Convention 7.1

Figure 74 has the Hub Interface 2.0 and Hub Interface 1.5 signal naming convention for each component. This figure is intended to give a quick naming cross reference to designers. The specific guidelines and implementation on these signals are given in the following sections.

Throughout the document, the 'x' part of the MCH signal has been dropped for simplicity. Note:

Figure 74. Signal Naming Convention on Both Sides of the Hub Interfaces



NOTES:

1. These signals have individual resistor dividers. For specific values, refer to Figure 78 and Figure 81.

- 2. These signals have individual pull-up resistors. For specific values, refer to Figure 79 and Figure 82.
- 3. Signal names for HI2.0 on the MCH: x = Hub Interface B, C, or D.



7.2 Hub Interface 2.0 Implementation

The MCH and Intel[®] P64H2 ballout assignments are optimized to simplify the Hub Interface routing between these devices. To allow for greater flexibility in design, a connector may be placed on the interface to access a Hub Interface 2.0 (HI2.0) agent that resides on an adapter card. The typical card implementation uses an extension to the 3.3 V PCI-64 connector that provides an additional 70 pins for HI2.0. Power, JTAG and SMBus signals are taken from the PCI portion of the connector. The remaining PCI signals are unused. This approach provides the flexibility to allow either a PCI/PCI-X card or a HI2.0 card to be populated in the slot.

For the 16-bit Hub Interface, HI[7:0] and HI[20] are associated with PSTRBF and PSTRBS, and HI[15:8] and HI[21] are associated with PUSTRBF and PUSTRBS. HI[18:16] are common clock signals; they are sampled using CLK66. The three Hub Interfaces on the MCH are functionally and electrically identical. Therefore, these guidelines apply to all three Hub Interfaces.

Table 51. Hub Interface 2.0 Signal/Strobe Association

Data Group	Associated Strobes
HI[7:0]	PSTRBF
HI[20]	PSTRBS
HI[15:8]	PUSTRBF
HI[21]	PUSTRBS

7.2.1 Hub Interface 2.0 High-Speed Routing Guidelines

This section documents the routing guidelines for the Hub Interface 2.0. The Hub Interface 2.0 signal groups are listed in Table 52. The general routing guidelines for the Hub Interface 2.0 signals are given in Table 53.

Table 52.Hub Interface 2.0 Signal Groups

Group	Signal		
Group	Intel [®] E7501 MCH	Intel [®] P64H2	
Common Clock Signals	HI[18:16]_x	HI[18:16]	
Source Synchronous Signals	HI[21:20]_x, HI[15:0]_x, PSTRBF, PSTRBS, PUSTRBF, PUSTRBS	HI[21:20],HI[15:0], PSTRBF, PSTRBS, PUSTRBF, PUSTRBS	
Miscellaneous Signals	HIRCOMP_X, HISWNG_X, HIVREF_X	HI_RCOMP, HI_VSWING, HI_VREF	

NOTE: x = B, C, or D

Table 53.Hub Interface 2.0 Routing Parameters

System Type	Trace Length Min-Max (For HI2.0 Device Down)	Trace Length Min-Max (For HI2.0 Card Solution)	Trace Z ₀	Trace Width/Spacing	Breakout Width/Spacing
400 MHz	3" – 20"	3" – 14"	50 Ω ± 10%	5/15 mils (1:3)	5/5 mils (1:1) (max dist = 0.5")

intel®

The Hub Interface signals must be routed directly from the MCH to Intel[®] P64H2 with all signals referenced to ground. Maintain a consistent ground reference plane at all times. In addition, route all signals within a data group (consisting of nine bits of data and a pair of strobes) on the same layer and reference them to the same ground plane. Keep layer transitions to a minimum. When a layer change is required, use only two vias per net and keep all signals within a data group on the same layer.

Route the Hub Interface 2.0 data signal traces 5 mils wide using the recommended stack-up. There must be 15-mils spacing between data signal traces 5/15 (1:3). Each strobe signal must have a minimum of 35 mils of spacing from any adjacent signals to minimize effects that cause signal degradation. To break out of the MCH and Intel P64H2 package, the Hub Interface data signals may be routed 5/5 (1:1). The signals must separate to 5/15 (or strobes to 5/35) within 0.5 inch of the outer ball array.

Hub Interface 2.0 requires package length compensation, which is similar to the system bus package length compensation. For Intel[®] E7501 chipset component package lengths, refer to the component datasheets.

For Hub Interface 2.0 devices on the motherboard, trace length matching of ± 0.25 inch (including package length compensation) is required among all signals within a data group. When the hub device is on an adapter, length matching of ± 0.125 inch (including package length compensation) is required among all signals within a data group. The Hub Interface strobe trace lengths must be 0 to 1.0 inch shorter than the longest Hub Interface data trace.

Figure 75 depicts the length matching rules for a hub device on the motherboard. All of the Hub Interface data signals must be length matched within 0.25 inch. The figure shows HI[x] and HI[y] with the maximum allowed difference in length, while HI[z] is somewhere in the middle. The strobes in each strobe pair (PSTRBF and PSTRBS; PUSTRBF and PUSTRBS) are also matched within 0.25 inch (see Figure 75). However, the absolute length of the strobe pair is adjusted according to the **longest Hub Interface data line**. The upper pair shows the case where one of the strobes is the same **exact** length as the longest Hub Interface data line (which is the longest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or shorter than it, but by no more than 0.25 inch. The lower strobe pair shows the case where one of the strobes is **exactly** 1.0 inch shorter (see Figure 75) than the longest Hub Interface data line (which is the shortest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or shorter than it, but by no more than 0.25 inch. The lower strobe pair shows the case where one of the strobes is **exactly** 1.0 inch shorter (see Figure 75) than the longest Hub Interface data line (which is the shortest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or shorter (see Figure 75) than the longest Hub Interface data line (which is the shortest possible length one of the strobes may be). In this case, the other strobe **must** be equal to or longer than it, but by no more than 0.25 inch.





Figure 75. Hub Interface 2.0 Length Matching

The Hub Interface 2.0 has a minimum trace length requirement of three inches, and a maximum trace length requirement of 20 inches for a device on the motherboard implementation for all Hub Interface signals (using an internal routing layer on the recommended stack-up). However, for a device on an adapter card plugged in a Hub Interface 2.0 connector, the maximum motherboard trace length is 14 inches. This allows three inches for card routing and three inches for connector skew. For a riser card topology, the maximum trace length would reduce by three inches to (11-Y) inches, where Y is the riser card trace length. The riser must be built to not exceed the maximum trace length with the motherboard routed length.

int

Figure 76. Hub Interface 2.0 Routing Guidelines for Device Down Solutions



Figure 77. Hub Interface 2.0 Routing Guidelines for Hub Interface Connector Solutions



7.2.2 Hub Interface 2.0 Generation/Distribution of Reference Voltages

The nominal Hub Interface 2.0 reference voltage is 0.350 V \pm 5%. Each Hub Interface 2.0 on the MCH has a dedicated HIVREF pin to sample this reference voltage. Similarly, the Intel[®] P64H2 has a dedicated reference voltage pin. In addition to the reference voltage, a reference swing



voltage must be supplied to control buffer voltage swing characteristics. The nominal Hub Interface 2.0 reference swing voltage should be $0.8 \text{ V} \pm 5\%$ for the MCH and Intel[®] P64H2. Each Hub Interface 2.0 on the MCH has a dedicated HISWNG pin to sample this reference swing voltage. The Intel P64H2 has a dedicated reference swing voltage pin as well. Both of these reference voltages may be generated locally with a single voltage divider circuit. Figure 78 shows an example voltage divider circuit.

Table 54. Hub Interface 2.0 Reference Circuit Specifications

Reference Voltage Specification (V)	Reference Swing Voltage Specification (V)	1.2 V Voltage Dlvider Circuit Recommended Resistor Values (Ω)	1.8 V Voltage Divider Circuit Recommended Resistor Values (Ω)
0.350 ± 5%	For Intel [®] P64H2 = $0.8 \pm 5\%$ For MCH = $0.8 \pm 5\%$	R1 = 392 ± 1% R2 = 499 ± 1% R3 = 453 ± 1%	R4 = 261 ± 1% R5 = 332 ± 1% R6 = 750 ± 1%

Figure 78. Hub Interface 2.0 with Locally Generated Voltage Divider Circuit



The resistor values R1, R2, R3, R4, R5, and R6 must be rated at $\pm 1\%$ tolerance. The selected resistor values must also ensure that the reference voltage and reference swing voltage tolerance are maintained over the input leakage specification. A 0.1 µF capacitor (C1 in the above circuits) should be placed close to each resistor divider, and a 0.01 µF bypass capacitor (C2 in the above circuits) should be placed near each reference voltage pin. when the length of the trace from the voltage divider to the pin is greater than one inch, place more than one 0.01 µF capacitor near the reference voltage pin. The trace length from the voltage divider circuit to the corresponding pin must be no longer than 3.5 inches.

Both the voltage reference and voltage swing reference signals should be routed 20 mils to 25 mils from all other signals.

7.2.3 Hub Interface 2.0 Resistive Compensation

The Hub Interface uses a resistive compensation signal (HIRCOMP_x) to compensate buffer characteristics across temperature, voltage, and process. The HIRCOMP_x resistor values are given in Table 55. Figure 79 shows the RCOMP_x circuits. The length of the trace from the component to the pull-up must be less than 1.0 inch and have a trace impedance of 50 $\Omega \pm 10\%$.



Table 55. Hub Interface 2.0 RCOMP Resistor Values

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied To
Intel [®] MCH	50 Ω ± 10%	$R1 = 24.9 \ \Omega \pm 1\%$	VCC1.2
Intel [®] P64H2	50 Ω ± 10%	R2 = 61.9 Ω ± 1%	VCC1.8

Figure 79. Hub Interface 2.0 RCOMP Circuits



7.2.4 Hub Interface 2.0 Decoupling Guidelines

To improve I/O power delivery, use two, 0.1 μ F capacitors per component (i.e., MCH, Intel[®] P64H2). These capacitors should be placed within 150-mils of each package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the VSS side of the board should connect the VCC1_8 / VCC1_2 side of the capacitors to the VCC1_8 / VCC1_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1_8 / VCC1_2 side of the board should connect the ground side of the capacitors to the VCC1_8 / VCC1_2 side of the board should connect the ground side of the capacitors to the VSS power pins.

7.2.5 Unused Hub Interface 2.0 Interfaces

Terminate unused Hub Interface 2.0 interfaces as described below:

- All Hub Interface data and strobe, HIRCOMP_x, and HISWNG_x signals may be left as no connects.
- HIVREF must be tied to ground.



7.3 Hub Interface 1.5 Implementation

The Hub Interface 1.5 signals HI[7:0] are associated with HI_STBS and HI_STBF. For those familiar with Hub Interface 1.0, HI_STBF and HI_STBS are called HI_STB# and HI_STB, respectively.

Figure 80. 8-Bit Hub Interface 1.5 Routing



This section documents the routing guidelines for the Hub Interface 1.5 that is responsible for connecting the MCH to the ICH3-S. Hub Interface 1.5 supports parallel termination mode only; therefore, the DPRSLPVR pin on the ICH3-S must be left as No Connect (NC); this signal has an internal pull-down.

7.3.1 Hub Interface 1.5 High-Speed Routing Guidelines

The Hub Interface signals must be routed directly from the MCH to ICH3-S with all signals referenced to ground. Maintain a consistent ground reference plane at all times. In addition, route all signals within a data group (consisting of nine bits of data and a pair of strobes) on the same layer and reference them to the same ground plane. Keep layer transitions to a minimum. When a layer change is required, use only two vias per net and keep all signals within a data group on the same layer.

The Hub Interface 1.5 signal groups are listed in Table 56. The general routing guidelines for the Hub Interface 1.5 signals are given in Table 57.

Table 56.Hub Interface 1.5 Signal Groups

Group	Signals		
Group	Intel [®] E7501 Intel [®] ICH3-S		
Common Clock Signals	HI_A[11:8]	HI[11:8]	
Source Synchronous Signals	HI_A[7:0], HI_STBF, HI_STBS	HI[7:0], HI_STBF, HI_STBS	
Miscellaneous Signals	HIRCOMP_A, HISWNG_A, HIVREF_A	HICOMP, HITERM, HIREF	

Table 57. Hub Interface 1.5 Routing Parameters

System Type	Trace Length Min/Max	Trace Z ₀	Trace Width/Spacing	Breakout Width/Spacing
266 MHz	3" – 20"	50 Ω ± 10%	5/15 mils (1:3)	5/5 mils (1:1) (max dist = 0.5")

Route the Hub Interface 1.5 data signal traces 5 mils wide using the recommended stack-up. There must be 15 mils spacing between data signal traces 5/15 (1:3). Each strobe signal must have a minimum of 35 mils of spacing from any adjacent signals to minimize effects that cause signal degradation. To break out of the MCH and ICH3-S package, the Hub Interface data signals may be routed 5/5 (1:1). The signals must separate to 5/15 (or strobes to 5/35) within 0.5 inch of the outer ball array.

For Hub Interface 1.5 devices on the motherboard, each strobe signal trace must be length matched within ± 1 mil, and each data signal trace must be matched with respect to the strobes within ± 0.1 inch. See Figure 75 for an example.

7.3.2 Hub Interface 1.5 Generation/Distribution of Reference Voltages

The nominal Hub Interface 1.5 reference voltage is 0.35 V \pm 5%. The 8-bit Hub Interface on the MCH has a dedicated HIVREF pin to sample this reference voltage. In addition to the reference voltage, a reference swing voltage must be supplied to control buffer voltage swing characteristics. The nominal Hub Interface 1.5 reference voltage swing must be 0.8 V \pm 5% for the MCH and 0.7 V \pm 5% for the Intel[®] ICH3-S. This voltage is sampled by the MCH using HISWNG, and is sampled by the Intel ICH3-S using HITERM (see Table 58). Both HISWNG and HITERM may be generated locally with a single voltage divider circuit as shown in Figure 81.

Table 58. Hub Interface 1.5 Reference Circuit Specifications

Reference Voltage Specification (V)	Reference Swing Voltage Specification (V)	1.2 V Voltage Divider Circuit Recommended Resistor Values (Ω)	1.8 V Voltage Divider Circuit Recommended Resistor Values (Ω)
0.35 ± 5%	For ICH3-S = 0.7 ± 5% For MCH = 0.8 ± 5%	R1 = 392 ± 1% R2 = 499 ± 1% R3 = 453 ± 1%	R4 = 261 ± 1% R5 = 825 ± 1%

Figure 81. Hub Interface 1.5 Locally Generated Reference Divider Circuits





The values of R1, R2, R3, R4 and R5 must be rated at \pm 1% tolerance. The selected resistor values must also ensure that the reference voltage and reference swing voltage tolerance are maintained over the input leakage specification. A 0.1 µF capacitor (C1 in Figure 81) should be placed within 0.5 inch of each resistor divider, and a 0.01 µF bypass capacitor (C2 in Figure 81) should be placed within 0.25 inch of reference voltage pins. When the length of the trace from the voltage divider to the pin is greater than one inch, place more than one 0.01 µF capacitor near the reference voltage pin. The trace length from the voltage divider circuit to the HIREF and HUBREF pins must be no longer than 3.5 inches.

Both the voltage reference and voltage swing reference signals should be routed at least 20 mils to 25 mils from all other signals.

7.3.3 Hub Interface 1.5 Resistive Compensation

The Hub Interface uses a resistive compensation signal (RCOMP) to compensate buffer characteristics for temperature, voltage, and process. The HIRCOMP resistor values are given in Table 59. Figure 80 shows the RCOMP_x circuits. The length of the trace from the component to the pull-up must be less than 1.0 inch and have a trace impedance of $50 \ \Omega \pm 10\%$.

Table 59. Hub Interface 1.5 RCOMP Resistor Values

Component	Trace Impedance	RCOMP Resistor Value	RCOMP Resistor Tied To
MCH	50 Ω ± 10%	$R1 = 24.9 \ \Omega \pm 1\%$	VCC1_2
Intel [®] ICH3-S	$50 \ \Omega \pm 10\%$	R2 = 78.7 Ω ± 1%	VCC1_8

Figure 82. Hub Interface 1.5 RCOMP Circuits



7.3.4 Hub Interface 1.5 Decoupling Guidelines

To improve I/O power delivery, use two 0.1 μ F capacitors per each component (i.e., the ICH3-S and MCH). These capacitors should be placed within 150 mils of each package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the VSS side of the board should connect the VCC1_8 / VCC1_2 side of the capacitors to the VCC1_8 / VCC1_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1_8 / VCC1_2 side of the board should connect the ground side of the capacitors to the VCC1_8 / VCC1_2 side of the board should connect the ground side of the capacitors to the VSS power pins.



8

The Intel[®] 82870P2 (Intel P64H2) is a peripheral chip that performs PCI/PCI-X bridging functions between the Hub Interface 2.0 and the PCI bus. The Intel P64H2 is an integral part of the Intel[®] E7501 chipset, bridging the MCH and the PCI/PCI-X bus. On the primary bus, the Intel P64H2 uses a 16-bit data bus to interface with the Hub Interface 2.0, and on the secondary bus, it supports two, 64-bit PCI/PCI-X bus segments. Either of the secondary PCI/PCI-X bus interfaces may be configured to operate in PCI or PCI-X mode. Each PCI/PCI-X interface contains an I/OxAPIC with 24 interrupts and a Hot-Plug controller that supports each PCI/PCI-X bus segment.

PCI/PCI-X Design Guidelines 8.1

The Intel P64H2 contains two PCI/PCI-X Interfaces. The PCI Interface has a 33-/66-MHz bus speed, and the PCI-X interface has a 66-/100-/133-MHz bus speed (see Table 60).

Table 60. **PCI/PCI-X Frequencies**

	PCI			
Frequency	Maximum Slots	Voltage		
33 MHz	6	3.3 V, 5 V		
66 MHz	2	3.3 V		
	PCI-X			
Frequency	Maximum Slots	Voltage		
66 MHz	4	3.3 V		
100 MHz	2	3.3 V		
133 MHz	1	3.3 V		

NOTE: Frequencies specified are not the only ones supported, rather the maximum allowed in the configuration.

Intel simulated the PCI/PCI-X bus topologies shown in Section 8.1.2 and Section 8.1.3. If a platform implements a PCI/PCI-X topology not found in the following sections, it is the responsibility of the system designer to ensure the system meets the specified timings. The recommended lengths specified are not intended to replace thorough system simulations and validation.



8.1.1 General PCI-X Routing Guidelines

Most PCI-X signals are timing critical. The timing critical signals have length restrictions for propagation, setup, and hold requirements. Table 61 itemizes all timing critical and some of the non-critical signals. All of the topologies in the following sections itemize the lengths for the timing critical signals in configurations which Intel simulated.

Table 61. Simulated Timing Critical Signals

PxAD[63:0], PxC/BE[7:0]#, PxDEVSEL#, PxFRAME#, PxIRDY#, PxTRDY#, PxSTOP#, PxPERR#, PxSERR#, PxREQ[5:0]#, PxPLOCK#, PxPAR64, PxGNT[5:0]#, PCIXCAP, PxM66EN, Px_133EN, PxREQ64#, PxACK64#, PxIRQ[15:0]

The configurations enumerated in the following sections were simulated using the stack-up provided for 50 $\Omega \pm 10\%$ board impedance. Route the signals stripline with 5-mil wide traces with 10-mil wide spacing 5/10 (1:2).

PCI control signals always require pull-up resistors on the motherboard to ensure they contain stable values when no agent is actively driving the bus. This includes FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, INTA#, INTB#, INTC#, INTD#. In addition the 64-bit extension signals REQ64#, ACK64#, AD[63:32], C/BE[7:4]#, and PAR64 require pull-ups.

In the special case of a 64-bit bus that only contains 64-bit devices down, the pull-ups for AD[63:32], C/BE[7:4]# and PAR64 may not be needed. When the down device drives AD[63:32], C/BE[7:4]# and PAR64 during a 32-bit transaction then pull-ups are not necessary. When the down leaves device AD[63:32], C/BE[7:4]# and PAR64 floating during a 32-bit transaction then pull-ups may be required. Refer to the datasheet or specification for the 64-bit device down to determine when pull-ups are necessary.

The PCI/PCI-X bus has a maximum rating. PCI buses may be down shifted to a lower rating depending on the devices plugged into the bus. PCI/PCI-X buses may not be upshifted. Table 62 lists the ordering of PCI/PCI-X mode and frequencies. This means that when PCI-X 133 MHz is specified, the configuration may run at any mode or frequency below it (see Table 62). Topologies specified at PCI-X 100 MHz configurations may run at any speed below it, but not PCI-X 133 MHz. PCI 66 MHz configurations may be run at PCI 66 MHz, PCI-X 66 MHz, or below. PCI-X 66 MHz configurations *may not* run at PCI 66 MHz.

Table 62. PCI/PCI-X Mode and Frequency Ordering

Bus Mode and Frequency Ordering		
PCI-X 133 MHz		
PCI-X 100 MHz		
PCI 66 MHz		
PCI-X 66 MHz		
PCI 33 MHz		

Note: All topologies documented are stated at the highest rated bus mode and frequency for the motherboard topology.



8.1.2 PCI/PCI-X Routing Requirements (No Hot-Plug Switch)

The Intel[®] P64H2 supports a large number of PCI/PCI-X configurations. The basic topology of the bus is shown in Figure 83. Multiple slots are connected in a daisy chain topology with the device(s) down on the motherboard at the end of the daisy chain. Table 63 documents the lengths for the configurations Intel simulated. These topologies may also be used for Hot-Plug Parallel mode configurations where a Hot-Plug switch is not used.

Figure 83. Typical PCI/PCI-X Bus Topology



Table 63. Intel[®] P64H2 PCI/PCI-X Length Requirements

Configuration	Intel [®] P64H2 to Slot	Slot to Slot ¹	Slot to Device Down
33 MHz, 5 slots / 1 device down	2.0" - 7.0"	1.0"	3.0" - 6.0"
66 MHz, 4 slots / 0 devices down	6.0" – 8.0"	1.5"	N/A
100 MHz, 2 slots / 0 devices down	5.0" - 8.0"	1.0" – 1.75"	N/A
100 MHz, 2 slots / 1 device down	3.0" - 3.5"	0.75"	2.5" – 3.0"
100 MHz, 1 slot / 2 devices down	2.0" - 4.0"	(device to device) 5.0"	2.0"
133 MHz, 1 slot / 0 devices down	1.0" – 8.25" ²	N/A	N/A
133 MHz, 0 slots / 1 devices down	1.25" – 10.0" Intel [®] P64H2 to device	N/A	N/A

NOTES:

1. During simulation, slot to slot lengths were held constant for some configurations. Therefore, no range may be given for these length requirements.

2. The 8.25 inches maximum only applies to the signals in the original 32-bit space. The 64-bit extension has a maximum length of 7.0 inches

8.1.3 PCI/PCI-X Hot-Plug Switch Routing Requirements

The Intel[®] P64H2 supports a large number of PCI/PCI-X Hot-Plug serial mode configurations. These configurations require the usage of a Hot-Plug switch. The Hot-Plug topology of the bus is shown in Figure 84. Hot-Plug switches are connected in a daisy chain topology with the device(s) down on the motherboard at the end of the daisy chain. Table 64 documents the lengths for the configurations that Intel simulated.



Figure 84. Typical Hot-Plug Topology



 Table 64.
 Intel[®] P64H2 Hot-Plug Length Requirements

Configuration	Intel [®] P64H2 to Switch	Switch to Slot	Switch to Switch	Switch to Device Down
66 MHz, 4 Slots / 0 Device	2.0" – 6.0"	0.5" – 3.0"	0.5"	N/A
100 MHz, 2 Slots / 1 Device	2.5" – 3.5"	0.5" – 0.75"	0.75"	1.5" – 2.5"
100 MHz, 2 Slots / 0 Device	3.5" – 4.5"	1.0" – 1.75"	1.0" – 1.75"	N/A
100 MHz, 1 Slot / 1 Device	4.0" - 5.0"	1.75" – 2.25"	N/A	3.5" – 4.5"
133 MHz, 1 Slot / 0 Devices	1.5" – 3.5"	0.5" – 3.0"	N/A	N/A

NOTE: During simulation, slot to slot lengths were held constant for some configurations. Therefore, no range may be given for these length requirements.

8.1.4 Riser Card Topologies

The following guidelines are for systems that use a PCI-X riser card. A PCI-X riser card is card intended to extend the PCI-X signals. The riser card will contain a PCI-X card edge break-out and PCI-X connector slots. The riser's PCI-X card edge break-out is plugged into the motherboard's PCI-X slot and the riser's PCI-X connector slots are used to plug in PCI-X adapter cards. These guidelines assume a PCI/PCI-X riser card with a 0.7 - 1.0 inch long trace length between slots. These simulations require the clocks for each device and riser card slot to be tuned within 500 ps, or 2.85 inches, of each other. For the riser slot to also support a standard PCI/PCI-X adapter card, the tuning must also include the adapter card length.

The following topologies denote an upper and lower portion to the length requirements. The PCI specification requires the original 32-bit signals to have a card length of 0.75 to 1.5 inches. The 64-bit extension specifies the additional signals in the extension to have a length of 1.75 inches to 2.75 inches. Upper indicates the signals on the extension while Lower indicates signals lying in the original 32-bit space.

In some of the riser card topologies, series resistors are required. These series resistors must be placed on all signals listed in Table 61.



Figure 85 shows a PCI-X channel with a single connector used for a riser. When a one slot riser is used, the channel may be run up to PCI-X 133 MHz. When a three slot riser is used, the channel may be run up to PCI 66 MHz.

Figure 85. PCI-X Riser Card Topology



Table 65. PCI-X Riser Card Length Requirements

Configuration	Intel [®] P64H2 to Riser		
Comguration	Lower	Upper	
PCI-X 133 MHz, 1 slot riser	1.0" – 7.25"	1.0" – 6.5"	
PCI-X 66 MHz, 3 slot riser	1.0" – 8.25"	1.0" – 3.8"	

Figure 86 shows a PCI-X channel with a device down before a riser card connector. If a one slot riser is used, the channel may be run up to PCI-X 100 MHz. If a three slot riser is used, the channel may be run up to PCI-X 66 MHz.

Figure 86. Device Down Before PCI-X Riser Card Topology



Table 66. Device Down Before PCI-X Riser Card Length Requirements

Configuration	Intel [®] P64H	2 to Device	Device to Riser	
	Lower	Upper	Lower	Upper
PCI-X 100 MHz, 1 slot riser	0.0" – 6.0"	0.0" – 5.0"	0.0" – 6.0"	0.0" – 5.0
PCI-X 66 MHz, 3 slot riser	1.0" – 6.0"	1.0" – 4.0"	1.0" – 4.0"	1.0" – 4.0"

Figure 87 shows a riser card topology with a device down after the riser card connector. The one slot riser requires a 10 Ω series resistor on the riser between the riser fingers and the connector. The three slot riser configuration cannot be run at PCI 66 MHz. It requires a 15 Ω series resistor on the baseboard between the Intel[®] P64H2 and the Riser connector closer to the riser. A second 15 Ω resistor is also need on the riser itself between the riser card fingers and the first connector.

Figure 87. Device Down After PCI-X Riser Card Topology



Table 67. Device Down After PCI-X Riser Card Length Requirements

Configuration	Intel [®] P64	H2 to Riser	Riser to Device	
	Lower	Upper	Lower	Upper
PCI-X 100 MHz, 1 slot riser	0.0" – 8.0"	0.0" – 8.0"	0.0" – 8.0"	0.0" – 8.0"
PCI-X 66 MHz, 3 slot riser	1.0" – 6.0"	1.0"- 4.0"	1.0" – 4.0"	1.0" – 2.25"

Figure 88 shows a device down before a PCI-X riser card. Place a 22 Ω series resistor on the stub to riser leg, close to the riser itself. This topology may only be run at PCI 66 MHz or below.

Figure 88. Device Down with Stub Before PCI-X Riser Card Topology



Table 68. Device Down with Stub Before PCI-X Riser Card Length Requirements

Configuration	Intel [®] P64H2 to Stub		Stub to Riser		Stub to Device	
	Lower	Upper	Lower	Upper	Lower	Upper
PCI-X 66 MHz, 3 slot riser	3.3" – 5.6"	3.3" – 4.6"	0.2" – 2.3"	0.2" – 1.3"	1.9" – 6.5"	1.9" – 5.5"

8.1.5 PCI-X Two Devices Down-Routing Requirements

The following guideline is for a system that uses two devices down on a single PCI-X channel. A good example of usage for this configuration is an I/O Processor or RAID device and a SCSI controller. This channel may be run at PCI-X 100 MHz.



Figure 89. Two Devices Down Card Topology



Table 69. Two Devices Down Length Requirements

Configuration	Intel [®] P64H2 to Device		
Configuration	Lower	Upper	
100 MHz PCI-X	3.5" – 7.0"	3.5" – 7.0"	

8.1.6 Clock Configuration

All PCI clocks must be disabled in the BIOS for any unused/unpopulated PCI/PCI-X slots. The PxPCLKO[5:0] pins may each be disabled by writing to the Disable PCLKOUT 5 - 0 bits (DPCLK, bits 15:10, configuration register offset 40h in each bridge). These clocks function the same in serial and dual-slot parallel modes. In serial mode, the PxPCLKO[5:0] signals are all driven low when the clock to the slot is disabled by the Hot-Plug controller, regardless of the DPCLK bits. Once the Hot-Plug controller connects the clock to the slot, these clocks are enabled again—which clocks are enabled does depend on DPCLK at this point. It is expected that PxPCLK0 may be connected to the PCI slot in single-slot parallel mode.

Figure 90. Hot-Plug Clock Topology



Table 70. Hot-Plug Clock Routing Length Parameters

Clock Speed	L1 (inches)	L2 (inches)	L3 (inches)
66 MHz	0.25 – 1.0	(L _{fbi} – L3) – 2.523	0.75 – 1.25
100 MHz	3.5 – 4.5	0.25 – 0.5 = L3	0.25 - 0.5 = L2
133 MHz	1.5 – 2.5	0.5 – 1.0 = L3	0.5 – 1.0 = L2



Figure 91. No Hot-Plug Clock Topology



Table 71. No Hot-Plug Clock Routing Length Parameters

Clock Speed	L1 (inches)	L2 (inches) Slot	L2 (inches) Device Down
33 MHz Slot	3.5 – 5.5	0.5 – 5.0	2.9 – 7.9
66 MHz	3.5 – 4.5	0.5 – 1.0	3.0 - 3.5
100 MHz	≤ 1.0	L _{fbi} – 2.5 ¹	L _{fbi} ¹
133 MHz	≤ 1.0	L _{fbi} – 2.5 ¹	L _{fb} ¹

1. The clock signal and feedback loops are closely related. L2 and L_{fbi} may be any length, but need to be tuned to each other ± 25 mils. Refer to Figure 91 for L2, and Figure 92 for L_{fbi} .

8.1.7 Loop Clock Configuration

You must tie PxPCLKO6 to PxPCLKI because this clock always runs and is needed by the internal PCI PLLs to properly align output signals with the external clocks by removing clock insertion delay. The PxPCLKO6 signal does not have to be routed through a bus switch before returning to PxPCLKI.

Figure 92. Loop Clock Topology



Clock Speed / Configuration	L _{fbo} (inches)	L _{fbi} (inches)
33 MHz / No HP	3.5 – 5.5	2.9 - 7.9
66 MHz / No HP	4.5 - 5.5	3.9 - 4.9
66 MHz / With HP	0.25 – 1.0	7.0 – 12.0
100 MHz / No HP	≤ 1.0	L2 + 2.5 [†]
100 MHz / With HP	4.5 - 5.5	3.9 - 4.9
133 MHz / No HP	0.25 – 1.0	L2 + 2.5 [†]
133 MHz / With HP	3.5 - 4.0	5.5 - 5.7

Table 72. Loop Clock Configuration Routing Length Parameters

+ L_{fbi} must be the same length (± 25 mils) as any device clock length on the same bus. If a device is down on the motherboard, L_{fbi} = L2. If a devices is on an expansion card, L_{fbi} = L2 + 2.5 inches. Refer to Figure 91 for L2 and Figure 92 for L_{fbi}.

8.1.8 **IDSEL** Implementation

Designers should use a 100 Ω series coupling resistor on the IDSEL signal when implementing PCI-X. Though the *PCI-X Addendum PCI Local Bus Specification*, Revision 1.0, calls for a 2 k Ω resistor, the current specification, *PCI-X Addendum to the PCI Local Bus Specification*, Revision 1.0a, allows for other resistor values. See Figure 93 for an example of how to implement the coupling resistor. IDSEL mapping per Intel[®] P64H2 pin is arbitrary. However, AD16 is reserved.

Figure 93. IDSEL Sample Implementation Circuit



8.1.9 SMBus Address

The SMBus interface does not have configuration registers. The SMBus address is set by the states of pins PAGNT[5:4] and PBGNT[5:4] when PWROK is asserted as described in Table 73. Refer to the *Intel*[®] 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Datasheet for a more detailed description of Intel[®] P64H2 strap latching.

intel

Table 73. SMBus Address Configuration

Bit	Value
7	1
6	1
5	PAGNT[5]
4	0
3	PAGNT[4]
2	PBGNT[5]
1	PBGNT[4]

NOTE: There is no bit 0 because it is the read/write direction indicator.

8.2 Hot-Plug Implementation

The Intel[®] P64H2 contains two integrated Hot-Plug controllers (one per PCI/PCI-X interface) that operate independently. These integrated controllers may be individually disabled or configured to operate in one of the three defined modes of operation: single-slot parallel mode, dual-slot parallel mode, and serial mode. This section describes each of these three modes of operation, as well as switch and button implementation and the Hot-Plug Standard Usage Model.

8.2.1 Standard Usage Model

To define a programming model for the Hot-Plug controllers (HPC), it is necessary to make some assumptions about the interface between a user and a Hot-Plug system that must be incorporated into the hardware solution. The programming model includes two LED indicators, one optional push button, and a sensor on the manually-operated retention latch (MRL) for each supported slot. See Section 8.2.2, "Hot-Plug Switch Implementation" for MRL and attention button implementation. Section 8.2.3, "LED Indicator Outputs" describes the LED indicators. For more information on the Hot-Plug Standard Usage Model, see the *PCI Standard Hot-Plug Controller and Subsystem Specification*, Revision 1.0.

Caution: Users must always notify the operating system through a software user interface or Attention Button (when present) before opening an MRL. This allows the operating system to isolate the slot from the PCI bus and unload the device driver gracefully. The unexpected opening of an MRL leads to unpredictable results, including data corruption, abnormal termination of the operating system, or damage to card or platform hardware.



8.2.1.1 Hot-Removals

- 1. User selects a slot holding an enabled add-in card and requests that slot be disabled.
 - a. User interacts with a software user interface to request that slot be disabled.
 - b. User confirms request. System software validates request and initiates slot power down sequence. Power Indicator LED blinks.

– OR –

- a. User presses momentary Attention Button at that slot.
- b. Software interprets change on HxPRSNT# pin as a push button event. (Software ignores second interrupt on HxPRSNT# caused by button release.) Power Indicator LED blinks.
- c. User is permitted to cancel request within five seconds by pressing Attention Button again.
- d. System software validates request and initiates slot power down sequence.
- 2. System software waits for card activity on the PCI bus to end.
- 3. Hot-Plug controller asserts RST#, bus signals and clock lines are disconnected from the slot, and power is removed.
- 4. Power Indicator LED is turned off. User may open MRL, disconnect cables, and remove card.

8.2.1.2 Hot-Insertions

- 1. User selects an empty, disabled slot and opens MRL.
- 2. User inserts add-in card, closes MRL, and attaches cables to card.
- 3. User requests that slot be enabled.
 - a. User requests that slot be enabled through a software user interface.
 - b. Power Indicator LED next to slot blinks while system software validates request.

– OR –

- a. User presses momentary Attention Button at that slot.
- b. Software interprets change on HxPRSNT# pin as a push button event. (Software ignores second interrupt on HxPRSNT# caused by button release.)
- c. User is permitted to cancel request within five seconds by pressing Attention Button again.
- d. Power Indicator LED next to slot blinks while system software validates request.
- 4. Hot-Plug controller asserts RST# to the slot; main supply voltages are present at the slot.
- 5. Clock and bus signals are connected to the slot; RST# is deasserted.
- 6. Power Indicator LED is turned on. The slot is ready for operation.

Intel[®] Pentium[®] M Processor and Intel[®] E7501 Chipset Platform Intel[®] 82870P2 (Intel P64H2)



8.2.2 Hot-Plug Switch Implementation

The mechanical design for the chassis should include a manually-operated retention latch (MRL) that holds an add-in card in the slot. Each MRL should have an associated switch, optical device, or other type of sensor to indicate whether a slot is open or closed. (Note that the terms opened and closed do not necessarily indicate the electrical state of the switches used, but should be thought of as a mechanical door that enables or disables cards to be installed or removed.) A slot may be auto-powered down should someone attempt to remove a card without first notifying the operating system. The mechanical design should be such that it is impossible for an expansion card to be removed without the switch indicating that the slot is open. The mechanical design should also prevent inadvertent switch openings.

An 'attention button' is a momentary-contact push-button. This button serves to invoke the Hot-Plug service so that an adapter may be added or removed without the use of a software interface. Support for the attention button is optional.

8.2.2.1 Manually-Operated Retention Latch Sensor

The HxSWITCH signal is monitored by the Hot-Plug controller to determine whether or not a slot should be powered. The MRL sensor, or slot switch, should be connected to the HxSWITCH pin such that it drives this pin low to indicate that the slot is closed and may be powered on. When the signal is driven high, it indicates that the slot should immediately be powered off. The MRL Sensor in represented schematically as a switch in Figure 94.

The Slot Present pins on each Hot-Plug slot are connected directly to the HxPRSNT2# and HxPRSNT1# pins on the Intel[®] P64H2.

Figure 94. Manually-Operated Retention Latch Sensor





8.2.2.2 Optional Attention Button

The Attention Button state is observed on the slot-specific HxPRSNT1# pin. An exclusive-OR (XOR) gate is inserted between the Slot Present signal and the Hot-Plug controller as shown in Figure 95. A momentary contact button is connected to the other input of the XOR gate. When the button is in the released state, the Slot Present signal is unaffected. When the button is actively being pressed/asserted, the Slot Present signal is inverted, signaling the Hot-Plug controller to commence slot power up/down sequence.





8.2.3 LED Indicator Outputs

The PCI Hot-Plug Standard Usage Model assumes that the platform provides two indicators per slot. Indicators must be placed in close proximity to their associated slot so that the association between the indicators and the Hot-Plug slot is clear.

The LED output signals for all modes of the Intel[®] P64H2 Hot-Plug controller operation are active high. In all cases, the green LED is the power indicator, and the amber LED is the attention indicator.

8.2.4 Hot Plug Interrupt Routing Requirements

The recommended method to support hot plug is to route the SCI interrupt output signal on the Intel P64H2 (pin PAIRQ7) to an available GPIO pin on the ICH3. A System Controlled Interrupt (SCI) is a system interrupt used by hardware to notify the operating system of ACPI events. SCI is an active-low, shareable, level-triggered interrupt.



8.2.5 Hot-Plug Interrupt Routing Requirements

The recommended method to support Hot-Plug is to route the SCI interrupt output signal on the Intel[®] P64H2 (pin PAIRQ7) to an available GPIO pin on the ICH3. A System Controlled Interrupt (SCI) is a system interrupt used by hardware to notify the operating system of ACPI events. SCI is an active-low, shareable, level-triggered interrupt.

8.2.6 Disabling/Enabling an Intel[®] P64H2 Hot-Plug Controller

8.2.6.1 Hot-Plug Strapping Options

The HPx_SLOT[2:0] strapping pins are used to enable and disable the Hot-Plug controller. Table 74 lists the strapping options associated with these pins, and the modes of operation they enable.

Table 74.Hot-Plug Mode

HPx_SLOT [2:0]	Hot-Plug Mode	Notes
000	Hot-Plug Disabled	
001	1-Slot (Parallel Mode)	1
010	2-Slot (Parallel Mode)	2
011	3-Slot (Serial Mode)	3
100	4-Slot (Serial Mode)	3
101	5-Slot (Serial Mode)	3
110	6-Slot (Serial Mode)	3
111	Reserved	

NOTES:

1. Refer to Section 8.2.7 for single-slot parallel mode operation.

2. Refer to Section 8.2.8 for dual-slot parallel mode operation.

3. Refer to Section 8.2.9 for serial mode operation.

8.2.6.2 Hot-Plug Registers' Visibility

The Hot-Plug controller function is completely hidden when the controller is disabled by the slot strapping pins HPx_SLOT[2:0], and the registers are not available or accessible.

8.2.7 Single-Slot Parallel Mode

Single-slot parallel mode allows for only one card to be connected to the PCI/PCI-X Bus. This mode should be used only to implement a one-slot Hot-Plug solution because of the behavior of the PCI bus when in this mode. No serialization/deserialization logic is required for this mode of operation.

8.2.7.1 Required Additional Logic

Single-slot parallel mode requires a power switch to be used to turn the slot power on and off. Single-slot parallel mode does not require the use of a bus and clock switch. In this mode, all PCI signals are driven to ground whenever a PCI card is to be disconnected.



When the platform supports PME# or SMBus connections to the slot, isolation logic is required to disconnect these signals prior to inserting or removing a card. See the *PCI Hot-Plug Specification*, Revision 1.1, for implementation details. The HxSWITCH signal may be used to control the isolation switches.

8.2.7.2 PCI Clock

In single-slot parallel mode, it is expected that PxPCLK 0 is used.

8.2.7.3 Debounced Hot-Plug Switch Input

The switch inputs (PxIRQ15 in this case—see Table 76) to the Hot-Plug controller do not require any debouncing logic in this mode. This logic is contained within the Intel[®] P64H2. The POWERON value for this input is determined by BIOS. However, it is recommended that BIOS define a logic 0 to represent that the slot may be powered on.

8.2.7.4 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. For more information on the reference circuit, refer to Section 8.2.8.9. The board designers may also use Table 75 as a reference for non-Hot-Plug designs only.

Table 75.	Frequency	Matrix for	Non-Hot Pluc	I Desians
	i i oquonoj			, Doolgilo

Frequency	M66EN	PCIXCAP1	PCIXCAP2	133EN
PCI 33	0	Х	Х	Х
PCI 66	1	0	0	Х
PCI-X 66	Х	1	0	Х
PCI-X 100	Х	1	1	0
PCI-X 133	Х	1	1	1

8.2.7.5 Tri-State Buffer or 2:1 Multiplexer for HPx_SLOT[2:0]

The HPx_SLOT[2:0] pins are pull-ups/pull-downs for determining the slot count and mode of operation for the Intel[®] P64H2 Hot-Plug controller. The strapping value on these pins is latched on the rising edge of PWROK. In single-slot parallel mode, these pins also function as the PCIXCAP1A, PCIXCAP2A, and PCIXCAP1B inputs to the controller. Logic must exist to preserve the slot count value when the system is in reset (PWROK signal is low). Figure 96 shows an example of the tri-state buffer circuit.



Figure 96. Tri-State Buffer Circuit Example



It is also possible to accomplish this strapping requirement using a 2:1 multiplexer. The PWROK signal may be used to enable the tri-state buffer. The decision is left up to the individual designer on which method to use. See Figure 97 for an example of the optional multiplexer circuit.

Figure 97. MUX Circuit Example



8.2.7.6 Hot-Plug Multiplexed Signals in Single-Slot Parallel Mode

The Hot-Plug signals that connect to the controller are shown in Table 76. In Table 76 the 'Signal' column refers to the name of the slot pin when in single-slot mode. The 'Bus A' and 'Bus B' columns represent the corresponding Intel[®] P64H2 pins.

Table 76. Single-Slot Parallel Mode Hot-Plug Signal Table

Signal	Туре	Multiplexed With				Noto
		Bus A	Ball #	Bus B	Ball #	Note
HxSWITCHA	I	PAIRQ15	F4	PBIRQ15	F1	
HxFAULTA#	I	PAIRQ14	E4	PBIRQ14	E1	
HxPRSNT2A#	I	PAIRQ13	F5	PBIRQ13	D1	

NOTES:

- 1. HPx_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.
- 2. The Intel[®] P64H2 must drive this signal to its corresponding state shown in Table 77 in case the system is set up for single-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual-slot parallel mode is the same value it would have driven when in serial mode.
- 3. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high as they are during serial mode.

Table 76. Single-Slot Parallel Mode Hot-Plug Signal Table

Signal	Туре	Multiplexed With				Note
		Bus A	Ball #	Bus B	Ball #	NOLE
HxPRSNT1A#	I	PAIRQ12	E5	PBIRQ12	C1	
HxM66ENA	I/O	PAIRQ11	D5	PBIRQ11	B1	
HxPCIXCAP1A	I	HPASLOT2	D20	HPBSLOT2	D23	1
HxPCIXCAP2A	I	HPASLOT1	C20	HPBSLOT1	C23	1
HxRESETA#	0	PAGNT5	E22	PBGNT5	G4	2
HxGNLEDA	0	HPA_SOC	A19	HPB_SOC	A24	2
HxAMLEDA	0	HPA_SOL	D19	HPB_SOL	C22	2
HxBUSENA#	0	HPA_SORR#	A18	HPB_SORR#	A22	2, 3
HxCLKENA#	0	HPA_SIL#	D24	HPB_SIL#	D24	2, 3
HxPWRENA	0	HPA_SOD	B19	HPB_SOD	C24	2

NOTES:

1. HPx_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.

2. The Intel[®] P64H2 must drive this signal to its corresponding state shown in Table 77 in case the system is set up for single-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual-slot parallel mode is the same value it would have driven when in serial mode.

3. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high as they are during serial mode.

Table 77. Hot-Plug Controller Output Signal Reset Values

Signals	Reset Value
Px_GNT[5:3]	011
HPx_SOC	0
HPx_SIC	0
HPx_SOL	0
HPx_SOLR	0
HPx_SOD	0
HPx_SORR#	1
HPx_SOR#	0
HPx_SIL#	1

8.2.7.7 SMBus Address Considerations

In single-slot parallel mode, the SMBus address strap pins listed in Table 73 are multiplexed with Hot-Plug control signal HxRESETA#. Therefore, it is recommended that the following technique be used for determining an SMBus address. Pull the PAGNT5 (RESETA#) signal to ground through a 100 k $\Omega \pm 5\%$ resistor. This may keep the reset signal active until the Intel[®] P64H2 is



ready for it to become deasserted. Pull the PAGNT4 (HxBUSENB#) signal to 3.3 V through a 10 $k\Omega \pm 5\%$ resistor. The Intel[®] P64H2 may be able to drive this signal to ground when the signal must be asserted.

8.2.7.8 Single-Slot Parallel SMBus Circuit

Figure 98 shows the single-slot parallel SMBus circuit.

Figure 98. Single-Slot Parallel SMBus Circuit



8.2.7.9 Pull-Ups/Pull-Downs in Single-Slot Parallel Mode

All PCI signals should follow the *PCI Local Bus Specification*, Revision 2.2, pull-up requirements whether they are multiplexed or not. All unused input signals should be pulled to 3.3 V through an 8.2 k $\Omega \pm 5\%$ resistor to keep them from floating.

Table 76 defines which multiplexed signals are to be used with single-slot parallel mode. Note that whether in single or dual-slot parallel mode, all signals from Table 76 are actually multiplexed even though only the signals listed in Table 77 are used. As a result, all unused input signals listed in Table 76 must be pulled to 3.3 V through an 8.2 k $\Omega \pm 5\%$ resistor to keep them from toggling.

8.2.7.10 Reference Schematic for Single-Slot Parallel Mode

Note that the schematic in Figure 99 is based on definition and simulation of the Intel[®] P64H2. The schematic has not been fully validated.





Figure 99. Reference Schematic for Single-Slot Parallel Mode

8.2.8 Dual-Slot Parallel Mode

Dual-slot parallel mode is used when it is desirable to have two slots that are Hot-Pluggable. No serialization/deserialization logic is required for this mode of operation.

8.2.8.1 Required Additional Logic

Dual-slot parallel mode requires a power switch to be used to turn the slot power on and off. Dual- slot parallel mode also requires the use of a bus and clock switch. Unlike single-slot parallel mode, the PCI signals are not driven to ground whenever a PCI card is to be disconnected. In addition, dual-slot parallel mode requires auto bus and clock disable logic to immediately disable the PCI bus and clock when the power fault signal (from the power switch) goes active.



When the platform supports PME# or SMBus connections to the slots, isolation logic is required to disconnect these signals before inserting or removing a card. See *PCI Hot-Plug Specification*, Revision 1.1, for implementation details.

8.2.8.2 Debounced Hot-Plug Switch Input

The switch inputs (PAIRQ[15] and PAIRQ[10] in this case—see Table 78) to the Hot-Plug controller do not require debouncing logic in this mode. This logic is contained within the Intel[®] P64H2.

8.2.8.3 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. An example of this circuit is also contained in the reference schematics. For a frequency reference matrix, see Table 75.

8.2.8.4 Tri-State Buffer or 2:1 Multiplexer for HPx_SLOT[2:0]

As with single-slot parallel mode, the HPx_SLOT[2:0] pins are pull-ups/pull downs for determining the slot count and mode of operation for the Intel P64H2 Hot-Plug controller in dual-slot parallel mode. The strapping value on these pins is latched on the rising edge of PWROK. In dual- slot parallel mode these pins also function as the PCIXCAP1A, PCIXCAP2A, and PCIXCAP1B inputs to the controller. Logic must exist to preserve the slot count value when the system is in reset (PWROK signal is low). Connecting a tri-state buffer or a 2:1 multiplexer to these pins to pull the line high or low accordingly may do this. The PWROK signal may be used to enable the tri-state buffer to drive the line high or low or select the multiplexer signal. See Figure 96 for example of a tri-state buffer circuit, and Figure 97 for a 2:1 multiplexer circuit example.

8.2.8.5 HPx_SID Output Signal

In dual-slot parallel mode, this signal is connected to the Amber LED slot status indicator. During a reset operation, this signal goes high which could flicker the LED on and confuse the user. To avoid having this LED turn on during a reset operation (PWROK logic zero), it is possible to use a buffer to electrically isolate this LED from the HPx_SID signal. The PWROK input signal to the Intel P64H2 should be used to enable this buffer. See the dual-slot parallel mode reference schematic in Section 8.2.8.9 for an example of this circuit.

8.2.8.6 Pull-Ups/Pull-Downs in Dual-Slot Parallel Mode

All PCI signals should follow the *PCI Local Bus Specification*, Revision 2.2, pull-up requirements whether they are multiplexed or not. Any unused input signals should be pulled to 3.3 V through an 8.2 k $\Omega \pm 5\%$ resistor to keep them from floating.

8.2.8.7 Hot-Plug Multiplexed Signals in Dual-Slot Parallel Mode

The Hot-Plug signals that connect to the controller are listed in Table 78. In Table 78 the 'Signal' column refers to the name of the slot pin when in dual-slot mode. The 'Bus A' and 'Bus B' columns represent the corresponding Intel P64H2 pins.

Table 78. Dual-Slot Parallel Mode Hot-Plug Signals Table

Signal	Туре	Multiplexed Intel [®] P64H2 Pin				
		Bus A	Ball #	Bus B	Ball #	Note
HxSWITCHA	I	PAIRQ15]	F4	PBIRQ15	F1	
HxFAULTA#	Ι	PAIRQ14]	E4	PBIRQ14	E1	
HxPRSNT2A#	Ι	PA_IRQ13]	F5	PBIRQ13	D1	
HxPRSNT1A#	Ι	PAIRQ12]	E5	PBIRQ12	C1	
HxM66ENA	I/O	PAIRQ11]	D5	PBIRQ11	B1	
HxPCIXCAP1A	Ι	HPA_SLOT2]	D20	HPB_SLOT2	D22	1
HxPCIXCAP2A	Ι	HPA_SLOT1]	C20	HPB_SLOT1	C23	1
HxRESETA#	0	PAGNT5]	E22	PBGNT5	G4	3
HxGNLEDA	0	HPA_SOC	A19	HPB_SOC	A24	3
HxAMLEDA	0	HPA_SOL	D19	HPB_SOL	C22	3
HxBUSENA#	0	HPA_SORR#	A18	HPB_SORR#	A22	3, 4
HxCLKENA#	0	HPA_SIL#	C21	HPB_SIL#	D24	3, 4
HxPWRENA	0	HPA_SOD	B19	HPB_SOD	C24	3
HxSWITCHB	Ι	PAIRQ10	C5	PBIRQ10	F2	
HxFAULTB#	Ι	PAIRQ9	B5	PBIRQ9	E2	
HxPRSNT2B#	Ι	PAIRQ8	A5	PBIRQ8	D2	
HxPRSNT1B#	Ι	PAREQ5	F24	PBREQ5	G3	
HxM66ENB	I/O	PAREQ4	F21	PBREQ4	H4	
HxPCIXCAP1B	I	PAREQ3	F19	PBREQ3	H2	
HxPCIXCAP2B	Ι	HPA_SLOT0	A20	HPB_SLOT0	B2	1
HxRESETB#	0	HPA_SOR#	B18	HPB_SOR#	A21	3
HxGNLEDB	0	HPA_SIC	A23	HPB_SIC	A23	3
HxAMLEDB	0	HPA_SID	B24	HPB_SID	B24	2
HxBUSENB#	0	PAGNT4	F23	PBGNT4	H5	3, 4
HxCLKENB#	0	PAGNT3	F20	PBGNT3	H3	3, 4
HxPWRENB	0	HPA_SOLR	C19	HPB_SOLR	B22	3

NOTES:

1. HPx_SLOT [N] are pull-ups/pull-downs. When in dual-slot parallel mode, the external logic that decodes the three-state value of PCIXCAP from the card must actively drive these signals to either logic 1 or logic 0 to overcome the value of the pull-up/pull-down, and must be tri-stated during reset and while the card is not connected to avoid damaging the slot count value.

2. HPx_SID must be pulled down on the system board when configuring the Intel[®] P64H2 for dual-slot parallel mode so that the LED for slot B on busses A and B remain off during reset.

3. The Intel P64H2 must drive this signal to the corresponding state shown in Table 77 in case the system is set up for dual-slot parallel mode so that LEDs are in the appropriate state (off), and the Q-switches remain disconnected. Note that the placement of the signals should be such that the value driven by the Intel P64H2 in dual slot parallel mode is the same value it would have driven when in serial mode.

4. In both parallel modes, the BUSEN# and CLKEN# signals become active low instead of active high, as they are during serial mode.



8.2.8.8 SMBus Address Considerations

In dual-slot parallel mode, the SMBus address strap pins in Table 73 are multiplexed as Hot-Plug control signals HxRESETA# and HxBUSENB#. Therefore, it is recommended that the following technique be used for determining an SMBus address. Pull the PAGNT5 (RESETA#) signals to ground through a 100 k $\Omega \pm 5\%$ resistor. This keeps the reset signal active until the Intel[®] P64H2 is ready for it to become deasserted. Pull the PAGNT4 (BUSENB#) signals to 3.3 V through a 10 k $\Omega \pm 5\%$ resistor. The Intel P64H2 may be able to drive this signal to ground when the signal must be asserted.

Keep in mind that this limits the range of addresses you may achieve. Using this technique, the address is fixed when operating in dual-slot parallel mode on both controllers. Figure 100 shows a dual-slot parallel SMBus circuit.

Figure 100. Dual-Slot Parallel SMBus Circuit



8.2.8.9 Reference Schematic for Dual-Slot Parallel Mode

Note that the schematic in Figure 101 is based on definition and simulation of the Intel P64H2.




Figure 101. Reference Schematic for Dual-Slot Parallel Mode

8.2.9 Three or More Slot Serial Mode

Serial mode allows for three to six slots to be Hot-Pluggable. This mode may also be used to enable slots that are Hot-Pluggable, and others that are not on the same PCI/PCI-X bus.

8.2.9.1 Hot-Plug and Non-Hot-Plug Combinations

To accomplish Hot-Plug and non-Hot-Plug combinations, put the non-Hot-Pluggable devices on their own Hot-Plug serialization logic (for M66EN and PCIXCAP), and scan them in for software to view. Do not electrically isolate those devices—allow software to see their capabilities to choose bus frequency properly.



8.2.9.2 Required Additional Logic

Serial mode requires a power switch to be used to turn the slot power on and off on all Hot-Pluggable slots. Serial mode also requires the use of a bus and clock switch. In addition, serial mode requires auto bus and clock disable logic to immediately disable the PCI bus and clock when the power fault signal (from the power switch) goes active.

When the platform supports PME# or SMBus connections to the slots, isolation logic is required to disconnect these signals before inserting or removing a card. See the *PCI Hot-Plug Specification*, Revision 1.1, for implementation details.

8.2.9.3 Debounced Hot-Plug Switch Input

The switch inputs to the serialization/deserialization logic may require debouncing logic. This depends on the logic used for serialization, and is left up to the individual designer.

8.2.9.4 Comparator Circuit for PCIXCAP1/PCIXCAP2 Pins

A comparator circuit is required for properly decoding the PCI/PCI-X capability of the slot. Refer to the *PCI Local Bus Specification*, Revision 2.2, for this circuit. An example of this circuit is also contained in the reference schematics.

8.2.9.5 HPx_SLOT[2:0]

The HPx_SLOT[2:0] pins are pull-ups/pull-downs that are used to determine the slot count and mode of operation for the Intel[®] P64H2 Hot-Plug controller. These pins should be strapped to the proper slot count value. See Table 74.

8.2.9.6 Stutter Logic for Implementing Fewer Than Six Slots

The serialized input/output data stream effectively stutters around the unused bit positions corresponding with the number of Hot-Plug slots determined by HPx_SLOT[2:0]. This reduces the amount of logic required to implement fewer than six slots. When HPx_SLOT[2:0] is strapped to enable four Hot-Pluggable slots, bit positions 4 and 5 would be skipped. Refer to Figure 102 for an example of this. Note that this concept also applies to the output data stream as well.

Table 79. Shift Register Input Data

Bit	Byte 0	Byte 1	Byte 2	Byte 3
0	Slot 1 switch (0 = closed)	Slot 1 fault# (0 = fault)	Slot 1 present bit 2	Slot 1 present bit 1
1	Slot 2 switch	Slot 2 fault#	Slot 2 present bit 2	Slot 2 present bit 1
2	Slot 3 switch	Slot 3 fault#	Slot 3 present bit 2	Slot 3 present bit 1
3	Slot 4 switch	Slot 4 fault#	Slot 4 present bit 2	Slot 4 present bit 1
4	Slot 5 switch	Slot 5 fault#	Slot 5 present bit 2	Slot 5 present bit 1
5	Slot 6 switch	Slot 6 fault#	Slot 6 present bit 2	Slot 6 present bit 1
6	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
7	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
Bit	Byte 4	Byte 5	Byte 6	Byte 7
0	Slot 1 M66EN	Slot 1 PCIXCAP1	Slot 1 PCIXCAP2	User Defined
1	Slot 2 M66EN	Slot 2 PCIXCAP1	Slot 2 PCIXCAP2	User Defined
2	Slot 3 M66EN	Slot 3 PCIXCAP1	Slot 3 PCIXCAP2	User Defined
3	Slot 4 M66EN	Slot 4 PCIXCAP1	Slot 4 PCIXCAP2	User Defined
4	Slot 5 M66EN	Slot 5 PCIXCAP1	Slot 5 PCIXCAP2	User Defined
5	Slot 6 M66EN	Slot 6 PCIXCAP1	Slot 6 PCIXCAP2	User Defined
6	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)
7	Stutter (not used)	Stutter (not used)	Stutter (not used)	Stutter (not used)

Figure 102. Four-Slot Stutter Logic Implementation Example



8.2.9.7 Pull-Ups/Pull-Downs in Three or More Slot Serial Mode

All PCI signals should follow the *PCI Local Bus Specification*, Revision 2.2, pull-up requirements whether they are multiplexed or not. Any unused input signals should be pulled to 3.3 V through an 8.2 k $\Omega \pm 5\%$ resistor to keep them from floating.



8.2.9.8 Reference Schematic for Serial Mode

The schematic in Figure 103 is based on definition and simulation of the Intel[®] P64H2.

Note: This schematic has not been fully validated.

Figure 103. Reference Schematic for Serial Mode



8.2.10 Intel[®] P64H2 PCI Interface PCIXCAP and M66EN Pins

8.2.10.1 PCIXCAP Pin Requirements

During all modes of the Intel P64H2 Hot-Plug controller operation, the Intel P64H2 PCI/PCI-X interface pin PxPCIXCAP is not used. This pin should be tied to VCC3_3 through an 8.2 k Ω resistor to avoid having this line float.

The slot-specific HxPCIXCAP1 and HxPCIXCAP2 pins should be connected to their associated slot. See Section 8.2.7, Section 8.2.8, and Section 8.2.9 for more information on properly decoding PCI/PCI-X capability.

8.2.10.2 M66EN Pin Requirements

When operating in single-slot parallel mode, the Intel[®] P64H2 never drives PxM66EN. This pin should be tied to either VCC3_3 or ground through an 8.2 k $\Omega \pm 5\%$ resistor to avoid having this line float. M66EN on the slot must be connected to the associated HxM66EN pin with a pull-up/ pull-down on the motherboard. When the slot is to be a 33 MHz slot, then M66EN must be pulled to ground on the motherboard. This may make the slot a 33 MHz PCI slot always. When the M66EN pin is pulled high, then the slot cannot be run at 33 MHz PCI. This means that after a card is powered up at 33 MHz (Hot-Plug default), software must reset the bus to at least 66 MHz PCI mode (or a PCI-X mode) before any software attempts accesses to the PCI card. Otherwise, the card could experience operational problems if it requires M66EN for setting up PLLs, etc.

In dual slot parallel and serial modes, the PxM66EN pin (on the Intel P64H2 PCI/PCI-X interface) is a switched PCI bus signal that must be tied to all the slots through isolation logic. All cards must be able to see the value of PxM66EN being driven by the Intel P64H2 when coming out of reset. The HxM66EN pins (on the Intel P64H2 Hot-Plug Interface) should be connected to their associated slots.

The PxM66EN and HxM66EN pins each require $5 k\Omega \pm 5\%$ pull-up resistors as specified in *PCI Local Bus Specification*, Revision 2.2. When the slot is connected to the bus, the Intel P64H2 may be sinking through both resistors, which is a violation of the specification. The following sections describe two possible M66EN design solutions.

8.2.10.2.1 M66EN Isolation Switch Solution

One possible solution to the issue described in the previous paragraphs is to place a single $5 k\Omega \pm 5\%$ pull-up on the Intel P64H2 side of the isolation logic and a $5 k\Omega \pm 5\%$ pull-up on the slot side after the isolation logic, but with its own isolation switch, which uses an inverted version of the bus enable control signal. This way, when the isolation logic has the bus disconnected, the slot side may be pulled up with a $5 k\Omega \pm 5\%$ resistor. When the isolation logic has the bus connected, the slot side resistor may be isolated, and the M66EN line may be pulled up by the $5 k\Omega \pm 5\%$ pull-up on the Intel P64H2 side of the isolation logic. Using this method, the Intel P64H2 would only be sinking through a single $5 k\Omega$ resistor at any time and would always be meeting the *PCI Local Bus Specification*, Revision 2.2, on the M66EN pull-up (*PCI Local Bus Specification*, Revision 2.2, Section 7.7.7). See Figure 104.





Figure 104. M66EN Isolation Switch Solution

8.2.10.2.2 M66EN Diode Solution

Another possible to the issue described in the previous paragraphs solution is to use diodes to isolate the individual slots from one another while still allowing the Intel[®] P64H2 to drive the M66EN signals to ground. The Intel P64H2 PCI interface PxM66EN signal should be pulled to 3.3 V through a $100k\Omega \pm 5\%$ resistor. This signal would then be connected to the individual slots through a reverse biased diode (one diode per slot). The PCI slots should also be pulled up individually to 3.3 V through a resistor of value such that the equivalent of all the resistances on the M66EN bus is approximately 5 k Ω (the PCI recommended value). This circuit allows the Intel P64H2 to pull the slots' M66EN to ground during initial power-up. During normal operation, each of the slots' M66EN signals may be isolated from one another allowing for polling of the Hot-Plug HxM66EN input for slot capability. Figure 105 shows the diode solution implemented in serial mode, where 'Slot x M66EN' is a serialized input to the Hot-Plug controller.



Figure 105. M66EN Diode Solution





I/O Controller Hub 3 (Intel[®] ICH3-S) 9

9.1 IDE Interface

This section contains guidelines for connecting and routing the Intel[®] ICH3-S IDE interface. The ICH3-S has two independent IDE channels. This section provides guidelines for IDE connector cabling and motherboard design, including component and resistor placement, and signal termination for both IDE channels. The ICH3-S has integrated the series resistors that have been typically required on the IDE data signals (PDD[15:0] and SDD[15:0]) running to the two ATA connectors. While it is not anticipated that additional series termination resistors may be required, OEMs should verify motherboard signal integrity through simulation. Additional external zero ohm resistors may be incorporated into the design to address possible noise issues on the motherboard. The additional resistor layout increases flexibility by offering stuffing options at a later date.

The IDE interface may be routed with 5-mil traces on 7-mil spaces, and must be less than eight inches long (from ICH3-S to IDE connector). Additionally, maximum length difference between the longest and shortest trace lengths of a channel is 0.5 inch.

9.1.1 Cabling

- Length of cable: Each IDE cable must be equal to or less than 18 inches.
- Capacitance: The capacitance of each IDE cable must be less than 35 pF.
- **Placement:** A maximum of six inches is allowed between drive connectors on the cable. When a single drive is placed on the cable, it should be placed at the end of the cable. When a second drive is placed on the same cable, it should be placed on the next closest connector to the end of the cable (no more than six inches away from the end of the cable).
- **Grounding:** Provide a direct low impedance chassis path between the motherboard ground and hard disk drives.
- **ICH3-S Placement:** The ICH3-S must be placed equal to or less than eight inches from the ATA connector(s).

9.1.2 Cable Detection for Ultra ATA/66 and Ultra ATA/100

The ICH3-S IDE controller supports PIO, Multi-word (8237 style) DMA and Ultra DMA modes zero through five. The ICH3-S must determine the type of cable that is present to configure itself for the fastest possible transfer mode the hardware may support.

An 80-conductor IDE cable is required for Ultra DMA modes greater than two (Ultra ATA/33). This cable uses the same 40-pin connector as the old 40-pin IDE cable. The wires in the cable alternate: ground, signal, ground, signal, ground, signal, ground, and so on. All the ground wires are tied together on the cable (and they are tied to the ground on the motherboard through the ground pins in the 40-pin connector). This cable conforms to the *Small Form Factor Specification SFF-8049*. This specification may be obtained from the Small Form Factor Committee.



To determine when Ultra DMA modes greater than two (Ultra ATA/33) may be enabled, the ICH3-S requires the system software to attempt to determine the cable type used in the system. When the system software detects an 80-conductor cable, it may use any Ultra DMA mode up to the highest transfer mode supported by both the chipset and the IDE device. When a 40-conductor cable is detected, the system software must not enable modes faster than Ultra DMA Mode 2 (Ultra ATA/33).

Intel recommends that cable detection be performed using a combination Host-Side/Device-Side detection mechanism.

9.1.2.1 Combination Host-Side/Device-Side Cable Detection

Host-side detection (described in the *ATA/ATAPI-4 Standard*, Section 5.2.11) requires the use of two GPI pins (one for each IDE channel). The proper way to connect the PDIAG#/CBLID# signal of the IDE connector to the host is shown in Figure 106. All IDE devices have a 10 k Ω pull-up resistor to 5 V on this signal. Not all of the GPI and GPIO pins on the ICH3-S are 5 V tolerant. A 10 k $\Omega \pm 5\%$ pull-down resistor on PDIAG#/CBLID# is required to prevent the GPIO from floating when a device is not present. The pull-down resistor also allows for the use of a non-5 V tolerant GPIO.



Figure 106. Combination Host-Side/Device-Side IDE Cable Detection

This mechanism allows the BIOS, after diagnostics, to sample PDIAG#/CBLID#. When the signal is high, then a 40-conductor cable is present in the system and Ultra DMA modes greater than Mode 2 (Ultra ATA/33) must not be enabled.

When PDIAG#/CBLID# is detected low, an 80-conductor cable may be in the system, or there may be a 40-conductor cable and a legacy slave device (Device 1) that does not release the PDIAG#/ CBLID# signal as required by the ATA/ATAPI-4 standard. In this case, BIOS should check the IDENTIFY DEVICE information in a connected device that supports Ultra DMA modes higher than 2. When ID Word 93, bit 13 is 1, an 80-conductor cable is present. When this bit is 0, a legacy slave (Device 1) is preventing proper cable detection and BIOS should configure the system as though a 40-conductor cable is present and notify the user of the problem.

9.1.3 IDE Connector Requirements

The requirements for the primary and secondary IDE connector are shown in Figure 107.

- A 22 Ω to 47 Ω series resistor is required on RESET#. The correct value should be determined for each unique motherboard design, based on signal quality.
- An 8.2 k Ω to 10 k Ω pull-up resistor is required on IRQ14 and IRQ15 to VCC3.3.
- A 4.7 k $\Omega \pm$ 5% pull-up resistor to VCC3.3 is required on PIORDY.
- Series resistors may be placed on the control and data lines to improve signal quality. The resistors are placed as close to the connector as possible. Values are determined for each unique motherboard design.
- The 10 k Ω ± 5% resistor to ground on the PDIAG#/CBLID# signal is required on the primary connector. This change is to prevent the GPIOx pin from floating when a device is not present on the IDE interface.

Figure 107. Connection Requirements for IDE Connector





9.2 SPKR Pin Consideration

SPKR is used as both the output signal to the system speaker and as a functional strap. The strap function enables or disables the 'TCO Timer Reboot function' based on the state of the SPKR pin on the rising edge of PWROK. When enabled, the ICH3-S sends an SMI# to the processor upon a TCO timer timeout. The status of this strap is readable via the NO_REBOOT bit (bit 1, D31: F0, Offset D4h). The SPKR signal has a weak integrated pull-down resistor (the resistor is only enabled during boot/reset). Therefore, its default state is a logical zero or set to reboot. To disable TCO timer reboot, a jumper may be populated to pull the signal line high (see Figure 108). The value of the pull-up must be such that the voltage divider output caused by the pull-up, the effective pull-down (REFF), and the ICH3-S's integrated pull-down resistor may be read as logic high.





9.3 PCI

The ICH3-S provides a PCI Bus interface that is compliant with the *PCI Local Bus Specification*, Revision 2.2. The implementation is optimized for high-performance data streaming when the ICH3-S is acting as either the target or the initiator on the PCI bus. For more information on the PCI Bus interface, refer to the *PCI Local Bus Specification*, Revision 2.2.

The ICH3-S supports six PCI Bus masters (excluding the ICH3-S), by providing six REQ# / GNT# pairs. In addition, the ICH3-S supports two PC/PCI REQ# / GNT# pairs, one of which is multiplexed with a PCI REQ# / GNT# pair. Figure 109 shows the PCI bus layout example.



Figure 109. PCI Bus Layout Example



9.4 USB

The ICH3-S contains three UHCI host controllers. Each UHCI controller includes a root hub with two separate USB ports, for a total of six USB ports. This section provides guidelines for routing USB.

9.4.1 General Routing and Placement

Use the following general routing and placement guidelines when laying out a new design. These guidelines help minimize signal quality and EMI problems. USB validation efforts have focused on a ground referenced design.

- 1. Place the ICH3-S and major components on the un-routed board first. With minimum trace lengths, route high-speed clock, periodic signals, and USB differential pairs first. Maintain maximum possible distance between high-speed clocks/periodic signals to USB differential pairs and any connector leaving the PCB (i.e., I/O connectors, control and signal headers, or power connectors).
- 2. USB signals should be ground referenced (on layers 3 and 8).
- 3. Route USB signals using a minimum of vias and corners. This reduces reflections and impedance changes.
- 4. When it becomes necessary to turn 90 degrees, use two 45-degree turns or an arc instead of a single 90 degree turn. This reduces reflections on the signal by minimizing impedance discontinuities.
- 5. Do not route USB traces under crystals, oscillators, clock synthesizers, magnetic devices or ICs that use and/or duplicate clocks.
- 6. Stubs on USB signals should be avoided because stubs have an effect on signal quality. When stubs are necessary, none should be greater than 200 mils.
- 7. Route all traces over continuous ground planes with no interruptions. Avoid crossing over anti-etch when possible; this increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces.
- 8. Keep USB signals clear of the core logic set. High current transients are produced during internal state transitions, and may be very difficult to filter out.
- 9. Keep traces at least 50 mils away from the edge of the plane. This helps prevent the coupling of the signal onto adjacent wires, and helps prevent free radiation of the signal from the edge of the PCB.



9.4.2 USB Routing Parameters

Use the following separation guidelines.

- Recommended trace width and separation is 5-mils trace width with 6-mils spacing (90 Ω differential impedance).
- Maintain parallelism between USB differential signals, with the trace spacing needed to achieve 90 Ω differential impedance.
- Use at a minimum of 20 mils spacing between USB signal pair and other traces on the PCB. This helps to prevent crosstalk. When possible, keep clock and PCI traces at least 50 mils from the USB differential pairs.
- Minimize the length of high-speed clock and periodic signal traces that run parallel to USB signal lines to minimize crosstalk.
- Trace length match USB signal pair traces. The maximum trace length mismatch between USB signal pair should be no greater than 150 mils.

9.4.3 EMI Considerations

An optional 47 pF capacitor may be placed as close to the USB connector as possible on the USB data lines. This capacitor may be used for improved signal quality (rise/fall time), and to help minimize EMI radiation.

Note: Any EMI or ESD solution should be placed as close to the port as possible. For example, when using a front-panel daughter card, the EMI/ESD solution should be placed on the daughter card.

9.4.4 USB Power Line Layout Topologies

The following is a suggested topology for power distribution of VBUS to USB ports. Circuits of this type provide two types of protection during dynamic attach and detach situations on the bus: inrush current limiting (droop), and dynamic detach flyback protection. These two different situations require both bulk capacitance (droop) and filtering capacitance (for dynamic detach flyback voltage filtering). It is important to minimize the inductance and resistance between the coupling capacitors and the USB ports. That is, capacitors should be placed as close as possible to the port, and the power-carrying traces should be as wide as possible, preferably a plane. Figure 110 shows the suggested USB downstream power connection.



Figure 110. Suggested USB Downstream Power Connection



9.5 Intel[®] ICH3-S SMBus/SMLink Interface

The SMBus interface on the ICH3-S uses two signals, SMBCLK and SMBDATA, to send and receive data from components residing on the bus. These signals are used exclusively by the SMBus host controller. The SMBus host controller resides inside the ICH3-S. When the SMBus is used only for the SPD EEPROMs (one on each DIMM), both signals should be pulled up with a 4.7 k $\Omega \pm 5\%$ resistor to VCC3.3.

The ICH3-S incorporates an SMLink interface supporting Alert on LAN*, Alert on LAN2*, and a slave functionality. This interface uses two signals, SMLINK[1:0]. SMLINK0 corresponds to an SMBus clock signal, and SMLINK1 corresponds to an SMBus data signal. These signals are part of the SMBus Slave Interface.

For Alert on LAN* functionality, the ICH3-S transmits heartbeat and event messages over the interface. When using the 82562EM Platform LAN Connect Component, the ICH3-S's integrated LAN controller may claim the SMLink heartbeat and event messages and send them out over the network. An external, Alert on LAN2-enabled LAN controller (i.e., Intel[®] 82550) may connect to the SMLink signals to receive heartbeat and event messages, as well as access the ICH3-S SMBus Slave Interface. The slave interface function allows an external microcontroller to perform various functions. For example, the slave write interface may reset or wake a system, generate SMI# or interrupts, and send a message. The slave read interface may read the system power state, read the watchdog timer status, and read system status bits.

Both the SMBus host controller and the SMBus Slave Interface obey the SMBus 1.1 protocol, so the two interfaces may be externally wire-OR'd together to allow an external management ASIC (e.g., Intel 82550) to access targets on the SMBus as well as the ICH3-S Slave interface. Additionally, the ICH3-S supports slave functionality, including the host Notify protocol, on the SMLink pins. This is done by connecting SMLink0 to SMBCLK and SMLink1 to SMBDATA. Figure 111 shows the Intel ICH3-S SMBus/SMLink interface.



Figure 111. Intel[®] ICH3-S SMBus / SMLink Interface

Note: Intel does not support external access of the ICH3-S's Integrated LAN controller via the SMLink interface. In addition, Intel does not support access of the ICH3-S's SMBus Slave Interface by the ICH3-S's SMBus host controller. Refer to the *Intel*[®] 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet for full functionality descriptions of the SMLink and SMBus interface.

9.5.1 SMBus Design Considerations

There is not a single SMBus design solution that may work for all platforms. One must consider the total bus capacitance and device capabilities when designing SMBus segments. Routing the SMBus to the PCI slots makes the design process even more challenging since they add so much capacitance to the bus. This extra capacitance has a large affect on the bus time constant which in turn affects the bus rise and fall times.

Regardless of the architecture used, there are some general design considerations.

- Device class (High/Low power). Most designs use primarily High Power Devices.
- Amount of VCC_SUSPEND current available (i.e., minimizing load of VCC_SUSPEND).
- The pull-up resistor size for the SMBus data and clock signals is dependent on the bus load (this includes all device leakage currents). Generally the SMBus device that may sink the least amount of current is the limiting agent on how small the resistor may be. The pull-up resistor may not be made so large that the bus time constant (Resistance X Capacitance) does not meet the SMBus rise and time specification.
- The maximum bus capacitance that a physical segment may reach is 400 pF.
- The ICH3-S does not run SMBus cycles while in S5.
- SMBus devices that may operate in S5 must be powered by the VCC_SUSPEND supply.
- When the SMBus is connected to PCI, it must be connected to all PCI slots.
- It is recommended that I²C devices be powered by the 1.8 V supply. During an SMBus transaction in which the device is sending information to the ICH3-S, the device may not release the SMBus when the ICH3-S receives an asynchronous reset. The BIOS uses 1.8 V to reset the devices. SMBus 2.0-compliant devices have a timeout capability which makes them insusceptible to this I²C issue, allowing flexibility in choosing a voltage supply.



9.5.2 **Unified VCC_CORE Architecture**

Designing an SMBus using the ICH3-S is based on the power supply source for the SMBus microcontrollers. For the platform, all devices are powered by VCC3_3; therefore, the preferred design choice is the unified VCC3_3 architecture.

In the unified VCC_CORE architecture, all SMBus devices are powered by the VCC3_3 supply. This architecture shown in Figure 112 allows none of the devices to operate in S5, minimizing the load on 3.3 V SUSPEND.

Figure 112. **Unified VCC3 3 Architecture**



NOTES:

2. In suspended modes where VCC3_3 is OFF and 3.3 V SUS is on, the VCC3_3 node may be very near

ground. In this case, the input leakage of the ICH3-S may be approximately 10 µA.

9.5.3 **High Power/Low Power Mixed Architecture**

This design allows for current isolation of high and low current devices while also allowing SMBus devices to communicate while in S5. VCC_SUSPEND leakage is minimized by keeping non-essential devices on the core supply. This is accomplished by the use of a Field-Effect Transistor (FET) to isolate the devices powered by the core and suspend supplies (see Figure 113).

Figure 113. High Power/Low Power Mixed VCC SUSPEND/ VCC CORE Architecture





Added Considerations for Mixed Architecture:

- The bus switch must be powered by VCC_SUSPEND.
- Devices that are powered by the VCC_SUSPEND well must not drive into other devices that are powered off. This is accomplished with the bus switch.
- The bus bridge may be a device like the Phillips PCA9515.

9.5.4 Calculating The Physical Segment Pull-Up Resistor

Table 80 and Table 81 present references for calculating the value of the pull-up resistor that may be used for a physical bus segment. When any physical bus segment exceeds 400 pF, then a bus bridge device such as the Phillips* PCA9515 must be used to separate the physical segment into two segments that individually have a bus capacitance less than 400 pF.

Table 80. Bus Capacitance Reference Chart

Device	No. of Devices/ Trace Length	Capacitance Includes	Cap (pF)
Intel [®] ICH3-S	1	Pin Capacitance	12
CK408	1	Pin Capacitance	10
DIMMS	2	Pin Capacitance (10 pF) + 1 inch of trace capacitance	28
	3	DIMM	42
	2		86
	3		129
PCI Slots	4	Each PCI add-in card is allowed up to 40 pF + 3 pF per each connector	172
	5		215
	6		258
SMBus Trace Length in	≥ 24"		48
	≥ 36"	2 pF per inch of trace length	72
inches	≥ 48"		96

Table 81. Bus Capacitance/Pull-Up Resistor Relationship

Physical Bus Segment Capacitance	Pull-Up Range (For Vcc = 3.3 V
0 to 100 pF	8.2 kΩ to 1.2 kΩ
100 to 200 pF	4.7 kΩ to 1.2 kΩ
200 to 300 pF	3.3 kΩ to 1.2 kΩ
300 to 400 pF	2.2 kΩ to 1.2 kΩ



9.6 Real Time Clock (RTC)

The ICH3-S contains a real time clock (RTC) with 256 bytes of battery-backed SRAM. The internal RTC module provides two key functions: keeping date and time, and storing system data in its RAM when the system is powered down.

The ICH3-S uses a crystal circuit that generates a low-swing 32 kHz input sine wave. The RTCX1 input is amplified and driven back to the crystal circuit through the RTCX2 signal. Internal to the ICH3-S, the RTCX1 signal is amplified to drive internal logic as well as generate a free running full swing clock output for system use illustrated in Figure 114. This ICH-S output pin is called SUSCLK.

Figure 114. RTCX1 and SUSCLK Relationship



For further information on the RTC, consult Intel application note *AP-728 Intel*[®] *ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions*, available at: http://developer.intel.com/design/chipsets/applnots/292276.htm.

This section presents the recommended hookup for the RTC circuit for the ICH3-S.

Even if the ICH3-S internal RTC is not used, it is still necessary to supply clock inputs to RTCX1 and RTCX2 pins of the ICH3-S because other signals are gated with that clock in suspend modes. However, in this case the frequency (32.768 kHz) of the clock inputs is not critical. A lower-cost crystal may be used, or a single clock input may be driven into the RTCX1 pin with the RTCX2 pin left as no connect, as shown in Figure 115. This is not a validated configuration with ICH3-S.

Figure 115. RTC Connection When Not Using Internal RTC





9.6.1 RTC External Circuit

The ICH3-S RTC module requires an external oscillating source of 32.768 kHz connected on the RTCX1 and RTCX2 balls. Figure 116 shows the external circuitry that comprises the oscillator of the ICH3-S RTC.

Figure 116. Example of RTC External Circuitry



current, which is mirrored throughout the oscillator and buffer circuitry.

9.6.2 RTC External RTCRST# Circuit

The RTCRST# signal is used to reset the RTC well. The external capacitor and the external resistor between RTCRST# and the RTC battery (VBAT) were selected to create an RC time delay, such that RTCRST# will go high some time after the battery voltage is valid. The RC time delay should be in the range of 10 ms – 20 ms. When RTCRST# is asserted, bit 2 (RTC_PWR_STS) in the GEN_PMCON_3 (General PM Configuration 3) register is set to 1 and remains set until software clears it. Because of this, when the system boots, the BIOS knows that the RTC battery has been removed. Figure 116 shows an example of RTCRST# circuitry that is used in conjunction with the external diode circuit.



9.6.3 External Capacitors

To maintain the RTC accuracy, the external capacitor C3 must be 0.047 μ F, and capacitor values C1 and C2 should be chosen to provide the manufacturer's specified load capacitance (Cload) for the crystal when combined with the parasitic capacitance of the trace, socket (when used), and package. The following equation may be used to choose the external capacitance values:

Cload = [(C1 + Cin1 + Ctrace1)*(C2 + Cin2 + Ctrace2)]/[(C1 + Cin1 + Ctrace1 + C2 + Cin2 + Ctrace2)] + Cparasitic

Where:

Cload = Crystal's load capacitance. This value may be obtained from crystal's specification.

Cin1, Cin2 = input capacitances at RTCX1, RTCX2 balls of the ICH3-S. These values may be obtained in the *Intel*[®] 82801CA I/O Controller Hub 3 (ICH3-S) Datasheet.

Ctrace1, Ctrace2 = Trace length capacitances measured from crystal terminals to the RTCX1 and RTCX2 balls. These values depend on the characteristics of board material, the width of signal traces, and the length of the traces. Typical value is approximately:

Ctrace = trace length * 2 pF / inch (dependent upon board characteristics)

Cparasitic = Crystal's parasitic capacitance. This capacitance is created by the existence of two electrode plates, and the dielectric constant of the crystal blank inside the crystal part. Refer to the crystal's specification to obtain this value.

Ideally, C1 and C2 may be selected such that C1 = C2. Using the equation of Cload above, the value of C1 and C2 may be calculated to give the best accuracy (closest to 32.768 kHz) of the RTC circuit at room temperature. However, C2 may be chosen such that C2 > C1. Then C1 may be trimmed to obtain 32.768 kHz.

In certain conditions, both C1 and C2 values may be shifted away from the **theoretical values** (calculated values from the above equation) to obtain the closest oscillation frequency to 32.768 kHz. When C1 and C2 values are smaller then the theoretical values, the RTC oscillation frequency may be higher.

The following example illustrates the use of the practical values C1 and C2 in the case that theoretical values cannot ensure the accuracy of the RTC in a low temperature condition.

9.6.3.1 Example with Load Capacitance

According to a required 12 pF load capacitance of a typical crystal that is used with the ICH3-S, the calculated values of C1 = C2 are 10 pF at room temperature (25° C) to yield a 32.768 kHz oscillation.

At 0° C, the frequency stability of the crystal gives -23 ppm (assumed that the circuit has zero ppm at 25° C). This makes the RTC circuit oscillate at 32.767246 kHz instead of 32.768 kHz.

When the values of C1 and C2 are chosen to be 6.8 pF instead of 10 pF, this causes the RTC to oscillate at a higher frequency at room temperature (+23 ppm). However, this configuration of C1 and C2 makes the circuit oscillate closer to 32.768 kHz at 0° C. The 6.8 pF value of C1 and C2 is the practical value.



Note: The temperature dependency of crystal frequency is a parabolic relationship (ppm / degree squared). The effect of the changing crystal's frequency when operating at 0° C (25° C below room temperature) is the same when operating at 50° C (25° C above room temperature).

9.6.4 RTC Layout Considerations

Since the RTC circuit is very sensitive and requires high accurate oscillation, reasonable care must be taken during layout and routing of the RTC circuit. Some recommendations are:

- Reduce trace capacitance by minimizing the RTC trace length. ICH3-S requires a trace length less than 1 inch on each branch (from crystal's terminal to RTCXn pin). Route the RTC circuit short to simplify the trace length measurement and increase accuracy when calculating trace capacitances. Trace capacitance depends on the trace width and dielectric constant of the board's material. On FR-4 board material, a 5 mils trace has approximately 2 pF per inch.
- Reduce trace signal coupling by avoiding routing of adjacent PCI signals close to RTCX1, RTCX2, and VBIAS.

9.6.5 RTC External Battery Connection

The RTC requires an external battery connection to maintain its functionality and its RAM while the ICH3-S is not powered by the system.

Example batteries are: Duracell 2032, 2025, or 2016 (or equivalent), which may give many years of operation.

Batteries are rated by storage capacity. The battery life may be calculated by dividing the capacity by the average current required. For example, when the battery storage capacity is 170 mAh (assumed usable), and the average current required is $3 \mu A$, the battery life may be at least:

170,000 μ Ah / 3 μ A = 56,666 h = 6.4 years

The voltage of the battery may affect the RTC accuracy. In general, when the battery voltage decays, the RTC accuracy also decreases. The battery voltage of the RTC must be greater than 2 V at all times to ensure the accuracy of the RTC clock.

Connect the battery to the ICH3-S via an isolation diode circuit. The diode circuit allows the ICH3-S RTC-well to be powered by the battery when the system power is not available, and by the system power when it is available. To do this, the diodes are set to be reverse biased when the system power is not available. Figure 116 is an example of a diode circuit. As noted, a standby power supply should be used in a server system to provide continuous power to the RTC when available to significantly increase the RTC battery life

9.6.6 VBIAS DC Voltage and Noise Measurements

VBIAS is a DC voltage level that is necessary for biasing the RTC oscillator circuit. This DC voltage level is filtered out from the RTC oscillation signal by the RC Network of R2 and C3 (see Figure 116); therefore, it is a self-adjusted voltage. Board designers should not manually bias the voltage level on VBIAS. Checking VBIAS level is used for testing purposes only to determine the right bias condition of the RTC circuit.



VBIAS should be at least 200 mV DC. The RC network of R2 and C3 filters out most of the AC signals that exist on this pin. However, the noise on this pin should be kept to a minimum to ensure the stability of the RTC oscillation.

Probing VBIAS requires the same technique as probing the RTCX1 and RTCX2 signals (using Op-Amp). See application note *AP-728*, *Intel*[®] *ICH Family Real Time Clock (RTC) Accuracy and Considerations Under Test Conditions*, for further details on measuring techniques.

Note: VBIAS is also very sensitive to environmental conditions.

9.6.7 SUSCLK

SUSCLK is a square waveform signal output from the RTC oscillation circuit. Depending on the quality of the oscillation signal on RTCX1 (largest voltage swing), SUSCLK duty cycle may be between 30% and 70%.

When the SUSCLK duty cycle is beyond the 30%–70% range, there is a poor oscillation signal on RTCX1 and RTCX2.

SUSCLK may be probed directly using a normal probe (50 Ω input impedance probe), and it is an appropriate signal to check the RTC frequency to determine the accuracy of the ICH3-S RTC clock.

9.6.8 RTC-Well Input Strap Requirements

All RTC-well inputs (RSMRST#, RTCRST#, INTRUDER#) must be either pulled up to VCCRTC or pulled down to ground while in the G3 state. RTCRST#, when configured as shown in Figure 116, meets this requirement. RSMRST# should have a weak external pull-down to ground, and INTRUDER# should have a weak external pull-up to VCCRTC. This may prevent these nodes from floating in G3, and correspondingly may prevent ICCRTC leakage that may cause excessive coin-cell drain. The PWROK input signal should also be configured with an external weak pull-down.



9.7 Internal LAN Layout Guidelines

The ICH3-S provides various options for integrated LAN capability. The platform supports several components depending on the target market. The guidelines use the term 82562ET to refer to both the Intel[®] 82562ET, and the Intel[®] 82562EM. The Intel[®] 82562EM is specified in those cases where a difference exists. Table 82 presents the internal LAN layout guidelines.

Table 82. Internal LAN Layout Guidelines

Platform LAN Connect Component	Connection	Features
Intel [®] 82562EM	Advanced 10/100 Ethernet	Alert on LAN* & Ethernet 10/100 Connection
Intel [®] 82562ET	10/100 Ethernet	Ethernet 10/100 Connection

Design guidelines are provided for each required interface and connection. Refer to Figure 117 and Table 83 for the corresponding section of the design guide.

Figure 117. Platform LAN Connect



Table 83. LAN Design Guide Section Reference

Layout Section	Figure 117 Reference	Design Guide Section
Intel [®] ICH3-S – LAN Connect Interface	А	Section 9.7.1, "LCI (LAN Connect Interface) Guidelines"
General Routing Guidelines	В	Section 9.7.2, "General LAN Routing Guidelines and Considerations"
Intel [®] 82562ET / Intel [®] 82562EM	В	Section 9.7.3, "Intel® 82562ET/Intel® 82562EM Guidelines"



9.7.1 LCI (LAN Connect Interface) Guidelines

This section contains guidelines on how to implement a Platform LAN Connect (PLC) device on a system motherboard using LCI. It should not be treated as a specification, and the system designer must ensure through simulations or other techniques that the system meets the specified timings. Special care must be given to matching the LAN_CLK traces to those of the other signals, as shown below. The following are guidelines for the ICH3-S to LAN component interface. The following signal lines are used on this interface:

- LAN_CLK
- LAN_RSTSYNC
- LAN_RXD[2:0]
- LAN_TXD[2:0]

This interface supports Intel[®] 82562ET/Intel[®] 82562EM components. Signal lines LAN_CLK, LAN_RSTSYNC, LAN_RXD0, and LAN_TXD0 are shared by all components.

9.7.1.1 Bus Topology

The LAN Connect Interface must be configured in direct point-to-point connection between the ICH3-S and the LAN component topology (see Figure 118).





9.7.1.2 LCI Routing Parameters

Route the LCI signals carefully on the motherboard to meet the timing and signal quality requirements of this interface specification. The board designer should simulate the board routing to verify that the specifications are met for flight times and skews due to trace mismatch and crosstalk. Table 84 presents the LCI routing parameter summary. Figure 119 shows the LAN_CLK routing example.

Table 84. LCI Routing Parameter Summary

Parameter	Requirements
Trace Impedance (Z ₀)	60 $\Omega \pm 15\%$ due to signal integrity requirements.
Trace Spacing	Minimum of 100 mils from non-LCI signals.
Termination	33 $\boldsymbol{\Omega}$ series resistor may be installed at the driver side of the interface.
Length Tuning	On the motherboard, the length of each data trace should be either equal in length to the LAN_CLK trace, or up to 0.5 inch shorter than the LAN_CLK trace. LAN_CLK should always be the longest motherboard trace in each group.

Figure 119. LAN_CLK Routing Example



9.7.2 General LAN Routing Guidelines and Considerations

9.7.2.1 General Trace Routing Considerations

Trace routing considerations are important to minimize the effects of crosstalk and propagation delays on sections of the board where high-speed signals exist. Signal traces should be kept as short as possible to decrease interference from other signals, including those propagated through power and ground planes. Observe the following suggestions to help optimize board performance:

- Maintain constant symmetry and spacing between the traces within a differential pair.
- Keep the signal trace lengths of a differential pair equal to each other.
- Keep the total length of each differential pair under four inches. (Many customer designs with differential traces longer than five inches have had one or more of the following issues: IEEE phy conformance failures, excessive EMI, and/or degraded receive BER [Bit Error Rate].)
- Do not route the transmit differential traces closer than 100 mils to the receive differential traces.
- Do not route any other signal traces parallel to the differential traces, or closer than 100 mils to the differential traces (300 mils is recommended).
- Keep maximum separation between differential pairs to 7 mils.



- For high-speed signals, the number of corners and vias should be kept to a minimum. When a 90 degree bend is required, it is recommended to use two 45-degree bends instead. Refer to Figure 120.
- Traces should be routed away from board edges by a distance greater than the trace height above the ground plane. This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
- Do not route traces and vias under crystals or oscillators. This may prevent coupling to or from the clock. And as a general rule, place traces from clocks and drives at a minimum distance from apertures by a distance that is greater than the largest aperture dimension.





9.7.2.2 Trace Geometry and Length

The key factors in controlling trace EMI radiation are the trace length, and the ratio of trace-width to trace-height above the ground plane. To minimize trace inductance, high-speed signals and signal layers that are close to a ground or power plane should be as short and wide as practical. Ideally, this trace width to height above the ground plane ratio is between 1:1 and 3:1. To maintain trace impedance, the width of the trace should be modified when changing from one board layer to another when the two layers are not equidistant from the power or ground plane. Differential trace impedances should be controlled to be ~100 Ω . It is necessary to compensate for trace-to-trace edge coupling, which may lower the differential impedance by up to 10 Ω .

Traces between decoupling and I/O filter capacitors should be as short and wide as practical. Long and thin traces are more inductive and would reduce the intended effect of decoupling capacitors. Also, for similar reasons, traces to I/O signals and signal terminations should be as short as possible. Vias to the decoupling capacitors should be sufficiently large in diameter to decrease series inductance. Additionally, the PLC should not be closer than 1 inch to the connector/magnetic edge of the board.

9.7.2.3 Signal Isolation

Follow these rules for signal isolation:

• Separate and group signals by function on separate layers when possible. Maintain a gap of 100 mils between all differential pairs (Ethernet) and other nets, but group associated differential pairs together. Over the length of the trace run, each differential pair should be at least 0.3 inch away from any parallel signal traces.



- Physically group together all components associated with one clock trace to reduce trace length and radiation.
- Isolate I/O signals from high speed signals to minimize crosstalk, which may increase EMI ٠ emission and susceptibility to EMI from other signals.
- Avoid routing high-speed LAN or Phoneline traces near other high-frequency signals associated with a video controller, cache controller, processor, or other similar devices.

Power and Ground Connections 9.7.2.4

Follow these rules for power and ground connections:

- All VCC balls should be connected to the same power supply.
- All VSS balls should be connected to the same ground plane.
- Four to six decoupling capacitors, including two 4.7 μF capacitors, are recommended.
- Place decoupling as close as possible to power balls.

9.7.2.5 General Power and Ground Plane Consideration

To properly implement the common mode choke functionality of the magnetics module, the chassis or output ground (secondary side of transformer) should be separated from the digital or input ground (primary side) by a physical separation of 100 mils minimum. Figure 121 shows the ground plane separation.



Good grounding requires minimizing inductance levels in the interconnections and keeping ground returns short, signal loop areas small, and power inputs bypassed to signal return. These may significantly reduce EMI radiation.

intel®

The following are guidelines that help reduce circuit inductance in both backplanes and motherboards:

- Route traces over a continuous plane with no interruptions (don't route over a plane split). When vacant areas exist on a ground or power plane, avoid routing signals over the vacant area. Routing over a vacant area may increase inductance and EMI radiation levels.
- Separate noisy digital grounds from analog grounds to reduce coupling. Noisy digital grounds may affect sensitive DC subsystems.
- All ground vias should be connected to every ground plane, and every power via should be connected to all power planes at equal potential. This helps reduce circuit inductance.
- Physically locate grounds between a signal path and its return. This may minimize the loop area.
- Avoid fast rise/fall times as much as possible. Signals with fast rise and fall times contain many high-frequency harmonics, which may radiate EMI.
- The ground plane beneath the filter/transformer module should be split. The RJ45 connector side of the transformer module should have chassis ground beneath it. By splitting ground planes beneath transformer, noise coupling between the primary and secondary sides of the transformer and between the adjacent coils in the transformer is minimized. There should not be a power plane under the magnetics module.

9.7.2.6 Board Design

The following recommendations are based on a ground referenced design.

• Top Layer Routing

Sensitive analog signals are routed completely on the top layer without the use of vias. This allows tight control of signal integrity, and removes any impedance inconsistencies due to layer changes.

• Ground Plane

A layout split (100 mils) of the ground plane under the magnetics module between the primary and secondary side of the module is recommended. It is also recommended to minimize the digital noise injected into the 82562 common ground plane. Suggestions include optimizing decoupling on neighboring noisy digital components, isolating the 82562 digital ground using a ground cutout, etc.

Power Plane

Physically separate digital and analog power planes must be provided to prevent digital switching noise from being coupled into the analog power supply plane's VDD_A. Analog power may be a metal fill 'island', separated and RC filtered from digital power.

• Signal Layer Routing

The digital high-speed signals, which include all of the LAN interconnect interface signals, must be routed on an internal signal layer away from the analog signals.

9.7.2.7 Common Physical Layout Issues

The following is a list of common physical layer design and layout mistakes in LAN On Motherboard Designs:

• Unequal length of the two traces within a differential pair. Inequalities create common-mode noise and may distort the transmit or receive waveforms.



- Lack of symmetry between the two traces within a differential pair. (For each component and/ or via that one trace encounters, the other trace must encounter the same component or a via at the same distance from the PLC.) Asymmetry may create common-mode noise and distort the waveforms.
- Excessive distance between the PLC and the magnetics or between the magnetics and the RJ45/11 connector. Beyond a total distance of about four inches, it may become extremely difficult to design a spec-compliant LAN product. Long traces on FR4 (fiberglass epoxy substrate) may attenuate the analog signals. In addition, any impedance mismatch in the traces may be aggravated when they are long. The magnetics should be as close to the connector as possible (≤ 1 inch).
- Routing any other trace parallel to and close to one of the differential traces. Crosstalk getting onto the receive channel may cause degraded long cable BER. Crosstalk getting onto the transmit channel may cause excessive emissions (failing FCC), and may cause poor transmit BER on long cables. At a minimum, other signals should be kept 0.3 inch from the differential traces.
- Routing the transmit differential traces next to the receive differential traces. The transmit trace that is closest to one of the receive traces may put more crosstalk onto the closest receive trace and may greatly degrade the receiver's BER over long cables. After exiting the PLC, the transmit traces should be kept 0.3 inch or more away from the nearest receive trace. The only possible exceptions are in the vicinities where the traces enter or exit the magnetics, the RJ45/11, and the PLC.
- Use of an inferior magnetics module. The magnetics modules that we use have been fully tested for IEEE PLC conformance, long cable BER, and for emissions and immunity. (Inferior magnetics modules often have less common-mode rejection and/or no auto transformer in the transmit channel.)
- Use of an 82555 or 82558 physical layer schematic in a PLC design. The transmit terminations and decoupling are different. There are also differences in the receive circuit. Follow the appropriate reference schematic or application note.
- Not using (or incorrectly using) the termination circuits for the unused pins at the RJ-45 and for the wire-side center-taps of the magnetics modules. These unused RJ pins and wire-side center-taps must be correctly referenced to chassis ground via the proper value resistor and a capacitance or termplane. When these are not terminated properly, there may be emissions (FCC) problems, IEEE conformance issues, and long cable noise (BER) problems. The application notes have schematics that illustrate the proper termination for these unused RJ pins and the magnetics center-taps.
- Incorrect differential trace impedances. It is important to have ~100 Ω differential impedance between the two traces within a differential pair. This becomes even more important as the differential traces become longer. It is very common to see customer designs that have differential trace impedances between 75 Ω and 85 Ω , even when the designers think they've designed for 100 Ω . (To calculate differential impedance, many impedance calculators only multiply the single-ended impedance by two. This does not take into account edge-to-edge capacitive coupling between the two traces. When the two traces within a differential pair are kept close to each other, the edge coupling may lower the effective differential impedance by 5 Ω -20 Ω . A 10 Ω -15 Ω drop in impedance is common.) Short traces may have fewer problems when the differential impedance is a little off.
- Use of capacitor that is too large between the transmit traces and/or too much capacitance from the magnetic's transmit center-tap (on the 82562ET side of the magnetics) to ground. Using capacitors more than a few pF in either of these locations may slow the 100 Mbps rise and fall time so much that they fail the IEEE rise time and fall time specs. This may also cause return loss to fail at higher frequencies and may degrade the transmit BER performance. Caution

should be exercised when a capacitor is put in either of these locations. When a capacitor is used, it should almost certainly be less than 22 pF (6 pF to 12 pF values have been used on past designs with reasonably good success). These capacitors are not necessary, unless there is some overshoot in 100 Mbps mode.

- *Note:* It is important to keep the two traces within a differential pair close to each other. Keeping them close helps to make them more immune to crosstalk and other sources of common-mode noise. This also means lower emissions (i.e., FCC compliance) from the transmit traces, and better receive BER for the receive traces.
- *Note:* 'Close' should be considered to be less than 0.03 inch between the two traces within a differential pair. 0.007 inch trace-to-trace spacing is recommended.

9.7.3 Intel[®] 82562ET/Intel[®] 82562EM Guidelines

For correct LAN performance, designers must follow the general guidelines outlined in Section 9.7.2, "General LAN Routing Guidelines and Considerations". Additional guidelines for implementing an 82562ET or 82562EM platform LAN connect component are provided in the following sections.

9.7.3.1 Intel[®] 82562ET/Intel[®] 82562EM Component Placement Guidelines

Component placement may affect signal quality, emissions, and temperature of a board design. This section provides guidelines for component placement.

Careful component placement may:

- Decrease potential problems directly related to electromagnetic interference (EMI), which may cause failure to meet FCC and IEEE test specifications.
- Simplify the task of routing traces. To some extent, component orientation affects the complexity of trace routing. The overall objective is to minimize turns and crossovers between traces.

Minimizing the amount of space needed for the Ethernet LAN interface is important because all other interfaces compete for physical space on a motherboard near the connector edge. As with most subsystems, the Ethernet LAN circuits must be as close as possible to the connector. Thus, it is imperative that all designs be optimized to fit in a very small space.

9.7.3.2 Crystals and Oscillators

To minimize the effects of EMI, clock sources should not be placed near I/O ports or board edges. Radiation from these devices may be coupled onto the I/O ports or out of the system chassis. Crystals should also be kept away from the Ethernet magnetics module to prevent interference of communication. The retaining straps of the crystal (when they should exist) should be grounded to prevent possibility of radiation from the crystal case, and the crystal should lay flat against the PC board to provide better coupling of the electromagnetic fields to the board.

For noise free and stable operation, place the crystal and associated discretes as close as possible to the 82562ET or 82562EM, keeping the trace length as short as possible. Do not route any noisy signals in this area.



9.7.3.3 Intel[®] 82562ET/Intel[®] 82562EM Termination Resistors

The 100 $\Omega \pm 1\%$ resistor used to terminate the differential transmit pairs (TDP/TDN), and the 121 $\Omega \pm 1\%$ resistor used to terminate the differential receive pairs (RDP/RDN) should be placed as close to the Platform LAN connect component (82562ET or 82562EM) as possible. This is due to the fact that these resistors are terminating the entire impedance that is seen at the termination source (i.e., Intel 82562ET), including the wire impedance reflected through the transformer. Figure 122 shows the Intel 82562ET/EM termination.

Figure 122. Intel[®] 82562ET/Intel[®] 82562EM Termination



9.7.4 Critical Dimensions

There are two dimensions to consider during layout. Distance 'A' from the line RJ45 connector to the magnetics module, and distance 'B' from the 82562ET or 82562EM to the magnetics module. The combined total distances A and B must not exceed two inches (see Figure 123).

Figure 123. Critical Dimensions for Component Placement



9.7.4.1 Distance from Magnetics Module to RJ45 (Distance A)

The distance A in Figure 123 should be given the highest priority in board layout. The distance between the magnetics module and the RJ45 connector should be kept to less than 1 inch of separation. The following trace characteristics are important and should be observed:

- Differential Impedance: The differential impedance should be 100 Ω . The single ended trace impedance may be approximately 50 Ω ; however, the differential impedance may also be affected by the spacing between the traces.
- Trace Symmetry: Differential pairs (such as TDP and TDN) should be routed with consistent separation, and with exactly the same lengths and physical dimensions (for example, width).
- *Warning:* Asymmetric and unequal length traces in the differential pairs contribute to common mode noise. This may degrade the receive circuit's performance and contribute to radiated emissions from the transmit circuit. When the 82562ET must be placed further than a couple of inches from the RJ45 connector, distance B may be sacrificed. Keeping the total distance between the 82562ET and RJ45 as short as possible should be a priority.
 - *Note:* Measured trace impedance for layout designs targeting 100 Ω often results in lower actual impedance. OEMs should verify actual trace impedance and adjust their layout accordingly. When the actual impedance is consistently low, a target of 105 Ω –110 Ω should compensate for second order effects.

9.7.4.2 Distance from Intel® 82562ET to Magnetics Module (Distance B)

Distance B should also be designed to be less than 1 inch between devices. The high-speed nature of the signals propagating through these traces requires that the distance between these components be closely observed. In general, any section of traces that is intended for use with high-speed signals should observe proper termination practices. Proper termination of signals may reduce reflections caused by impedance mismatches between device and traces. The reflections of a signal may have a high-frequency component that may contribute more EMI than the original signal itself. For this reason, these traces should be designed to a 100 Ω differential value. These traces should also be symmetric and equal length within each differential pair.

9.7.5 Terminating Unused Connections

In Ethernet designs, it is common practice to terminate unused connections on the RJ45 connector and the magnetics module to ground. Depending on overall shielding and grounding design, this may be done to the chassis ground, signal ground, or a termination plane. Care must be taken when using various grounding methods to insure that emission requirements are met. The method most often implemented is called the Bob Smith Termination. In this method, a floating termination plane is cut out of a power plane layer. This floating plane acts as a plate of a capacitor with an adjacent ground plane, and couples capacitively to the ground plane, creating the required 1500 pF of capacitance. The signals may be routed through 75 Ω resistors to the plane. Stray energy on unused pins is then carried to the plane.



9.7.5.1 Termination Plane Capacitance

It is recommended that the termination plane capacitance equal a minimum value of 1500 pF. This helps reduce the amount of crosstalk on the differential pairs (TDP/TDN and RDP/RDN) from the unused pairs of the RJ45. Pads may be placed for an additional capacitance to chassis ground, which may be required when the termplane capacitance is not large enough to pass EFT (Electrical Fast Transient) testing. When a discrete capacitor is used to meet the EFT requirements, it should be rated for at least 1000 Vac. Figure 124 shows the termination plane.



Figure 124. Termination Plane



DebugPortandLogicAnalyzerInterface10

10.1 ITP Support

10.1.1 Overview

One key tool that is needed to debug BIOS, logic, signal integrity, general software, and general hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in a platform design is the In Target Probe (ITP). The ITP is widely used by various validation, test, and debug groups from third party BIOS vendors, OEMs, and other developers.

10.1.2 Implementation

To minimize the ITP connector footprint, the ITP700FLEX is an alternate option. Note that the termination resistors do not need to be stuffed (thus zero additional BOM cost). However, standard signal connection guidelines for the CPU's TAP logic signals for the non-ITP case still need to be followed. In other words, only the traces and component footprints need to be added to the design, with all previous 'non-ITP' guidelines followed otherwise. This way, when ITP support is needed, the termination resistor and connector may be populated as needed for debug support. Note also that when the ITP700FLEX footprint cannot be followed due to mechanical, routing, or footprint reasons, it is acceptable to have a simple via grouping in lieu of the connector to allow for 'blue-wiring' of the ITP.



10.2 Recommended Onboard ITP700FLEX Implementation

10.2.1 ITP Signal Routing Guidelines

Figure 125 illustrates recommended connections between the onboard ITP700FLEX debug port, Intel[®] Pentium[®] M processor, Intel[®] E7501 MCH, and CK-408 clock chip in the cases where the debug port is used.

Figure 125. ITP700FLEX Debug Port Signals



10.2.1.1 TDI, TMS and TRST# Routing Requirements

Route the TDI signal between the ITP700FLEX connector and the Intel Pentium M processor. A 150 $\Omega\pm5\%\,$ pull-up to VCCP (1.05 V) should be placed within \pm 300 ps of the processor's TDI pin.

Route the TMS signal between the ITP700FLEX connector and the Intel Pentium M processor. A 39.2 $\Omega \pm 1\%$ pull-up to VCCP should be placed within ± 200 ps of the ITP700FLEX connector pin.


Route the TRST# signal between the ITP700FLEX connector and the Intel Pentium M processor. A 510 Ω to 680 $\Omega \pm 5\%$ pull-down to ground should be placed on TRST#. Placement of the pull down resistor is not critical. Avoid having any trace stub from the TRST# signal line to the termination resistor.

10.2.1.2 TCK and TDO Routing Requirements

Route the TCK signal from the ITP700FLEX connector's TCK pin to the Intel Pentium M processor's TCK pin and then fork back from the Intel Pentium M processor TCK pin and route back to the ITP700FLEX connector's FBO pin. A 27.4 $\Omega \pm 1\%$ pull-down to ground should be placed within ± 200 ps of the ITP700FLEX connector pin.

Route the TDO signal from the Intel Pentium M processor to a 54.9 $\Omega \pm 1\%$ pull-up resistor to VCCP that should be placed close to the ITP700FLEX connector's TDO pin. Then insert a 22.6 $\Omega \pm 1\%$ series resistor to connect the 54.9 Ω pull-up and TDOITP net (see Figure 125). Limit the L1 segment length of the TDOITP net to be less than 1.0 inch.

10.2.1.3 BPMx# Routing Requirements

The Intel Pentium M processor drives the BPM[4:0]# signals to the ITP700FLEX at a 100-MHz clock rate. Route the BPM[4:0]# as a Zo=50 Ω point-to-point transmission line connection between the processor and the ITP700FLEX connector. Connect the ITP700FLEX connector's BPM[3:0]# pins to the Intel Pentium M processor's BPM[3:0]# pins. Connect the ITP700FLEX's integrated far-end terminations as well as the processor's AGTL+ integrated on-die termination ensure proper signal quality for the BPM[4:0]# signals. Due to the length of the ITP700FLEX cable, the length L2 of the BPM[4:0]# signals on the motherboard should be limited to be shorter than 6.0 inches. The BPM[4:0]# signals' length L2 should be length matched to each other within \pm 50 ps. The BPM[4:0]# signal trace lengths are matched inside the Intel Pentium M processor package trace length mismatch. The BPM[4:0]# signal lengths also need to be matched within \pm 50 ps to the L3+L4-L5 net lengths of the RESET# signal.

L3 + L4 - L5 = L2 (within ± 50 ps)

See Figure 125 for topology. See below for more details on routing guidelines for the RESET# signal.

Due to the Intel Pentium M processor's AGTL+ on-die termination for BPM[3:0]# and PRDY#, there is no issue or concern when the BPM[4:0]# pins of the ITP700FLEX connector are left floating when the ITP is not being used and the ITP700FLEX cable is unplugged.

Route the ITP700FLEX connector's BPM[5]# signal as a Zo = 50 Ω point-to-point connection to the Intel Pentium M processor's PREQ# pin. Integrated on the ITP700FLEX BPM[5]# driver signal is a resistive pull-up that ensures proper signal quality at the processor's PREQ# input pin. The IIntel Pentium M processor has an integrated, weak, on-die pull-up to V_{CCP} for the PREQ# signal to ensure a proper logic level when the ITP700FLEX port connector is not plugged in. There is no need for any external termination on the motherboard for the BPM[5]# = PREQ# signal. The maximum length of BPM[5]#/PREQ# should not exceed 6.0 inches.



10.2.1.4 RESET# Routing Guidelines

As explained in Section 5.1.4.2, "Processor RESET# Signal" the RESET# signal forks (see Figure 26 and Figure 125) out from the Intel[®] E7501 MCH's CPURESET# pin and is routed to the Intel[®] Pentium[®] M processor (because of this fork, the L5 segment is subtracted from the total length) and ITP700FLEX debug port. One branch from the fork connects to the Intel Pentium M processor's RESET# pin and the second branch connects to a 54.9 $\Omega \pm 1\%$ termination pull-up resistor to V_{CCP} placed close to the ITP700FLEX debug port. A series 22.6 $\Omega \pm 1\%$ resistor is used to continue the path to the ITP700FLEX RESET# pin with the RESETITP# net in Figure 125.

The length of the RESETITP# net (labeled as net L4) should be limited to be less than 0.5 inches. To ensure correct operational timings, the length of the RESET# nets L3, L4, and L5 with respect to the BPM[4:0]# net length L2 should adhere the following length matching requirement within \pm 50 ps.

L3 + L4 - L5 = L2 (within ± 50 ps)

There is no need for pull-up termination on the Intel Pentium M processor side of the RESET# net due to presence of AGTL+ on-die termination on the processor and the Intel E7501 MCH.

10.2.1.5 BCLK Routing Requirements

The ITP700FLEX debug port's BCLKp/BCLKn inputs are driven with a 100-MHz differential clock from the CK-408 clock chip and require 33 Ω series resistors. The CK-408 also feeds another two pairs of 100-MHz differential clocks to the Intel Pentium M processor's BCLK[1:0] and Intel[®] E7501 chipset's BCLK[1:0] input pins. Common clock signal timing requirements of the Intel[®] E7501 MCH and the Intel Pentium M processor requires matching of processor and MCH BCLK[1:0] nets L6 and L7, respectively. To ensure correct operation of the ITP700FLEX, the BCLKp/BCLKn net L8 should be tuned to be within ± 50 ps to the sum of length L6 of the BCLK[1:0] lines and the additional length L2 of the BPM#[4:0] signals.

L6 + L2 = L8 (within ± 50 ps)

10.2.1.6 ITPFLEX Routing Requirement Summary

The timing requirements for the BPM[5:0]#, RESET#, and BCLKp/BCLKn signals of the ITP700FLEX debug port requires careful attention to their routing. Standard high frequency bus routing practices should be observed.

- 1. Keep a minimum of 2:1 spacing in between these signals and to other signals.
- 2. Reference these signals to ground planes and avoid routing across power plane splits.
- 3. The number of routing layer transitions should be minimized. When layout constraints require a routing layer transition, any such transition should be accompanied with ground stitching vias placed within 100 mils of the signal via with at least one ground via for every two signals making a layer transition.

The ITP700FLEX VTT and VTAP pins should be shorted together and connected to the VCCP (1.05 V) plane with a 0.1 μ F decoupling capacitor placed within 0.1 inch of the VTT pins.

Table 85 summarizes termination resistors values, placement, and voltages the ITP signals need to connect to for proper operation for onboard ITP700FLEX debug port.

Table 85. Recommended ITP700FLEX Signal Terminations

Signal	Termination Value	Termination Voltage	Termination/Decap Location	Notes
TDI	150 Ω ± 5%	VCCP (1.05 V)	Within ± 300 ps of the Intel [®] Pentium [®] M processor CPU TDI pin.	5
TMS	39.2 Ω ± 1%	VCCP (1.05 V) Within ± 200 ps of the ITP700FLEX connector TMS pin.		
TRST#	510 – 680 $\Omega \pm 5\%$	GND	Anywhere between the Intel Pentium M processor CPU and ITP700FLEX connector.	5
тск	$27.4 \ \Omega \pm 1\%$	GND	Within ± 200 ps of the ITP700FLEX connector TCK pin.	5
TDO	54.9 $\Omega \pm$ 1% pull-up and 22.6 $\Omega \pm$ 1% series resistor	VCCP (1.05 V)	Within one inch of the ITP700FLEX connector TDO pin.	1, 5
BCLK(p/n)				2
FBO	FBO Connect to TCK pin of the Intel Pentium M processor CPU. N/A N/A		N/A	1
RESET#	54.9 $\Omega \pm 1\%$ pull-up and 22.6 $\Omega \pm 1\%$ series resistorVCCP (1.05 V)Within 0.5" of the ITP700FLEX connector RESET# pin.		Within 0.5" of the ITP700FLEX connector RESET# pin.	1
BPM[5:0]#	Not Required			3
DBA#	A#150-240 Ω ± 5%VCC of target system recovery circuit.Within 1 ns of the ITP700FLEX connector DBA# pin.		Within 1 ns of the ITP700FLEX connector DBA# pin.	4
DBR#	BR# 150-240 Ω ± 5% VCC of target system recovery circuit Within 1 ns of the ITP700FLEX connector DBR# pin.		Within 1 ns of the ITP700FLEX connector DBR# pin.	
VTAP	Short to VCCP plane. VCCP (1.05 V)			
VTT	Short to VCCP plane.	VCCP (1.05 V)	Add 0.1 µF decap within 0.1 inch of VTT pins of ITP700FLEX connector.	

NOTES:

1. See Figure 125.

2. Refer to Section 10.2.1, "ITP Signal Routing Guidelines".

- All of the needed terminations to ensure proper signal quality are integrated inside the Intel Pentium M
 processor AGTL+ buffers or inside the ITP700FLEX debug port. No need for any external components for
 the BPM[5:0]# signals.
- 4. Only required when DBA# is used with any target system circuitry. This signal may be left unconnected when unused.
- 5. In cases where a system is designed to utilize the ITP700FLEX debug port for debug purposes but the ITP700FLEX connector may or may not be populated at all times although the signal routing and termination or decoupling components are implemented, the component placement guidelines should adhere to the ones listed in Table 85. However, for signals where the termination component placement guidelines for non-ITP700FLEX supported systems (see Table 29) are more restrictive or conservative than the component placement guidelines for the ITP700FLEX supported case, then the more conservative/restrictive guidelines should be followed.



10.3 Intel[®] Pentium[®] M Processor Logic Analyzer Support

10.3.1 Overview

A second key tool that is necessary to debug BIOS, logic, signal integrity, general software, and general hardware issues involving CPUs, chipsets, SIOs, PCI devices, and other hardware in platform design is the Intel Pentium M processor system bus logic analyzer probe. This tool is widely used by various validation, test, and debug groups from third party BIOS vendors, OEMs, and other developers).

There are two primary requirements for providing LAI support:

- 1. Providing a motherboard with a compatible CPU socket. The Intel Pentium M processor system bus logic analyzer probe is an interposer that plugs into the CPU socket, and the CPU then plugs into the LAI. The use of non-standard sockets may also prohibit the logic analyzer probe from working as the locking mechanism may become inaccessible. It is important to check the logic analyzer probe design guidelines to ensure a particular socket may work. Note that the logic analyzer probe was designed to accommodate the most common Intel Pentium M processor sockets on the market.
- 2. Observing Intel Pentium M processor system bus logic analyzer probe keepout requirements. There are several options to achieving this. Removing the motherboard from the case is typically the first step to meeting keepout requirements. When keepouts still cannot be met, Intel strongly recommends building a separate debug motherboard that has the same bill of material (BOM) and netlist, but with Intel Pentium M processor system bus logic analyzer probe keepout requirements met (this also provides the opportunity to add other test-points).

10.3.2 Implementation

Agilent Technologies* can provide details on the Intel Pentium M processor system bus logic analyzer probe mechanicals (i.e., design guide with keepout info).

10.4 Logic Analyzer Interface (LAI)

Contact LAI vendors to obtain specific information about their LAIs. The following information is general in nature.

Due to the complexity of an Intel Pentium M processor-based system, the LAI is critical in providing the ability to probe and capture Intel Pentium M processor system bus signals. There are two sets of considerations to keep in mind when designing an Intel Pentium M processor-based system that may make use of an LAI:

- Mechanical
- Electrical



10.4.1 Mechanical Considerations

The LAI is installed between the processor socket and the Intel Pentium M processor. The LAI pins plug into the socket, while the Intel Pentium M processor plugs into a socket on the LAI. Cabling this part of the LAI egresses the system to allow an electrical connection between the Intel Pentium M processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keepout volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keepout volume remains unobstructed inside the system. Note that it is possible that the keepout volume reserved for the LAI may include space normally occupied by the Intel Pentium M processor heat sink. When this is the case, the logic analyzer vendor may provide a cooling solution as part of the LAI.

10.4.2 Electrical Considerations

The LAI may also affect the electrical performance of the Intel Pentium M processor system bus. Therefore, it is critical to obtain electrical load models from each of the logic analyzers to be able to run system level simulations to prove that their tool may work in the system. Contact the logic analyzer vendor for electrical specifications as load models for the LAI solution they provide.



Platform Power Delivery Guidelines 11

This chapter provides an example for board power delivery of an Intel[®] Pentium[®] M Processor and Intel[®] E7501 chipset-based platform. There are many methods to implement a power delivery system, and this is only one example.

A voltage regulator (VR) is used to regulate power to the core and Intel Pentium M processor system bus rails of the Intel Pentium M processor and the Intel[®] E7501 chipset PSB. A separate voltage regulator is required for the Intel[®] E7501 chipset core. The Intel Pentium M processor is offered in Micro-FCPGA packages for socketable boards and Micro-FCBGA packages for surface mount boards.

The Intel Pentium M processor supports Enhanced Intel[®] SpeedStep[®] technology, which enables real-time dynamic switching of the voltage and frequency between multiple performance modes. This occurs by switching the bus ratios, core operating voltage, and core processor speeds without resetting the system. With Enhanced Intel SpeedStep technology, there will be more than two modes of operation. The processor will be able to operate in more than two voltage levels. Although this specification addresses the highest processor core frequency and the lowest processor core frequency, there will be other modes where the voltage command may be different than that of these two modes.

Terminology used to reference the names of the voltage rails are defined below.

- V_{CC CORE} is the core rail of the processor.
- V_{CCP} is the PSB rail of the processor and MCH, and is also used for CPU signals of the ICH3-S chipset and the CPU ITP700FLEX debug port when used.



11.1 Processor Voltage Regulator Power Delivery Architectural Block Diagram



Figure 126. Processor Voltage Regulator Block Diagram

The voltage regulator receives three input power rails, VDC, V_5, and V_3. VDC is the main power input to the system. VDC ranges between 5.5 - 21 V. V_5 is the output rail of the main 5.0 V voltage regulator (VR). This rail is typically used to provide drive power to the MOSFET gate driver. V_3 is the output rail of the 3.3 volt VR. This is typically used to provide power to the VR Controller and miscellaneous logic and pull-ups.

11.2 Customer Reference Board Power Delivery

Figure 127 shows the power delivery architecture for the Intel[®] Pentium[®] M processor and Intel[®] E7501 chipset customer reference board.









11.2.1 Processor Core Voltage (V_{CC CORE})

The Intel[®] Pentium[®] M processor uses six voltage identification pins, VID[5:0], to support automatic selection of power supply voltages. The VID pins for the Intel Pentium M processor are CMOS outputs driven by the processor VID circuitry. For more details about VR design to support the Intel Pentium M processor power supply requirements.

11.2.2 System Bus Voltage (VCCP 1.05 V)

Most Intel Pentium M processor system bus signals use Assisted Gunning Transceiver Logic (AGTL+) signalling technology. This signalling technology provides improved noise margins and reduced ringing through low-voltage swings and controlled edge rates. The termination voltage level for the Intel Pentium M processor AGTL+ signals is VCCP = 1.05 V (nominal).

The AGTL+ inputs require a reference voltage (GTLREF), which is used by the receivers to determine when a signal is a logical 0 or a logical 1. GTLREF must be generated on the system board. Termination resistors are provided on the processor silicon and are terminated to its I/O voltage (VCCP).

The AGTL+ bus depends on incident wave switching. Therefore, timing calculations for AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the system bus, including trace lengths, is highly recommended when designing a system.

Note: VCCP on the Intel Pentium M processor corresponds to CPU_VCC on the Intel[®] E7501 MCH.

11.2.3 2.5 V

The 2.5 V power plane is used to provide power to the DDR DRAM core, the MCH DDR I/O ring, and reference voltage to the 1.25 V switching regulator. The 2.5 V power plane is created using a switching regulator, which should be able to support up to 26 A of current. This switching regulator receives its input directly from the 5 V power rail of the power supply. The DDR DRAM core requires at most 20.0 A of current. This value is a worst-case current, and is based on DRAM vendor specific specification for maximum current. Power levels may vary. In some cases, current requirements may be less than half of this maximum value, but a maximum current level of 20.0 A should be used to allow interoperability among DRAM devices. The current dedicated for VDD in the MCH is 6.8 A. This regulator is required in all designs.

11.2.4 1.25 V

A voltage regulator derived off 2.5 V produces two 1.25 V rails. One is for the MCH reference voltage (VREF); the other is for DDR termination voltage (V_{TERM}). The switching regulator divides the 2.5 V power rail by 2 to drive 1.25 V reference voltage. This provides some common-mode noise rejection between the DDR termination and I/O voltages. The entire power plane requires about 12 A of maximum current, and may be achieved by using either one or two regulators (one for both channels or one for each channel).



11.2.5 1.8 V

The 1.8 V power plane is created using a switching regulator sourcing from the 5 V power rail on the power supply. The 1.8 V plane powers the ICH3-S core logic, the 1.2 V regulator, and the Hub Interface I/O rings of the Intel[®] P64H2s. This voltage rail requires approximately 11.63 A maximum current. The Hub Interface on each Intel P64H2 device consumes about 2.66 A. The Hub Interface on the ICH3-S device consumes about 550 mA of current. This regulator is required in all designs.

11.2.6 1.2 V

The 1.2 V power plane powers the MCH core logic requiring 4.5 A. A switching regulator using the 5 V power rail is the regulator's input to power the 1.2V plane.

11.2.7 5 VSB

The 5 VSB power plane comes directly off the 5 VSB power rail and provides 1.8 VSB power through a linear regulator. The resume I/O segment of the ICH3-S requires 64 mA of current, while the 5 VSB-to-1.8 VSB regulator requires 14.01 mA.

11.2.8 3.3 VSB

The 3.3 VSB power plane comes directly off the 3.3 VSB power rail. The power plane is used solely for the resume I/O features of the Intel ICH3-S. This segment is given only about 64 mA. This regulator is required in all designs.

11.2.9 1.8 VSB

As stated before, the 1.8 VSB provides power to the resume logic within the Intel ICH3-S. This logic uses about 14 mA. This regulator is required in all designs.

11.2.10 **Power Summary**

Table 86 summarizes the platform power. For current up-to-date values, refer to each component's datasheet.

Power Rail	Source	Destination	Max Current
0.7 - 1.708 V	Voltage regulator	CPU Core	32 A
1.05	Voltage regulator	CPU PSB, MCH PSB, Intel [®] ICH3-S	2.5 A
2.5 V	5 V power supply	MCH DDR	27 A
1.25 V	5 V to 2.5 V switching regulator	MCH DDR	12.5 A
1.8 V	5 V power supply	Intel [®] P64H2, Intel ICH3-S	13.86 A
1.2 V	1.8 V switching regulator	МСН	3.1 A

Table 86.Power Summary (Sheet 1 of 2)



Table 86.Power Summary (Sheet 2 of 2)

Power Rail	Source	Destination	Max Current
5 VSB	Power Supply	3.3 VSB, 1.8 VSB	78 mA
3.3 VSB	Power supply	Intel ICH3-S	64 mA
1.8 VSB	5 VSB power supply	Intel ICH3-S	14 mA

11.3 Processor Power Delivery Design Guidelines

11.3.1 **Processor PLL Power Delivery**

VCCA[3:0] is a power source required by the PLL clock generators on the processor silicon. Since these PLLs are analog in nature, they require quiet power supplies for minimum jitter. Jitter is detrimental to the system; it degrades external I/O timings as well as internal core timings (i.e., maximum frequency). Traditionally this supply is low-pass filtered to prevent any performance degradation. The Intel[®] Pentium[®] M processor has an internal PLL super filter for the 1.8 V supply to the VCCA[3:0] pins that dispenses with the need for any external low-pass filtering. However, one 0603 form factor 10 nF and one 1206 form factor 10 μ F decoupling capacitor should be placed as close as possible to each of the four VCCA pins (i.e., a pair of capacitors consisting of one 10-nF and one 10- μ F should be used for each VCCA pin).

11.3.2 Voltage Identification for Intel[®] Pentium[®] M Processor

There are six voltage identification pins on the Intel Pentium M processor. These signals may be used to support automatic selection of V_{CC_CORE} voltages. They are needed to cleanly support voltage specification variations on current and future processors. VID[5:0] is defined in Table 87 below.

The VID[5:0] signals are 1.05 V CMOS level outputs. Intel recommends that 1:2 spacing and routing with a trace impedance of 50 $\Omega \pm 10\%$ be used. No external termination is required for VID[5:0]. To ensure signal quality, a point-to-point routing between the Intel Pentium M processor and the VRM should be used.

intel

Table 87.	VID vs. V		Voltage
		LU LURE	· · · · · · · · · · · · · · · · · · ·

		VI	D			V _{CC_CORE}			V	'ID			V _{CC_CORE}
5	4	3	2	1		v	5	4	3	2	1		v
0	0	0	0	0	0	1.708	1	0	0	0	0	0	1.196
0	0	0	0	0	1	1.692	1	0	0	0	0	1	1.180
0	0	0	0	1	0	1.676	1	0	0	0	1	0	1.164
0	0	0	0	1	1	1.660	1	0	0	0	1	1	1.148
0	0	0	1	0	0	1.644	1	0	0	1	0	0	1.132
0	0	0	1	0	1	1.628	1	0	0	1	0	1	1.116
0	0	0	1	1	0	1.612	1	0	0	1	1	0	1.100
0	0	0	1	1	1	1.596	1	0	0	1	1	1	1.084
0	0	1	0	0	0	1.580	1	0	1	0	0	0	1.068
0	0	1	0	0	1	1.564	1	0	1	0	0	1	1.052
0	0	1	0	1	0	1.548	1	0	1	0	1	0	1.036
0	0	1	0	1	1	1.532	1	0	1	0	1	1	1.020
0	0	1	1	0	0	1.516	1	0	1	1	0	0	1.004
0	0	1	1	0	1	1.500	1	0	1	1	0	1	0.988
0	0	1	1	1	0	1.484	1	0	1	1	1	0	0.972
0	0	1	1	1	1	1.468	1	0	1	1	1	1	0.956
0	1	0	0	0	0	1.452	1	1	0	0	0	0	0.940
0	1	0	0	0	1	1.436	1	1	0	0	0	1	0.924
0	1	0	0	1	0	1.420	1	1	0	0	1	0	0.908
0	1	0	0	1	1	1.404	1	1	0	0	1	1	0.892
0	1	0	1	0	0	1.388	1	1	0	1	0	0	0.876
0	1	0	1	0	1	1.372	1	1	0	1	0	1	0.860
0	1	0	1	1	0	1.356	1	1	0	1	1	0	0.844
0	1	0	1	1	1	1.340	1	1	0	1	1	1	0.828
0	1	1	0	0	0	1.324	1	1	1	0	0	0	0.812
0	1	1	0	0	1	1.308	1	1	1	0	0	1	0.796
0	1	1	0	1	0	1.292	1	1	1	0	1	0	0.780
0	1	1	0	1	1	1.276	1	1	1	0	1	1	0.764
0	1	1	1	0	0	1.260	1	1	1	1	0	0	0.748
0	1	1	1	0	1	1.244	1	1	1	1	0	1	0.732
0	1	1	1	1	0	1.228	1	1	1	1	1	0	0.716
0	1	1	1	1	1	1.212	1	1	1	1	1	1	0.700



11.3.3 V_{CC CORE} Power Sequencing

There is only one enable pin, VR_ON, used to enable the outputs of the voltage regulator. When VR_ON is low, all output voltage rails (V_{CC_CORE} and V_{CCP}) are driven to a 0 V state. When VR_ON is high, V_{CCP} and \overline{V}_{CC_CORE} are ramp up at the same time.

Figure 128. Power On Sequencing Timing Diagram



Figure 128 depicts a number of signals that may or may not be platform visible or used in an Intel[®] Pentium[®] M processor/Intel[®] E7501 chipset design. For more details on the relationships and timing requirements between VR_ON, output supply stabilization, and all power good signals.

11.3.4 V_{CCP} Output Requirements

The V_{CCP} output voltage rail provides power to the Intel Pentium M processor system bus rail for the Intel Pentium M processor, the Intel[®] E7501 MCH, the Intel ICH3-S, and ITP700FLEX debug port when it is used. For the ICH3-S, this rail is known as V_{CPU IO}. The processor voltage



regulator may be programmed through an external resistor network. See Figure 129. VREF is used to set the highest output voltage in conjunction with the selection of R5 and R6 in the resistor network. Ensure R5 and R6 are precision resistors with +/- 0.1% tolerance.





11.3.5 Thermal Power Dissipation

Power dissipation has traditionally been a thermal/mechanical challenge for embedded system designers. The amount of current required from the processor power delivery circuit and the heat generated by processors has increased as processor frequencies go up and the silicon process geometry shrinks. The package of any integrated device may only dissipate so much heat into the surrounding environment. The temperature of a device, such as a processor power delivery circuit-switching transistor, is a balance of heat being generated by the device and its ability to shed heat either through radiation into the surrounding air or by conduction into the circuit board. Increased power may effectively raise the temperature of the processor power delivery circuits. Switching transistor die temperatures may exceed the recommended operating value when the heat cannot be removed from the package effectively.

As the current demands for higher frequency and performance processors increases, the amount of power dissipated (i.e., heat generated) in the processor power delivery circuit is starting to become of concern for Applied Computing system, thermal and electrical design engineers. The high input voltage, low duty factor inherent in power supply designs leads to increasing power dissipation losses in the output stage of the traditional buck regulator topology used in the industry today.

These losses may be attributed to three main areas of the processor power delivery circuit. The switching MOSFET dissipates a significant amount of power during switching of the top control MOSFET, power dissipation resulting from drain to source resistance (R_{DS-ON}) DC losses across the bottom synchronous MOSFET, and the power dissipation generated through the magnetic core and windings of the main power inductor.

There has been significant improvement in the switching MOSFET technology to lower gate charge of the control MOSFET allowing them to switch faster thus reducing switching losses. Improvements in lowering the $R_{DS(ON)}$ parametric of the synchronous MOSFET have resulted in reduced DC losses. The Direct Current Resistance (DCR) of the power inductor has been reduced, as well, to lower the amount of power dissipation in the circuit's magnetic.



These technology improvements by themselves are not sufficient to effectively remove the heat generated during the high current demand and tighter voltage regulation required by today's processors. There are several mechanisms for effectively removing heat from the package of these integrated devices. Some of the most common methods are listed below.

- Attaching a heat spreader or heat pipe to the package with a low thermal co-efficient bonding material.
- Adding and/or increasing the copper fill area attached to high current carrying leads.
- Adding or redirecting air flow to flow across the device.
- Utilize multiple devices in parallel, as allowed, to reduce package power dissipation.
- Utilizing newer/enhanced technology and devices to lower heat generation but with equal or better performance.

For the system designer, these options are not always available or economically feasible. The most effective method of thermal spreading and heat removal, from these devices, is to generate airflow across the package and add copper fill area to the current carrying leads of the package.

The processor power delivery topology may also be modified to improve the thermal spreading characteristic of the circuit and dramatically reduce the power dissipation requirements of the switching MOSFET and inductor. This topology referred to as multi-phase, provides an output stage of the processor regulator consisting of several smaller buck inductor phases that are summed together at the processor. Each phase may be designed to handle and source a much smaller current. This may reduce the size, quantity, and rating of the components needed in the design. This may also decrease the cost and PCB area needed for the total solution.

11.3.6 Voltage Regulator Topology

In a single-phase topology, the duty cycle of the Control (top) MOSFET is roughly the ratio of the output voltage and the input voltage. Due to the small ratio between V_{CC_CORE} and V_{DC} , the duty cycle of the Control MOSFET is very small. The main power loss in the Control MOSFET is therefore due to the transition or switching loss as it switches on and off. To minimize the transition loss in the Control MOSFET, its transition time must be minimized. This is usually accomplished with the use of a small-size MOSFET. Or similarly, the duty cycle of the Synchronous MOSFET is very large; hence, to minimize the DC loss of the Synchronous MOSFET, its R_{DS-ON} must be small. This is usually accomplished with the use of a large-size MOSFET or several small-size MOSFETs connected in parallel, but this solution usually leads to shoot-through current as it is quite difficult to minimize the effect of the Gate-Glitch phenomenon in the Synchronous MOSFET due to C_{GD} charge coupling effect. Therefore, it is necessary to go to multi-phase topology. In a multi-phase topology, the output load current is sourced from multiple sources or output stages. The term multi-phase implies that the phases or stages are out of phase with respect to each other. For example, in a dual-phase topology, the stages are exactly 180° output of phase.

int





11.3.7 Voltage Regulator Design Recommendations

When laying out the processor power delivery circuit using a traditional Buck Voltage Regulator on a printed circuit board, the following example should be followed (Figure 131).





11.3.7.1 High Current Path, Top MOSFET Turned ON

The dashed/arrow line in Figure 132 indicates the high current path when the top MOSFET is ON. Current flows from the V_DC power source, through the top MOSFET (there may be more than one of these), through the inductor and sense resistor and finally through the processor, R_{Load} , to ground. The components and current paths shown must be able to not only carry the high current through the processor, but the power source and ground must also be adequate.



Figure 132. High Current Path With Top MOSFET Turned ON

11.3.7.2 High Current Paths During Abrupt Load Current Changes

During abrupt changes in the load current, the bulk and decoupling capacitors must supply current for the brief period before the regulator circuit may respond. The dashed/arrow line in Figure 133 illustrates this current path. Stray inductance and resistance become a major concern and when they are not minimized, they may compromise the effectiveness of the capacitors. Bulk capacitors for Vcc should be located at the highest current density points. These high-density points are located along the shortest route between the processor core and the sense resistor. Using short, fat traces or planes may minimize both stray inductance and resistance.

Figure 133. High Current Path During Abrupt Load Current Changes



11.3.7.3 High Current Paths During Switching Dead Time

When the top MOSFET turns OFF and before the bottom MOSFET (again there may be more than one of these) is turned ON, the pattern of current flow changes. The inductor is no longer being supplied current through the top MOSFET starts to collapse its magnetic field. The inductor literally becomes a generator, at this point. The dashed line in Figure 134 shows the current path during the time that both top and bottom MOSFETs are OFF, also known as Dead Time. During



Dead Time there is a high current flow through the inductor, processor, ground, and the Schottky diode. The diode and its traces must be laid out in such as to minimize both stray inductance and resistance with short, fat traces or planes.

Figure 134. High Current Path With Top and Bottom MOSFETs Turned Off (Dead Time)



11.3.7.4 High Current Path With Bottom MOSFET(s) Turned ON

A few nanoseconds after the top MOSFET is turned OFF, the bottom MOSFET(s) is turned ON. The high current path now switches from the Schottky diode to the bottom MOSFET(s), the current path shown by the dashed/arrow line in Figure 135. Minimize stray inductance and resistance with short, fat traces or planes.

Figure 135. High Current Path With Bottom MOSFET(s) Turned ON



11.3.7.5 General Layout Recommendations

All or the components in the high current paths dissipate some power (i.e., they get warm when current runs through them). To minimize temperature rise and facilitate thermal spreading, large copper fill areas connecting the high current components is imperative. For example, the MOSFET manufacturers recommend that each MOSFET be mounted on one square inch of two-ounce copper. While this may not be possible in all environments, this recommendation serves to illustrate the importance of thermal considerations in the switching regulator layout.



- Bulk capacitors for V_{CC} need three vias per pad when vias are not shared. Clusters of bulk and bypass capacitors may be clustered along the high current paths between the sense resistor and the processor. Clusters may have copper fill areas between capacitors. This provides additional opportunities for vias – don't stop at three.
- Some controllers sense the load on Vcc by monitoring the voltage drop across the sense resistor with a Kelvin connection. The two feedback traces do not handle a high current, but must be of equal lengths to get an accurate load measurement. Connect the feedback signal traces as close as possible to both ends of the sense resistor. While the feedback traces do not handle high current, they are high impedance and susceptible to interference from electrical and magnet noise. Avoid routing these traces near the power inductor and avoid routing through vias.
- The sense resistor is to be placed as close to the inductor as possible, followed by the first two bulk capacitors.
- The lead frame in the power MOSFETs is used to dissipate heat. To do this each of the power MOSFETs requires one square inch of copper.
- Avoid ground loops as they pick up noise. Use star or single point grounding. The source of the lower (Synchronous bottom MOSFET) is an ideal point where the input and output ground planes may be connected.
- Keep the inductor-switching node small by placing the output inductor, switching top MOSFET and synchronous bottom MOSFETs close together on the same copper fill.
- The MOSFET enable/gate traces to the driver must be as short (less than one inch), straight, and wide as possible (20 to 25 mils). Ideally, the driver has to be placed right next to the MOSFETs. Circuits using multiple top or bottom MOSFETs need to have the gate traces serpentined so the all the traces going to the top MOSFETs Gates and most especially the bottom MOSFETs gates are the same length.
- Use the bulk capacitors for the voltage regulator and use multiple layer traces with heavy copper to keep the parasitic resistance low. Use a minimum of three vias per connection on each bulk capacitor.
- Place the top MOSFET drains as close to the VDC-input capacitors as possible.
- The sense resistor has to be wide enough to carry the full load current. A minimum of 1 via per Amp to the Vcc plane should be used. Use more when space permits.
- Use solid 2-oz. copper fill under drain and source connections of the top and bottom MOSFETs.
- The voltage regulator is usually left to the last moment. Often the allocated area is too small, a narrow strip and the location poor. These factors combine so that the design flow, described above usually cannot be followed.
- General Rule: Copper fill is good. Fill the PCB with metal. There should be no large areas of the board without metal. Increase the width of the grounds, V_{CC} and other power rails to fill any blank spots. Large metal fill areas allow the voltage regulator to improve its heat radiation thus run cooler. Large copper fill areas have other benefits too, including reducing series resistance and inductance, capturing and dissipating RF energy by allowing eddy currents to flow.



11.3.8 **Processor Decoupling Recommendations**

Intel recommends proper design and layout of the system board bulk and high frequency decoupling capacitor solution to meet the transient tolerance at the processor package balls. To meet the transient response of the processor, it is necessary to properly place bulk and high frequency capacitors close to the processor power and ground pins.

11.3.8.1 Transient Response

The inductance of the motherboard power planes slows the ability of the voltage regulator to respond quickly to a current transient. Decoupling a power plane may be broken into several independent parts. The closer to the load the capacitor is placed, the more series inductance is bypassed. By bypassing the inductance of leads, power planes, etc., less capacitance is required. However, areas closer to the load have less room for capacitor placement and therefore, tradeoffs must be made.

The processor causes very large switching transients. These sharp surges of current occur at the transition between low power states and the normal operating states. The system designer must provide adequate high frequency decoupling to manage the highest frequency components of the current transients. Larger bulk storage capacitors supply current during longer lasting changes in current demand.

All of this power bypassing is required due to the relatively slow speed at which a DC-to-DC converter may respond. A typical voltage converter has a reaction time on the order of 1 to 100 μ s while the processor's current steps may be at shorter than 1 ns. High Frequency decoupling is typically done with ceramic capacitors with a very low Equivalent Series Resistance (ESR). Because of their low ESR, these capacitors may act very quickly to supply current at the beginning of a transient event. However, because the ceramic capacitors are small, (i.e., they may only store a small amount of charge, thus Bulk capacitors are needed too). Bulk capacitors are typically polarized with high capacitance values and unfortunately higher Equivalent Series Inductance (ESL) and ESR. The higher ESL and ESR of the Bulk capacitor limit how quickly it may respond to a transient event. The Bulk and high frequency capacitors working together may supply the charge needed to stay in regulator before the regulator may react during a transient.

11.3.8.2 High/Mid Frequency and Bulk Decoupling

System motherboards should include high and mid frequency and bulk decoupling capacitors as close to the socket power and ground pins as possible. Decoupling should be arranged such that the lowest ESL devices (0612 reverse geometry) are closest to the processor power pins followed by the 1206 devices (when used), and finally, bulk electrolytics (organic covered tantalum or aluminum covered capacitors). System motherboards should also include bulk decoupling capacitors as close to the processor socket power and ground pins as possible. Table 88 lists three recommended decoupling solutions for V_{CC_CORE} , while Table 89 list the recommended decoupling solutions for the V_{CCP} supply rails.

11.3.8.3 Processor Core Voltage Plane and Decoupling

Due to the high current (up to 32 A) requirements of the processor core voltage, the V_{CC_CORE} is fed from the VRM by means of multiple power planes that provide both low resistance and low inductance paths between the voltage regulator, decoupling capacitors, and processor V_{CC_CORE} pins. To meet the V_{CC_CORE} transient tolerance specifications for the worst-case the maximum ESR of the decoupling solution should be equal to or less than 3 m Ω .



Table 88 lists the decoupling solution recommended by Intel for the Intel[®] Pentium[®] M processor's VCC_CORE voltage rail. The decoupling solutions is optimized to meet the voltage regulator dynamic tolerance specifications for a load line of $3 \text{ m}\Omega$.

Table 88. V_{CC CORE} Decoupling Guidelines

Description	Cap (µF)	ESR (m Ω)	ESL (nH)
Low Frequency Decoupling (Polymer Covered Tantalum – POSCAP, Neocap, KO Cap)	12 x 150 µF	42 mΩ (typ) / 12	2.5 nH / 12
Mid Frequency Decoupling (0612 MLCC, >= X5R)	15 x 2.2 µF	5 mΩ (typ) / 15	0.2 nH / 15

11.3.8.4 Processor Side Bus Voltage Plane Decoupling

The 400 MHz high frequency operation of the Intel Pentium M processor side bus requires careful attention to the design of the power delivery for the processor's V_{CCP} (1.05 V). Table 89 summarizes the processor's V_{CCP} (1.05 V) voltage rail decoupling requirements.

- Two 150- μ F POSCAPs with an ESR of 42 m Ω may be used for bulk decoupling. One capacitor should be placed next to the Intel Pentium M processor socket and one capacitor in close proximity to the Intel[®] E7501 MCH package. It is recommended to place each POSCAP on the secondary side of the motherboard to minimize inductance.
- Ten 0.1-µF X7R capacitors in a 0603 form factor should be placed on the secondary side of the motherboard under the Intel Pentium M processor socket cavity next to the V_{CCP} pins of the Intel Pentium M processor. Four capacitors should be spread out near the data and address signal sides and two capacitors on the signal side of the Intel Pentium M processor socket's pin-map.
- For MCH PSB decoupling, see Section 11.4.2.

The Intel Pentium M processor's and Intel E7501 MCH's V_{CCP} pins should be shorted with a wide V_{CCP} plane, preferably on the secondary side such that it may extend across the whole 'shadow' of the Intel Pentium M processor signals routed between the Intel Pentium M processor and Intel E7501 MCH. The 1.05 V voltage regulator feed point into the V_{CCP} plane should be roughly in between the Intel Pentium M processor and Intel E7501 MCH.

Table 89.V_{CCP} Decoupling Guidelines

Description	Cap (µF)	ESR (m Ω)	ESL (nH)	Notes
Low Frequency Bulk Decoupling (Polymer Covered Tantalum – POSCAP, Neocap, KO Cap)	2 x 150 µF	42 mΩ (typ) / 2	2.5 nH / 2	Ť
High Frequency Decoupling (0603 MLCC, >= X7R) Place next to the Intel Pentium M processor CPU.	10 x 0.1 µF	16 mΩ (typ) / 10	0.6 nH / 10	

† Place one capacitor close to the Intel Pentium M processor and one capacitor close to the Intel[®] E7501 MCH.

11.3.8.5 GTLREF Layout and Routing Recommendations

There is one AGTL+ reference voltage pin on the Intel Pentium M processor, GTLREF, which is used to set the reference voltage level for the AGTL+ signals (GTLREF). The reference voltage must be supplied to the GTLREF signal, pin AD26 of the Intel Pentium M processor pin-map. The voltage level that needs to be supplied to GTLREF must be equal to $2/3 * V_{CCP} \pm 2\%$. The Intel[®] E7501 MCH also requires a reference voltage (MCH_GTLREF) to be supplied to its

HDVREF[3:0], HAVREF[1:0], HCCVREF pins. The GTLREF voltage divider for both the Intel[®] Pentium[®] M processor and MCH cannot be shared. Thus, both the processor and MCH must have their own locally generated GTLREF networks. Figure 136 shows the recommended topology for generating GTLREF for the Intel Pentium M processor using a R1 = 1 k \pm 1% and R2 = 2 k \pm 1% resistive divider.

Since the input buffer trip point is set by the $2/3^* V_{CCP}$ on GTLREF and to allow tracking of V_{CCP} voltage fluctuations, **no** decoupling should be placed on the GTLREF pin. The node between R1 and R2 (GTLREF) should be connected to the GTLREF pin of the Intel Pentium M processor with a Zo = 50 trace shorter than 0.5 inches. Space any other switching signals away from GTLREF with a minimum separation of 25 mils. Do not allow signal lines to use the GTLREF routing as part of their return path (i.e., do not allow the GTLREF routing to create splits or discontinuities in the reference planes of the Intel Pentium M processor system bus signals).

Figure 136. Intel[®] Pentium[®] M Processor GTLREF0 Voltage Divider Network



11.4 MCH Power Delivery Guidelines

The following guidelines are recommended for an optimal MCH power delivery. The main focus of these guidelines is to minimize chipset power noise and signal integrity problems. The guidelines are not intended to replace thorough system validation of products.

11.4.1 DDR_VTT (1.25 V) Decoupling

To reduce noise on the DDR termination voltage (1.25 V) around the MCH, four 0.1 μ F capacitors per-channel are recommended. Evenly distribute placement of decoupling capacitors along the VTT plane around the MCH within one inch of the outer row of balls. Ceramic 0603 body type capacitors are recommended.

11.4.2 CPU_VCC (1.05 V Power Plane)

The Intel[®] E7501 chipset's CPU_VCC pins and the Processor's V_{CCP} pins are connected to the 1.05 V power plane. This voltage powers the GTL Processor System Bus.

• Five, $0.1 \,\mu\text{F}$ capacitors are recommended (with 900 pH to 1.1 nH inductance) to be placed under the MCH for System Bus 1.05 V power plane decoupling.



• thirteen 0.1 μ F capacitors are recommended (with 900 pH to 1.1 nH inductance) and should be evenly spaced for the System Bus. At least seven of the capacitors must be within 0.5 inch of the outer row of balls to the MCH.

11.4.3 DDR (2.5 V Power Plane)

Seven 0.1μ F capacitors are recommended (with 900 pH to 1.1 nH inductance) to be placed under the MCH for DDR 2.5 V power plane decoupling (see Figure 137). The designer should evenly distribute placement of decoupling capacitors among the DDR interface signal field. It is recommended that the designer use ceramic capacitor 0402 or 0603 package type. In addition to the minimum decoupling capacitors under the MCH, for dual channel, the designer should place a maximum of twenty-one evenly spaced capacitors for both DDR channels, and at least ten must be within 0.5 inch of the outer row of balls to the MCH. For single channel, the designer should place a maximum of eleven evenly spaced capacitors for channel 'A', and at least five must be within 0.5 inch of the outer row of balls to the MCH.

Figure 137. MCH Decoupling (Backside View)





11.4.4 Hub Interface (1.2 V Power Plane)

Seven, 0.1 μ F capacitors should be used to improve I/O power delivery to the MCH. These capacitors should be placed within 150 mils of the MCH package, adjacent to the rows that contain the Hub Interface. When the layout allows, wide metal fingers running on the ground side of the board may connect the VCC1_2 side of the capacitors to the VCC1_2 power pins. Similarly, when layout allows, metal fingers running on the VCC1_2 side of the board should connect the ground side of the ground side of the capacitors to the VSS power pins.

11.4.5 Intel[®] E7501 Chipset Filter Specifications (1.2 V Power Plane)

VCCA1_2 and VCCAHI1_2 are created by using a low pass filter on VCC1_2. VCCACPU is created by using a low pass filter on CPU_VCC. The MCH has internal analog PLL clock generators, that require quiet power supplies for minimum jitter. Jitter is detrimental to a system; it degrades external I/O timings, as well as internal core timings (i.e., maximum frequency).

When designing the VCCA1_2 filter (Figure 138), follow these guidelines:

- One 54 nH Inductor close to the edge of the package (within 1 inch of the die).
- One 100 μ F or 150 μ F LF capacitor close to the edge of the package.
- Minimum of two (four preferred) Low ESL HF capacitors, 0.22 μ F or 0.1 μ F, on the backside of the motherboard under the die.
- Route the VCCA1_2 trace 1 inch, 35 mils wide with 15 mils spacing on three signal layers of the motherboard; connect to VCCA1_2 island on signal layers directly under the MCH core.

Figure 138. Filter Topology for VCCA1_2 (DDR Interface)



When designing the VCCA1_2 and VCCACPU filters (Figure 139 and Figure 140), follow these guidelines:

- One 100 nH Inductor close to the edge of the package (within one inch of the die).
- One 100 μ F or 150 μ F LF capacitor close to the edge of the package.
- Minimum of one Low ESL HF capacitor, 0.1 µF on the motherboard backside, under the die.

Figure 139. Filter Topology for VCCAHI1_2 (Hub Interface)







11.4.6 MCH Power Sequencing Requirement

The MCH has only one power sequencing requirement. The MCH requires that 1.2 V rises with or before 2.5 V to avoid electrical overstress of oxide layers and possible component damage. This means that at any point during system power up, the 2.5 V power plane voltage must not be higher than the 1.2 V power plane voltage until the 1.2 V voltage is within 1.2 V regulation. This is depicted in Figure 141. Notice that at no point before 1.2 V is ramped does the 2.5 V plane exceed the 1.2 V plane's value.

Figure 141. Power Sequencing Requirement for MCH



A possible solution to safeguard against 2.5 V coming up before 1.2 V, is to tie the power good signal of the 1.2 V regulator to the output enable pin of the 2.5 V voltage regulator.



When the same voltage regulator is used to derive both 1.2 V and 2.5 V, then other logic must be used. A solution is to use a comparator to 1.2 V, and connect the output of the comparator to the output enable signal of the 2.5 V regulator. Figure 142 shows this implementation.

Figure 142. Sample 2.5 V Output Enable Control Logic



11.5 Intel[®] ICH3-S Power Delivery Guidelines

11.5.1 1.8 V/3.3 V Power Sequencing

The ICH3-S has two pairs of associated 1.8 V and 3.3 V supplies. These are {VCC1_8, VCC3_3} and {VCCSus1_8, VCCSus3_3}. **The difference between the two associated supplies must never be greater than 2.0 V**. The 1.8 V supply may come up before the 3.3 V supply without violating this rule (though this generally does not occur because the 1.8 V supply is typically derived from the 3.3 V supply with a linear regulator). One serious consequence of violation of this 'Two Volt Rule' is electrical overstress of oxide layers, resulting in component damage.

The majority of the ICH3-S I/O buffers are driven by the 3.3 V supplies but are controlled by logic powered by the 1.8 V supplies. Therefore, another consequence of faulty power sequencing arises when the 3.3 V supply comes up first. In this case, the I/O buffers may be in an undefined state until the 1.8 V logic is powered up. Some signals that are defined as 'Input-only' actually have output buffers that are normally disabled, and the Intel ICH3-S may unexpectedly drive these signals when the 3.3 V supply is active while the 1.8 V supply is not.

Note: These power sequencing circuits require that a linear regulator derive the ICH3-S 1.8 V power rail. These circuits are all designed with the assumption that 3.3 V is derived by the system power supply and that a 1.8 V linear regulator is used. Such circuitry is not needed if the voltage regulator ensures the Two-Volt Rule.

Figure 143 is an example of power-on sequencing circuit that ensures the Two Volt Rule is obeyed. This circuit uses an NPN (Q2) and a PNP (Q1) transistor to ensure the 1.8 V supply tracks the 3.3 V supply. The NPN transistor controls the current through PNP from the 3.3 V supply into the 1.8 V power plane by varying the voltage at the base of the PNP transistor. By connecting the emitter of the NPN transistor to the 1.8 V plane, current may not flow from the 3.3 V supply into 1.8 V plane when the 1.8 V plane reaches 1.8 V.

Note: It is recommended to have a PNP transistor rated accordingly to handle the thermal and current needs to sustain the 1.8 V rail if the 1.8 V supply comes up slow or not at all (i.e., platform held in reset). The current and thermal requirements of the PNP transistor is platform dependant.



It is important to use 1% resistors for precise operating conditions in Figure 143 to ensure the NPN doesn't overheat (junction temperature exceeds 125° C). Overheating could overdrive the 1.8 V rail as high as 2 V.





When analyzing systems that may be 'marginally compliant' to the Two Volt Rule, attention must be paid to the behavior of the Intel ICH3-S's RSMRST# and PWROK signals because they control internal isolation logic between the various power planes:

- RSMRST# controls isolation between the RTC well and the resume wells.
- PWROK controls isolation between the resume wells and main wells.

If one of these signals goes high while one of its associated power planes is active and the other is not, a leakage path will exist between the active and inactive power wells. This could result in high, possibly damaging, internal currents.

The circuit in Figure 144 may, under high temperature and parameter corner conditions, inject charge onto the 1.8 V rail at steady state. The circuit in Figure 143 does not have this characteristic; it is more susceptible to layout variations and should be fully analyzed and tested to make sure that the implementation meets the 2 V specification. When choosing between the two circuits a designer should understand the trade-offs with respect to their linear regulator design and application.

The Semtech SC4431 monitors the difference between the reference pin (from 3.3 V) and the ground pin (1.8 V). The SC4431 turns on its output when the difference between 1.8 V and 3.3 V is over 1.9 V. Connecting the SC4431 ground pin to 1.8 V requires a series resistor from 1.8 V to ground to complete the current path from the SC4431 VCC (5 VSB) to system ground. The series resistor must be able to dissipate 0.25 W. This may be achieved using a 25 Ω resistor in a 1206 package, or two 51 Ω resistors in 0805 packages. The 1.8 V rail should be able to sink the current from the SC4431 and the 1.13 k Ω / 2.05 k Ω divider.







11.5.2 3.3V / V5REF Sequencing

V5REF is the reference voltage for 5 V tolerance on inputs to the Intel ICH3-S. V5REF must be powered up before VCC3_3, or be no less than 0.7 V less than VCC3_3. Thus, VCC3_3 must never be more than 0.7 V higher than V5REF. Also, V5REF must power down after VCC3_3, or before VCC3_3 within 0.7 V. The rule must be followed in order to ensure the safety of the Intel ICH3-S. When the rule is violated, internal diodes may attempt to draw power sufficient to damage the diodes from the VCC3_3 rail. Figure 145 shows a sample implementation of how to satisfy the V5REF/3.3 V sequencing rule.

This rule also applies to the standby rails, but in most platforms, the VCCSUS3_3 rail is derived from the VCCSUS5 rail and therefore, the VCCSUS3_3 rail may always come up after the VCCSUS5 rail. As a result, V5REF_SUS may always be powered up before VCCSUS3_3. In platforms that do not derive the VCCSUS3_3 rail from the VCCSUS5 rail, this rule must be enforced on the platform.

Figure 145. Example 3.3 V/V5REF Sequencing Circuitry





11.5.3 Intel[®] ICH3-S Power Rails

The Intel ICH3-S refers to its standby rails as suspend. Table 90 lists the nomenclature.

 Table 90.
 Intel[®] ICH3-S Power Rail Terminology

Platform Terminology	Intel [®] ICH3-S Terminology
5 V Standby	5 V Suspend
3.3 V Standby	3.3 V Suspend
1.8 V Standby	1.8 V Suspend

11.5.4 Intel[®] ICH3-S Decoupling Recommendations

The Intel ICH3-S is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the decoupling capacitors specified in Table 91 to ensure that the component maintains stable supply voltages. The capacitors should be placed as close to the package as possible (200 mils nominal). It is recommended that for prototype board designs, the designer include pads for extra power plane decoupling capacitors.

Table 91. Intel[®] ICH3-S Decoupling Recommendations (Sheet 1 of 2)

Power	Decoupling Requirements	Decoupling Placement
V_CPU_IO	Use one 0.1 µF decoupling capacitor.	Locate within 100 mils of the Intel [®] ICH3-S processor interface balls.
VCCRTC	Use one 1.0 μ F decoupling capacitor. See Figure 116 for the External Circuitry.	Locate within 100 mils of the VCCRTC interface pin (pin AB6).
VCC_3.3	Requires six 0.1 μF decoupling capacitors.	Distribute around the Intel ICH3-S package sides within 100 mils of the package balls: • Top near AUX/PCI • Left across the PCI and LPC • Bottom near IDE • Right near GPIO[43]
VCCSUS_3.3	Requires two 0.1 μF decoupling capacitors.	 Place one capacitor on the top side within 200 mils of the USB center. Place one capacitor on the bottom side near the VCCSUS_3.3 supply.
VCC_1.8	Requires four 0.1 μF decoupling capacitors.	 Locate 2 capacitors distributed local to the Hub Interface, within 50 mils of the package Hub Interface balls. Distribute the remaining capacitors on the left and bottom sides of the package for core delivery.



Table 91. Intel[®] ICH3-S Decoupling Recommendations (Sheet 2 of 2)

Power	Decoupling Requirements	Decoupling Placement
VCCSUS_1.8	Requires one 0.1 µF decoupling capacitor.	Locate within 200 mils of the Intel ICH3-S, Balls B23 and C23.
V5REF_SUS	Requires one 0.1 µF decoupling capacitor. V5REF_SUS is the reference voltage for some 5 V tolerant inputs in the Intel ICH3-S (USB data and over current signals). VCCSUS_3.3 must never exceed 0.7 V higher than V5REF_SUS. For most platforms, this power sequencing is not an issue as VCCSUS_3.3 is derived from V5REF_SUS.	
V5_REF	Requires one 0.1 μ F decoupling capacitor. V5_REF is the reference voltage for most 5 V tolerant inputs in the Intel ICH3-S. Tie to pins V5REF[2:1]. V5REF must power up before or simultaneous to VCC_3.3. It must power down after or simultaneous to VCC_3.3.	

intel

11.6 Intel[®] P64H2 Power Requirements

11.6.1 Intel[®] P64H2 Current Requirements

Table 92. Intel[®] P64H2 Max Sustained Currents

Voltage at PCI/PCI-X Interface	Max Sustained Current
1.8 V at 33 MHz PCI (both segments)	1970 mA
1.8 V at 66 MHz PCI/PCI-X (both segments)	2170 mA
1.8 V at 100 MHz PCI-X (both segments)	2550 mA
1.8 V at 133 MHz PCI-X (both segments)	2660 mA
3.3 V at 33 MHz PCI 6 loads (both segments)	930 mA
3.3 V at 66 MHz PCI 2 loads (both segments)	690 mA
3.3 V at 66 MHz PCI-X 4 loads (both segments)	1300 mA
3.3 V at 100 MHz PCI-X 2 loads (both segments)	1050 mA
3.3 V at 133 MHz PCI-X 1 load (both segments)	770 mA

For more information, refer to the Intel® 82870P2 PCI/PCI-X 64-bit Hub 2 (P64H2) Thermal Design Guide.

11.6.2 Intel[®] P64H2 Decoupling Requirements

The Intel[®] P64H2 is capable of generating large current swings when switching between logic high and logic low. This condition could cause the component voltage rails to drop below specified limits. To avoid this, ensure that the appropriate amount of bulk capacitance is added in parallel to the voltage input pins. It is recommended that the developer use the amount of decoupling capacitors specified in the table below to ensure the component maintains stable supply voltages. The capacitors should be placed as close to the package as possible.

Table 93. Decoupling Capacitor Recommendations

Power Plane/Pins	Number of High-Frequency Decoupling Capacitors	High-Frequency Capacitor Values	Number of Bulk Decoupling Capacitors	Bulk Capacitor Values
1.8 V Core (VCC)	8	0.1 µF	2	4.7 μF (near Intel [®] P64H2)
1.8 V Hub Interface 2.0 (VCC_1.8)	2	1.0 µF	1	100 µF (near regulator)
3.3 V PCI/PCI-X	20 [†]	0.1 µF	2	4.7 µF (near Intel P64H2)
(VCC_3.3)	6	1.0 µF	1	100 µF (near regulator)

† In the case of the twenty 0.1 μF decoupling capacitors for the Vcc3.3V plane, it is recommended that at least five of these capacitors be placed near the die on the back of the board between ground and the VCC-PCI vias, as shown in Figure 146. This is not a strict requirement, but is recommended to reduce the power resonance frequency at 66 Hz.



424		AD24
		F.#
		• •
		0
	1. * * * * * * * * * * * * * * * * *	
	<u></u>) •
	•]• • [• •]• • • • • • • • • •	F ₩
	•]• • [• •]• • • • • • • • • •	
	(• •) - • • • • • • • • • • • • • • • • • • •	2 Q
		F. #
`````````````````````````````````````	J (● ● ) <b>ELI</b> (● ● ) ● ● ● ● ●	
	) • • • • • • • • • • • • • • •	
		F, €
	. <u></u>	•
		0
••••••••••••••••••••••••••••••••••••••	<u>. O                                   </u>	
• • • • • • • • • • • • • • • • • • •		•
<u>.</u>		F.
A1		AD1

#### Figure 146. Intel[®] P64H2 3.3 V PCI/PCI-X (VCC_3.3) Capacitor Placement on Backside

NOTE: The outlined area in the figure is the 3.3 V plane. Place at least five 0.1 µF capacitors in this area.

### 11.6.3 PCIRST# Implementation

PCI-X requires a 100 ms delay from valid power (PWRGD) to reset deassertion (PCIRST#). The system design must ensure this requirement is met.

The Intel[®] P64H2 reset must be deasserted within 60 ns of the MCH reset deassertion. Intel strongly recommends customers measure this timing relationship on their boards. Failure to meet this guideline may result in a system failing to boot.

# 11.6.4 Intel[®] P64H2 Power Sequencing Requirement

The 1.8 V voltage must be valid before the first CLK66 pulse is driven to the Intel P64H2. This may be ensured by gating the CK408 clocks using a power good signal from the 1.8 V regulator. If the first CLK66 pulse is driven before 1.8 V is valid, the Intel P64H2 PLL may fail to correctly lock.

The 1.8 V must drop with or before 3.3 V. This may be achieved by deriving 1.8 V from 3.3 V. When 1.8 V drops after 3.3 V, a noise spike on PCIRST# approaches  $V_{IH}$  minimum levels.



# High-Speed Design Concerns

# 12.1 Return Path

The return path is the route current takes to return to its source. It may take a path through ground planes, power planes, other signals, or integrated circuits. The return path is based on electro-magnetic field effects. It is useful to think of the return path as the path of least impedance nearest the signal conductor. Discontinuities in the return path often have signal integrity and timing effects that are similar to the discontinuities in the signal conductor. Therefore, the return paths must be given similar considerations. A simple way to evaluate return path parasitic inductance is to draw a loop that traces the current from the driver through the signal conductor to the receiver, and then back through the ground/power plane to the driver again. The smaller the area of the loop, the lower the parasitic inductance.

The following sets of return path rules apply to all designs:

- Always trace out the return current path and provide as much care to the return path as the path of the signal conductor.
- Do not allow splits in the reference planes in the path of the return current.
- Do not allow routing of signals on the reference planes near system bus signals.
- Do not allow signal layer changes that force the return path to make a reference plane change, even when it is from one ground layer to another ground layer.
- Decoupling capacitors do not adequately compensate for a plane split.
- · Do not route over via anti-pads or socket anti-pads

When reference plane changes must be made:

- Change from a ground reference to a ground reference and place a via that connects the two planes as close as possible to the signal via. This also applies when making a change from VCC to VCC.
- For symmetric stripline, return path vias for both ground and VCC must be provided.
- Do not switch reference from VCC to ground or vice versa.

# 12.2 Decoupling Theory

The primary objective of the decoupling guidelines is to minimize the impact of return path discontinuities and to ensure that the I/O has adequate power decoupling. The worst-case return path discontinuity anticipated is for systems that use microstrip structures on the motherboard. When a motherboard uses symmetric stripline with VCC and ground references, then a discontinuity does not exist and additional decoupling is not necessary. When the motherboard routing references only a single reference plane (VCC or ground), then a return path discontinuity exists.



The inductance of the system due to cables and power planes slows the power supply's ability to respond quickly to a current transient. Decoupling a power plane may be broken into several independent parts. The closer to the load the capacitor is placed, the more inductance is bypassed. By bypassing the inductance of leads, power planes etc., less capacitance is required. However, closer to the load there is less room for capacitance. Therefore, trade-offs must be made.

## 12.2.1 Bulk Decoupling

Larger bulk storage components, such as electrolytic capacitors, supply current during longer lasting changes in current demand by the component, such as coming out of an idle condition. Similarly, they act as a storage well for current when entering an idle condition from a running condition.

Power bypassing is required due to the relatively slow speed at which a DC-to-DC converter may react. Bulk capacitance supplies energy from the time the high-frequency decoupling capacitors are drained, until the power supply may react to the demand. More correctly, the bulk capacitors in the system slow the transient requirement seen by the power source to a rate it is able to supply, while the high-frequency capacitors slow the transient requirement seen by the bulk capacitors to a rate they may supply.

Maintaining voltage tolerance during changes in current requires high-density bulk capacitors with low Effective Series Resistance (ESR), and low Effective Series Inductance (ESL). Use thorough analysis when choosing these components.

# 12.2.2 High-Frequency Decoupling

The system boards should include high-frequency capacitors as close to the load power and ground pins as possible. Place as many capacitors as possible in the load cut out area.

In addition, high-frequency decoupling may be required for signal integrity. For systems using microstrip configurations, a return path discontinuity may exist due to the baseboard traces having only one reference plane.

Place high-frequency decoupling as close to the power pins of the load as physically possible. Use both sides of the board when necessary for placing load to achieve the optimum proximity to the power pins. This is vital because the inductance of the board's metal plane layers could cancel the usefulness of these low inductance components.

Shorten the path from the capacitor pads to the pins the capacitor is decoupling. When possible, place the vias connecting to the planes within the pad of the capacitor. When this is not possible, keep the traces as short and wide as is feasible. Possibly one or both ends of the capacitor may be connected directly to the pins of the load without the use of a via. Figure 147 illustrates these concepts.

#### Figure 147. Proper Decoupling Capacitor Placement with Respect to Vias




# 12.3 Serpentine Routing

A serpentine net is a transmission line that is routed in such a manner that sections of the net double back and couple to other segments of the same net (see Figure 148).

### Figure 148. Serpentine Routing



Serpentining a transmission line is sometimes necessary to properly match lengths between nets. It is important to properly control the serpentine to avoid signal integrity and timing problems. The primary impact of a serpentined trace is an observed decrease in the flight time when compared to a straight trace of equal length. This decrease in the flight time is a result of the crosstalk between parallel sections of the serpentined net. As the signal travels down the transmission line, a component of the signal follows the transmission line and behaves as though it were a straight line with no serpentine. However, another portion of the energy propagates perpendicular to the parallel routed portions of the serpentined net via the mutual capacitance and mutual inductance. This creates an extra mode that arrives at the receiver significantly earlier than the other component of the signal. When the coupling between parallel sections is high, significant timing skew may occur when attempting to match trace lengths on a bus. Furthermore, when the coupling is very high, significant signal integrity problems may result.

Serpentine routing requirements are defined using two parameters, as depicted in Figure 149. Parameter 'S' is the distance between the two segments of the serpentined trace. Parameter 'H' is the distance between the signal and the referenced plane. The ratio is specified as S/H.

#### Figure 149. Serpentine Spacing-Spacing to Reference Plane Height Ratio





# 12.4 EMI Design Considerations

As microprocessor amperage and speeds increase, the ability to contain the corresponding electromagnetic radiation becomes more difficult. Frequencies generated by these processors may be in the low gigahertz (GHz) range, which may impact both the system design and the electromagnetic interference (EMI) test methodology.

This section is intended to provide electrical and mechanical design engineers with information that may aid in developing a platform that may meet government EMI regulations. Heatsink grounding, processor shielding, differential and spread spectrum clocking, and the test methodology impact to FCC Class B requirements are specifically discussed.

Designers should be aware that implementing all the recommendations in this guideline may not ensure compliance to EMI regulations. Rather, these guidelines may help to reduce the emissions from processors and motherboards and make chassis design easier.

# 12.4.1 Brief EMI Theory

Electromagnetic energy transfer may be viewed in four ways: radiated emissions, radiated susceptibility, conducted emissions, and conducted susceptibility. For system designers, reduction of radiated and conducted emissions is the way to achieve EMC compliance. Susceptibility is typically not a major concern in the server environment, although it may be more important in an industrial environment.

The main component of EMI is a radiated electromagnetic wave, which consists of both electric (E-fields), and magnetic (H-fields) waves traveling together and oriented perpendicular to one another. Although E- and H-fields are intimately tied together, they are generated by different sources. E-fields are created by voltage potentials, while H-fields are created by current flow. In a steady state environment (where voltage or current is unchanging), E- and H-fields are also static and of no concern to EMI. Changing voltages and currents are of concern since they contribute to EMI. When a dynamic E-field is present, then there must be a corresponding dynamic H-field, and vice versa. Motherboards with fast processors generate high-frequency E- and H-fields from currents and voltages present in the component silicon and signal traces.

Two methods exist for minimizing E- and H-field system emissions: prevention and containment. Prevention is achieved by implementing design techniques that minimize the ability of the motherboard to generate EMI fields. Containment is used in a chassis environment to contain radiated energy within the chassis. Careful consideration of board layout, trace routing, and grounding may significantly reduce a motherboard's radiated emissions and make the chassis design easier.

# 12.4.2 EMI Regulations and Certifications

Original Equipment Manufacturers (OEMs) ensure EMC compliance by meeting EMI regulatory requirements. System designers must ensure that their computer systems do not exceed the emission limit standards set by applicable regulatory agencies. Regulatory requirements referenced in this document include:

- United States Federal Communication Commission (FCC) Part 15 Class B.
- International Electrotechnical Commission's International Special Committee on Radio Interference (CISPR) Publication 22 Class B limits.

The FCC rules require any OEM that sells an 'off-the-shelf' motherboard in the United States to pass an open chassis test. Open chassis testing is defined as removing the chassis cover (or top and two sides), and testing for EMI compliance (although permitted emission levels are allowed to be higher). Removing the cover greatly reduces the shielding provided by the chassis and increases the amount of EMI radiation. The purpose of this regulation is to ensure that system boards have reasonable emission levels since they are one of the main contributors to EMI.

# 12.5 EMI Design Considerations

The following sections describe design techniques that may be applied to minimize EMI emissions. Some techniques have been incorporated into Intel-enabled designs (differential clock drivers, selective clock gating, etc.), and some must be implemented by motherboard designers (trace routing, clocking schemes, etc.).

# 12.5.1 Spread Spectrum Clocking (SSC)

Spread Spectrum Clocking (SSC) is defined as continuously ramping (or modulating) the processor clock frequency over a predefined range (see Figure 150). SSC reduces radiated emissions by spreading the radiated energy over a wider frequency band (see Figure 151). Thus, instead of maintaining a constant system frequency, SSC modulates the clock frequency along a predetermined path (or modulating profile). Figure 150 shows an example of a predetermined modulation frequency. The modulation frequency is usually selected to be larger than 30 KHz (above the audio band), and small enough not to upset system timings (less than 0.8% of the clock frequency). SSC has been demonstrated to effectively reduce peak radiation levels, making EMC compliance easier to achieve.

To conserve the minimum period requirement for bus timing, the SSC clock is modulated between fnom and  $(1-\delta)$ *fnom, where fnom is the nominal frequency for a constant frequency clock. The ' $\delta$ ' specifies the total amount of spreading as a relative percentage of fnom. The modulation percentage is always a function of 1- $\delta$  and not 1+ $\delta$ , as increasing the clock frequency above the rated speed of the processor may cause unpredictable operation.

### Figure 150. Spread Spectrum Modulation Profile





### Figure 151. Impact of Spread Spectrum Clocking on Radiated Emissions

### 12.5.2 Differential Clocking

Differential clocking requires that the clock generator supply both clock and clock-bar traces. Clock-bar has equal and opposite current as the primary clock, and is also 180 degrees out of phase. To maximize the benefit of differential clocking, both clock lines must be routed parallel to each other for their entire length. Devices connected to the clock must also be designed to accept both the clock and clock-bar signals.

EMI reduction due to differential clocking is caused by H-field cancellation. Since H-field orientation is generated by and is dependent upon current flow, two equal currents flowing in opposite directions and 180 degrees out of phase may have their H-fields cancelled (see Figure 152). Lower H-fields may result in reduced EMI radiation.







Differential clocking may also reduce the amount of noise coupled to other traces, which improves signal quality and reduces EMI. I/O signals are particularly important because they often leave the system chassis (serial and parallel ports, keyboards, mouse, etc.), and radiate noise that has been induced onto them. A single-ended clock's return path is usually a reference plane, which is shared by other signals/traces. When noise is created on a single-ended clock, the noise may appear on the reference plane and may be coupled to I/O traces. A differential clock's return path is the clock-bar signal/trace, which is more isolated than the reference plane and minimizes potential I/O trace coupling.

For best results, the trace lengths and routing of the clock lines must be closely matched, and spacing between the two traces should be kept as small as possible. This minimizes loop area and maximizes H-field cancellation. In addition, the real and parasitic terminations of each signal of a differential pair should be the same. Also, the skew between the signal level transitions on the two lines must be small compared to the rise time of the level transitions.

Placing ground traces on the outside of the differential pair may further reduce emissions. Intermediate vias to ground may be needed to reduce the opportunity for re-radiation from the ground traces themselves. Distance between vias should be less than ¼ of a wavelength of the fifth harmonic of the processor core frequency.

### 12.5.3 PCI Bus Clock Control

Experimental data has indicated a reduction in EMI may be possible by disabling the clocks to unused (and unterminated) PCI slots. CK408, the clock chip that has been specified and designed for this platform, supports individual control of the various PCI clocks. Designers have the option to enable or disable individual PCI clocks depending upon their specific system configuration requirements. Refer to the *CK408 Clock Synthesizer Design Guidelines* for details on how to configure the PCI clocks.

### 12.5.4 EMI Test Capabilities

FCC regulations in the United States specify the maximum test frequency for products with clocks in excess of 1 GHz is five times the highest clock frequency or 40 GHz, which ever is lower. OEMs are advised to inquire into the capabilities of their preferred EMC test lab to ensure they are able to scan up to the required frequency range.

Processor performance and frequency double approximately every two years. With this in mind, it is advisable to be prepared for the frequencies that may need to be scanned in the next few years.

Since the FCC rules ultimately require testing to 40 GHz, commercial test equipment has been developed that is capable of making measurements to that frequency. Although it may be some time before processors require testing at this frequency, it may be less expensive to upgrade to 40 GHz now, rather than making several intermediate steps.

It is also possible to upgrade various parts at different times. The spectrum analyzer may be upgraded to 40 GHz today with only the necessary antennas to support the initial processor frequencies. As processor speed increases, the necessary antennas and cables may be purchased that support testing to the higher levels.



# 12.6 Length Tuning

*Note:* This section does not apply to the Intel[®] Pentium[®] M processor system bus.

High speed source synchronous interfaces have very small setup and hold windows. As a result, the signals as a group are very sensitive to skew. A common way to reduce skew is to tune all of the lengths such that the setup and hold windows have the same positional relationship. Length tuning is the matching of two or more signals' total flight time, within a tolerance, to center the setup and hold windows.

Length tuning has several key parameters: signal to be tuned, absolute minimum flight time, absolute maximum flight time, and tolerance. The absolute minimum and maximum flight times define the flexible solution space which lengths may fall within. For a signal to be properly tuned, it must fall within that solution space *and* be within the length tuning tolerance. Figure 153 shows the relationship of these parameters.

A tolerance is a value specifying how far off from exact is allowed. Typically, tolerance is specified in a specific direction, such as -1 ps or  $\pm 2$  ps. In the first instance, the total tolerance window or solution space is 1 ps, the second the solution space is 4 ps.

### Figure 153. Length Tuning Parameters



The minimum and maximum allowed flight times are at the end points of the tolerance window. The tolerance window may fall anywhere within the range between absolute minimum flight time and maximum flight time. The remainder of this section may simply refer to 'minimum allowed flight time' as 'minimum flight time' and may refer to 'maximum allowed flight time' as 'maximum flight time'.

### 12.6.1 Signal to Strobe Flight Time Relationships

High speed interfaces are commonly latched off of a strobe or a clock. Length tuning ensures that the required setup and hold times of the data signal to the strobe signal or clock signal are not violated due to motherboard routing effects. As a result, each data signal is length tuned with respect to the strobe signal or clock signal. This means that the data signals are all within tolerance of the strobe signal:

Minimum_Signal_{Flight Time} = Strobe_{Flight Time} - Tolerance

Maximum_Signal_{Flight Time} = Strobe_{flight Time} + Tolerance







Some groups of high speed signals need to be length tuned to *two* strobes or clocks. In this situation, all signals must be length matched to *both* strobes or clocks and the strobes or clocks must be length matched to each other as well.

Minimum_Signal_{Flight Time} = Longer_Strobe_{Flight Time} - Tolerance

Maximum_Signal_{Flight Time} = Shorter_Strobe_{Flight Time} + Tolerance

### Figure 155. Signal Length Solution Space with Two Strobes



When the strobes are the furthest apart (i.e., as far apart as allowed for signals of the same group), then their difference is the total allowed tolerance. This means that all signals must fall between them, or have a solution space which is "*tolerance*" wide.

Longer_Strobe_{Flight Time} = Shorter_Strobe_{Flight Time} + Tolerance

Shorter_Strobe_{Flight Time} = Longer_Strobe_{Flight Time} - Tolerance





When the strobes have exactly the same flight time, then the signals have a solution space which is 2* tolerance wide.

Strobe_{Flight Time} = Longer_Strobe_{Flight Time} = Shorter_Strobe_{Flight Time}

Minimum_Signal_{Flight Time} = Strobe_{Flight Time} - Tolerance

Maximum_Signal_{Flight Time} = Strobe_{Flight Time} + Tolerance

### Figure 157. Signal Length Solution Space with Matched Strobes





# **12.6.2** Flight Time Segment Analysis

Length matching often requires package compensation. Every time a signal changes innerconnect or layer, there is an affect on flight time. The most effective way to calculate flight time is to break up each signal into segments of constant flight time, analyze those segments, and then add the segment together.

Flight time is directly proportional to trace length by a constant trace velocity.

#### Equation 1. Flight Time

flight_time = trace_length
trace_velocity

To determine the total flight time, each segment with a constant trace velocity must be identified. These segments are commonly defined at component interconnects. For example, a signal which connects two different components through a PCB would be calculated as follows:

Total_Signal_{Flight Time} = Signal _{Componet1 Flight Time} + Signal _{PCB Flight Time} + Signal_{Component2 Flight Time}

### Figure 158. Total Signal Length with Two Components



Using the segment lengths and velocities yields:

#### Equation 2. Total Flight Time

total flight time -	component1_length	PCB_length	component2_length
total_mgmt_mmc =	component1_velocity	PCB_veloctiy	component2_velocity



# 12.6.3 Length Tuning Equation Derivation

When routing a motherboard, only one piece of the equation is a variable: *PCB trace length*. For example, when signals are tuned with respect to the strobe, the final equation used by a motherboard designer is derived as follows. First, two equations are defined:

Total_Strobe_{Flight Time} = Strobe_{Component1} Flight Time + Strobe_{PCB} Flight Time + Strobe_{Component2} Flight Time

Total_Signal_{Flight Time} = Signal_{Component1 Flight Time} + Signal_{PCB Flight Time} + Signal_{Component2 Flight Time}

Combining these equations yields:

Total_Strobe_{Flight Time} = Total_Signal_{Flight Time} ± Tolerance

Strobe_{Component1} Flight Time + Strobe_{PCB} Flight Time + Strobe_{Component2} Flight Time

- = Signal_{Component1 Flight Time} + Signal_{PCB Flight Time}
- + Signal_{Component2} Flight Time ± Tolerance

Solving for Signal_{PCB Flight Time} yields:

Signal_{PCB} Flight Time = Strobe_{Component1} Flight Time + Strobe_{PCB} Flight Time + Strobe_{Component2} Flight Time - Signal_{Component1} Flight Time

- Signal_{Component2} Flight Time  $\pm$  Tolerance

Now substituting in velocities and trace lengths, we conclude with Equation 3.

### Equation 3. Tuning for One Signal with Respect to One Strobe

Signal_{PCB Trace Length} = ((Strobe_{Component1 Trace Length} / Strobe_{Component1 Trace Velocity})

- + (Strobe_{PCB Trace Length} / Strobe_{PCB Trace Velocity})
- + (Strobe_{Component2 Trace Length} / Strobe_{Component2 Trace Velocity})
- (Signal_{Component1} Trace Length / Signal_{Component1} Trace Velocity)
- (Signal_{Component2} Trace Length / Signal_{Component2} Trace Velocity) )
- * Signal_{PCB Trace Velocity} ± Tolerance



#### Example 1. DDR Example

The DDR Source Synchronous bus requires groups of eight signals and two strobes to be length tuned within 25 mils. Given that the PCB trace length for DDRA_DQS2 is 3.85 inches, what is the solution space for DDRA_DQS11 and DDRA_DQ20?

To determine the PCB solution space for the signal DDRA_DQ20, you need the PCB length of the strobe DDRA_DQS11. So, we may find the length for DDRA_DQS11 first. Using Equation 3 as a basis:

$DDRA_DQS11_{PCB_length} =$	((DDRA_DQS2 _{MCH_length} / DI	DRA_DQS	S2 _{MCH_velocity} )
+	(DDRA_DQS2 _{PCB_length} / DDB	RA_DQS2	PCB_velocity)
-	(DDRA_DQS11 _{MCH_length} / DI	DRA_DQ	S11 _{MCH_velocity} ))
*	DDRA_DQS11 _{PCB_velocity}	±	Tolerance

The MCH package velocities and trace lengths are located in the *Intel*[®] *E7501 Chipset Memory Controller Hub (MCH) Datasheet*, "Chipset Interface Trace Length Compensation" Chapter. The datasheet states that the trace delay due to signal velocity is the inverse of velocity. The MCH package trace delay due to signal velocity is 150 ps/in, so the velocity is (150 ps/in)⁻¹. The PCB delay due to signal velocity is 175 ps/in, so the velocity is

(175 ps/in)⁻¹. The MCH package trace length for DDRA_DQS2 is 356.06 mils, DDRA_DQS11 is 567.48 mils, and DDRA_DQ20 is 690.51 mils.

DDRA_DQS11 _{PCB_length} =	((0.35606 in	*	150 ps/in)
+	(3.850 in	*	175 ps/in)
_	(0.56748 in	*	150 ps/in))
/	175 ps/in	±	0.025 in
=	$3.669 \text{ in } \pm 0.02$	25 in	

By setting the PCB length of DDRA_DQS11 as close to 3.669 inches as possible, we may have a wider solution space for all eight of the signals which need to be length tuned to DDRA_DQS2 and DDRA_DQS11. Next, let's find the PCB length for DDRA_DQ20. Using Equation 3 as a basis:

DDRA_DQ20 _{PCB_length} =	((DDRA_DQS2 _{MCH_length} * DDRA_DQS2 _{MCH_velocity} )
+	(DDRA_DQS2 _{PCB_length} * DDRA_DQS2 _{PCB_velocity} )
-	$(DDRA_DQS20_{MCH_length} * DDRA_DQS20_{MCH_velocity}))$
*	DDRA_DQ20 _{PCB_velocity} ± Tolerance

Then, using the values from above and simplifying the velocity yields:

DDRA_DQS11 _{PCB_length} =	((0.35606 in	*	150 ps/in)
+	(3.850 in	*	175 ps/in)
-	(0.69051 in	*	150 ps/in))
/	175 ps/in	±	0.025 in
=	$3.563 \text{ in } \pm 0.02$	25 in	



# 12.6.4 Bus Length Tuning Methodology

Many buses, such as memory and processor system bus, require length tuning a group of signals. A common way to do this is by routing the bus first to determine what the approximate length range is. Then, you may pick an arbitrary signal. Sometimes this signal may be the most difficult to route or adjust to tune. Using the PCB trace length for this signal, you may determine the solution space for the remainder of the signals and strobes in the group.

Intel commonly provides a length tuning calculator spreadsheet. This calculator uses a "seed value." This is the PCB length of an arbitrary signal, typically the signal with the shortest PCB length. Then, the calculator uses all the routing parameters specified in the Platform Design Guide (minimum and maximum lengths, tolerances, signal groups, etc.) to determine the solution space for the bus in question.

# 12.7 Processor Bus Tuning

Routing the processor system bus requires length matching within source synchronous groups. As a result, propagation-based length matching is used to account for the strobe-to-signal skew effects. Propagation-based length matching is described in the next section, followed by a routing example.

# **12.7.1 Compensating for Package Trace Length Differences**

The first factor in length matching involves compensating for package trace length differences for signals within the same strobe group. The "package trace length" is defined as the trace segment between the die pad and component package pin. The package lengths on the processor and MCH introduce skew between different signals as illustrated in the example given in Figure 159. Note that "Component A" represents a processor or MCH. The example uses a strobe and data signal, which happen to have the shortest and longest package trace lengths respectively. Each of the signals will have varying amounts of package skew. The amount of skew for a particular signal is based on the difference between that signal's package trace length and the longest signal's package trace length in the same signal group. E.g., signals with shorter package length will have more package trace length compensation than signals with package lengths closer to the longest package trace.

### Figure 159. Package Trace Length Differences





To compensate for package-induced skew, all source synchronous motherboard trace lengths are adjusted by the exact amount of Package Length Compensation (PLC). Equation 4 defines PLC for a particular signal. Signal X is any signal in the group that does not have the longest package length. This includes the strobe signals.

### Equation 4. Package Length Compensation (PLC) Definition

SignalX_{PLC} = Maximum_Signal_in_Group_{Package Length} - SignalX_{Package Length}

The signals with a package length less than the longest package trace in that group will require additional motherboard trace length equal to SignalX_{PLC}. Equation 4 yields a zero PLC for the signal with the longest package length. So the signal with the longest package length would require no amount of additional motherboard trace length. Figure 160 illustrates PLC using a data signal as the longest package trace and strobe signal as "Signal X".

### Figure 160. Example of PLC Compensation on the Motherboard



### 12.7.2 Length Matching Equation

This section explains the length matching compensation scheme, associated equations, and an explanation for determining the motherboard trace lengths. Processor Length Matching is only dependant upon a signals PLC. To determine an actual PCB length, the designer may use one signal as a reference signal to calculate the PCB length of the remaining signals in a group. For simple illustrative purposes, the formulas and examples used are based upon the shortest PCB trace length. However, the formulas could be based off any signal in the group. For simple illustrative purposes, the shortest and longest signals on the processor package are the shortest and longest for the MCH package as well. This is not necessarily the case.

Figure 161 contains the final length matching example that account for PLC in the motherboard trace lengths. The signal whose motherboard trace length between. All source synchronous signals with less than the longest processor and MCH package length require varying amounts of PLC motherboard length segments added to Shortest Signal_{Processor to MCH PCB Length} respectively.





The length matching equation is based on the PLC concepts explained in the previous section. The total pad-to-pad length is represented by Equation 5 for the driver/receiver path and may be derived by adding the total lengths as illustrated in Figure 161.

#### Equation 5. Processor/MCH Length Matching

SignalX_{Processor Die Pad-to-MCH Die Pad} = SignalX_{Processor Package Length} + SignalX_{Processor PLC} + SignalX_{MCH PLC} + SignalX_{MCH Package Length}

The PLC length parameter is calculated using Equation 4. Extracting specific parameters from Equation 5, the total motherboard length for Signal X in the Processor/MCH path is defined in Equation 6.

### Equation 6. Processor to MCH PCB Length Definition

SignalX_{Processor to MCH PCB Length} = SignalX_{MCH PLC}

+ Shortest Signal_{Processor} to MCH PCB Length

SignalX_{Processor to MCH PCB Length} should be chosen to allow all signals in the same signal group to meet the specific system bus routing guidelines documented in Section 5, "System Bus Routing Guidelines" of this document. The PLC adjust the motherboard trace lengths to account for the processor and MCH package effects.

Using this relationship, if SignalX_{Processor to MCH PCB Length} are known, then SignalY_{Processor to MCH PCB Length} may be determined using Equation 7 respectively.

### Equation 7. Signal Y Processor /MCH Motherboard Lengths

SignalY_{Processor to MCH PCB Length} = SignalX_{Processor to MCH PCB Length}

- SignalX_{Processor PLC} + SignalY_{MCH PLC}

The equation operates by first starting with the known total motherboard length for Signal X and then subtracting Signal X's PLC compensations. The PLC compensation for Signal Y are then added.



# 12.7.3 System Bus Length Matching Example

*Note:* Example component values are used in this example and should not be relied upon for actual design of the system bus.

The system bus source synchronous signal group requires groups of signals and associated strobes to be length matched within  $\pm 25$  mils between components.

Sample: Given that routing has started with DSTBN0# routed between Processor and MCH with a pad-to-pad route of exactly 4.0 inches, what is the DSTBP0# Processor/MCH motherboard length?

See Section 12.8 for processor package trace lengths. The MCH package trace lengths may be obtained from the Intel[®] E7501 Chipset Memory Controller Hub (MCH) Datasheet. Alternatively the processor and MCH package trace lengths may be found in the Intel[®] Pentium M Processor System Bus Length Matching Spreadsheet. Contact your Intel representative for information about the Length Matching Spreadsheet tool. For this example, we will use the following processor and MCH values:

- Maximum processor package length is this group is 0.722 inch
- DSTBN0# processor package length is 0.722 inch
- DSTBP0# processor package length is 0.722 inch
- Maximum MCH package length is this group is 1.060 inches
- DSTBN0# MCH package length is 0.842 inch
- DSTBP0# MCH package length is 0.738 inch

**Sample Solution:** By definition, the DSTBN0# signal 4-inch route already includes the PLC motherboard trace components. The MCH PLC values are determined for DSTBN0# and DSTBP0# using Equation 4.

```
DSTBN0#<sub>MCH PLC</sub> = Maximum in Group<sub>MCH Package Length</sub> - DSTBN0#<sub>MCH Package Length</sub>
```

= 1.060 inch - 0.842 inch = 0.218 inch

DSTBP0#_{MCH PLC} = Maximum in Group_{MCH Package Length} - DSTBP0#_{MCH Package Length}

= 1.060 inches - 0.738 inch = 0.322 inch

The DSTBP0# Processor/MCH motherboard lengths are calculated using Equation 7.

 $DSTBP0\#_{Processor to MCH PCB Length} = DSTBN0\#_{Processor to MCH PCB Length}$  $- DSTBN0\#_{MCH PLC} + DSTBP0\#_{MCH PLC}$ = 4.000 - 0.218 + 0.322 = 4.104 inches

Since the system bus data signals must be length matched within  $\pm$  25 mils between components, the DSTBP0# Processor/MCH motherboard length is 4.104  $\pm$  0.025 inch.

The above example demonstrates the importance of the first routed motherboard traces since these will establish the routing lengths for the remaining signals in the same signal group. Therefore, the DSTBP0#_{Processor to MCH PCB Length} value should be chosen carefully based on routing studies to avoid multiple iterations of length matching computations for each signal.



# 12.8 Intel[®] Pentium[®] M Processor Signal Package Lengths

Table 94 lists the preliminary package trace lengths of the Intel[®] Pentium[®] M processor for the source synchronous data and address signals. All the signals within the same group are routed to the same length  $\pm$  0.1-mil accuracy. The Intel Pentium M processor package traces are routed as micro-strip lines with a nominal characteristic impedance of 50  $\Omega \pm 10\%$ .

### Table 94. Intel[®] Pentium[®] M Processor Signal Package Lengths (Sheet 1 of 2)

Signal Group	CPU Signal Name	Intel [®] Pentium [®] M Package Trace Length (mils)
	D[15:0]#	722
	DINV[0]#	722
Data Group 1	DSTBP[0]#	722
	DSTBN[0]#	722
	D[31:16]#	564
Data Crown 2	DINV[1]#	564
Data Group 2	DSTBP[1]#	564
	DSTBN[1]#	564
	D[47:32]#	661
Data Crown 2	DINV[2]#	661
Data Group 3	DSTBP[2]#	661
	DSTBN[2]#	661
	D[63:48]#	758
Data Group 4	DINV[3]#	758
Data Group 4	DSTBP[3]#	758
	DSTBN[3]#	758
	REQ[4:0]#	616
Address Group 1	A[16:3]#	616
	ADSTB[0]#	616
·		
Address Group 2	A[31:17]#	773
Address Group 2 -	ADSTB[1]#	773

int

Signal Group	CPU Signal Name	Intel [®] Pentium [®] M Package Trace Length (mils)	
	ADS#	454	
	BNR#	506	
	BPRI#	424	
	BRO#	336	
Γ	DBSY#	445	
Γ	DEFER#	349	
Γ	DRDY#	529	
Common Clock	HIT#	420	
Signals	HITM#	368	
	LOCK#	499	
	RS[0]#	576	
	RS[1]#	524	
	RS[2]#	451	
	TRDY#	389	
	RESET#	455	
Differential Host Clocks			
Hest Cleaks	BCLK0	447	
HOST CIOCKS	BCLK1	447	

	Intel [®] Pantium [®] M Processor Signal Package Longths (Sheet 2 of 2)
Table 94.	inter Pentium M Processor Signal Package Lengths (Sheet 2 of 2)

# **12.9 Common Layout Pitfalls**

This section describes common high-speed issues found when laying out a PCB. Examples are provided to aid the board developer in avoiding these issues. The signals described in this section pertain to high-speed signals such as those found on the system bus, memory bus, etc.

### 12.9.1 Group Like Signals Under BGAs

To minimize impedance for ground and power pins, like-signals should be tied together whenever possible. Figure 162 shows the proper method for grouping like-signals for the processor and Figure 163 shows the MCH grouping. The same methodology should be applied to the Intel[®] P64H2 and Intel[®] ICH3-S.



Figure 162. CPU Like-Signals Grouped



Figure 163. MCH Like-Signals Grouped



# 12.9.2 Fill Areas Under BGAs

To minimize impedance for ground and power pins, ensure power and ground fills are placed directly under the BGAs. Figure 164 shows the proper method for fills under the MCH. The same methodology should be applied to the processor, Intel[®] P64H2 and Intel[®] ICH3-S.

### Figure 164. MCH Fill





# 12.9.3 Signal Parallelism

To minimize high-speed signal induced noise (cross-talk) limit or do not route signals on adjacent layers parallel to each. Figure 165 shows the proper and improper methods for routing signals on adjacent layers.

### Figure 165. Signal Parallelism





# 12.9.4 Via Sharing

To minimize impedance, traces should not share vias. Figure 166 shows the improper method of via sharing. Figure 167 shows how to correct via sharing.

### Figure 166. Improper Via Sharing





Figure 167. Correct Via Sharing





# 12.9.5 Necking Down

To maintain the current carrying capacity of a thicker power/ground trace do not neck the trace down. When a trace is necked down, the entire trace essentially takes on the current carrying capacity of the narrowest width thus decreasing the current capacity effect of the thicker traces. Figure 168 shows the improper method of necking down. To correct this issue the same trace may be routed on several different layers and connected by an adequate amount of vias. A second option is shown in Figure 169. This method doubles the narrow trace to correct the neck down.

### Figure 168. Improper Necking Down



intel

Figure 169. Correct Necking Down





# 12.9.6 Signals Crossing Plane Splits

Signals that cross an adjacent layers plane boundary is undesirable for two reasons:

- The return current that runs in the reference plane wants to share its current with the adjacent layers reference plane it just crossed over. The return current now has to find a return path on the adjacent layer which will cause signal delay.
- The impedance of the trace will changes each time it crosses a plane.

Figure 170 shows the improper method of signals crossing adjacent layers plane boundaries. Signal routing is done on layer 2 while layer 1 (striped area) contains power and ground. Signals should be routed in a way to avoid this issue such as routing on a different layer or repositioning the signals to avoid the adjacent layers plane boundary.



### Figure 170. Signal Crossing Plane Splits



# Schematic Checklist

# **13.1 Processor Schematic Checklist**

### Table 95. Processor Schematic Checklist (Sheet 1 of 5)

Checklist Items	Recommendations	Comments
	Intel [®] Pentium [®] M Processor System Bus (PSE	3) Interface Signals
A[31:3]# ¹ ADSTB[1:0]# ² D[63:0]# ³ DINV[3:0]# ⁹ DSTBN[3:0]# ⁴ DSTBP[3:0]# ⁵ REQ[4:0]# ⁶	Connect to processor and the MCH.	Refer to Section 5.1.5.
ADS# BPM[3:0]# BR0# DBSY# DRDY# LOCK# BPRI# DEFER# RS[2:0]# TRDY# ⁸	Connect to processor and the MCH.	Refer to Section 5.1.6.
IERR#	<ul> <li>When IERR# is not used: <ul> <li>Terminate with 56 Ω ± 5% resistor to VCCP.</li> </ul> </li> <li>When IERR# is used: <ul> <li>Connect to receiver with a 56 Ω ± 5% series resistor and terminate with 56 Ω ± 5% resistor to VCCP.</li> </ul> </li> </ul>	Refer to Section 5.1.7.1.1.
BNR# HIT# HITM#	Connect to processor and the MCH.	Refer to Section 5.1.6.
RESET# ⁷	<ul> <li>No ITP debug port present: <ul> <li>Connect to processor and the MCH.</li> <li>On-die termination provides proper signal quality.</li> </ul> </li> <li>ITP debug port present: <ul> <li>Connect to processor and the MCH.</li> <li>Pull-up to VCCP through a 54.9 Ω ± 1% resistor.</li> </ul> </li> </ul>	<ul> <li>Refer to Section 5.1.4.2.</li> <li>For additional information refer to the <i>ITP700 Debug Port Design Guide</i> for all schematic, layout and routing recommendations.</li> </ul>



### Table 95.Processor Schematic Checklist (Sheet 2 of 5)

Checklist Items	Recommendations	Comments	
A20M# IGNNE# INIT# LINT0/INTR LINT1/NMI CPU_SLP# SMI#	Connect to the processor and the Intel [®] ICH3-S. Include 200 $\Omega \pm 5\%$ pull-up to VCCP. See schematics for further details on stuffing option.	Refer to Section 5.1.7.1.5.	
PWRGOOD	Recommend 300 $\Omega \pm 5\%$ pull-up to VCCP. Connect to the processor and the Intel ICH3-S.	Refer to Section 5.1.7.1.4.	
STPCLK#	Connect to the Intel ICH3-S through a 0 $\Omega$ series resistor. Include 200 $\Omega \pm 5\%$ pull-up to VCCP.		
PSI#	Connect to an Intel ICH-3 GPIO pin or customer specific circuitry.	See Schematic for circuitry used to connect to the Intel ICH-3 GPIO pin.	
DPSLP#	Pull-up to VCCP with a 200 $\Omega \pm 5\%$ resistor.	The pull-up is required because DPSLP# is not supported.	
FERR#/PBE#	Connect to the Intel ICH3-S through voltage translation logic and Terminate with 56 $\Omega \pm 5\%$ pull-up to VCCP.	Refer to Section 5.1.7.1.2.	
PROCHOT#	<ul> <li>When supported, connect to the Intel ICH3-S GPIO or customer specific circuitry and terminate with a 56 Ω ± 5% pull-up to VCCP.</li> <li>When not supported terminate with a 56 Ω ± 5% pull-up to VCCP.</li> </ul>	Refer to Section 5.1.7.1.3.	
Processor In Target Probe (ITP) Signals			
BPM[3:0]#	When ITP700FLEX Is Not Used:         - Leave signals as No Connect (N/C)     When ITP700FLEX Is Used:         - Point to point connection to CPU pin. <u>ITP700FLEX</u> to <u>CPU</u> BPM[3:0]# BPM[3:0]#     BPM4# PRDY#     BPM5# PREQ#	Refer to Section 10.2.	
PRDY#	Connect to BPM4# on ITP connector	See previous BPM[3:0] definitions.	
PREQ#	Connect to BPM5# on ITP connector	See previous BPM[3:0] definitions.	
тск	<ul> <li>Pull down to GND with a 27 Ω resistor when an ITP700FLEX is not used.</li> <li>Connect to ITP connector and pull-down to GND with a 27.4 ± 1%Ω resistor when an ITP700FLEX is used.</li> </ul>	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>ITP's FBO pin should be connected to the processor's TCK pin.</li> </ul> </li> <li>Refer to Section 10.2.</li> </ul>	



### Table 95. Processor Schematic Checklist (Sheet 3 of 5)

Checklist Items	Recommendations	Comments
TDI	<ul> <li>Pull up to VCCP with a 150 Ω resistor when an ITP700FLEX is not used.</li> <li>Connect to ITP connector and pull-up to VCCP with a 150 Ω ± 1% resistor when an ITP700FLEX is used.</li> </ul>	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>Refer to Section 10.2.</li> </ul>
TDO	<ul> <li>No Connect when ITP700FLEX is not used.</li> <li>Connect to ITP connector and pull-up to VCCP with a 54.9 Ω ± 1% resistor when an ITP700FLEX is used.</li> </ul>	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>Leave the signal as NC (No Connect).</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Signal needs to be pulled-up to VCCP.</li> </ul> </li> <li>Refer to Section 10.2.</li> </ul>
TRST#	<ul> <li>Pull-down to GND with 680 Ω ± 5% resistor when ITP700FLEX is not used.</li> <li>Connect to ITP connector and Pull-down to GND with 510 Ω - 680 Ω ± 5% resistor when ITP700FLEX is used.</li> </ul>	<ul> <li>When ITP Is Not Used:         <ul> <li>Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Parallel termination resistor may be placed anywhere between CPU and ITP700FLEX.</li> <li>Refer to Section 10.2.</li> </ul> </li> </ul>
TMS	<ul> <li>Pull-up to VCCP with a 39 Ω ± 5% resistor when an ITP700FLEX is not used.</li> <li>Connect to ITP connector and Pull-up to VCCP with a 39.2 Ω ± 1% when an ITP700FLEX is used.</li> </ul>	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>Parallel termination resistor required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>Refer to Section 10.2.</li> </ul>
ITP_CLK	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>No connection is required.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Connect ITP_CLK[1:0] to CK408 CPUCLK pins through a 33 Ω ± 1% series resistor when an ITP interposer may be used.</li> </ul> </li> </ul>	Refer to Section 10.2.
DBR#	<ul> <li>No Connect when an ITP interposer may not be used.</li> <li>Connect to ITP connector and Pull-up to VCCP with a 150 Ω ± 1% resistor.</li> </ul>	<ul> <li>When ITP700FLEX Is NOT Used:         <ul> <li>Signal should be routed from CPU socket to system reset logic.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Pull up to VCCP.</li> </ul> </li> <li>Refer to Section 10.2.</li> </ul>



### Table 95.Processor Schematic Checklist (Sheet 4 of 5)

Checklist Items	Recommendations	Comments		
Other Signals				
BCLK[1:0]	Connect to a 49.9 $\Omega$ 1% pull-down and to a series resistor (20 – 33 $\Omega$ ). Connect other side of series resistor to CK408.	<ul> <li>System Bus Clock</li> <li>Refer to Section 4.2.</li> <li>NOTE: BCLK[1:0] are processor pin names that are connected to clocks in the Host_CLK clock group on CK408.</li> </ul>		
COMP[3:0]	Terminate to GND separately using: • 27.4 $\Omega \pm 1\%$ for COMP0 and COMP2 pins. • 54.9 $\Omega \pm 1\%$ for COMP1 and COMP3 pins.	Refer to Section 5.1.8.		
GTLREF[0]	GLTREF0 voltage divider should yield 2/3 of $V_{CCP}$ • Top divider resistor 1 K $\Omega \pm 1\%$ • Bottom divider resistor 2 K $\Omega \pm 1\%$	Refer to Section 11.3.8.5.		
GTLREF[3:1]	GTLREF[3:1] must be left as No Connects (NC).	Refer to Section 11.3.8.5.		
THERMDA	Connect to temperature monitoring circuitry if used.			
THERMDC	Connect to temperature monitoring circuitry if used.			
THERMTRIP#	<ul> <li>Connect to therm trip logic.</li> <li>THERMTRIP# must disable the motherboard's power supply.</li> </ul>	See schematics for circuitry used to connect THERMTRIP# pin to THERMTRIP logic.		
TEST[3:2]	<ul> <li>No Connect.</li> <li>For testing purposes each pin should have a stuffing option to be pulled down to V_{SS} through its own 1.2K Ω ± 5% resistor.</li> </ul>			
TEST[1]	• Pull down to Vss through a 1.2K $\Omega \pm 5\%$ resistor.			
Reserved	Reserved signals must remain as No Connect (NC).			
	Processor Power Signals			
VCC	Decoupling options exist depending on what type of capacitors are used	<ul> <li>For the list of different options refer to Section 11.3.8.3.</li> <li>The Intel[®] Pentium[®] M processor contains 72 VCC pins.</li> </ul>		
VCCA[3:0]	Tie to 1.8 Volts. Decouple with four .01 $\mu$ F ± 10% capacitors and four 10 $\mu$ F ± 10% capacitors.	Refer to Section 11.3.1.		
VCCP	Decouple with twelve 0.1 $\mu F$ ± 10% capacitors and two 150 $\mu F$ ± 10% capacitors	<ul> <li>Place all caps near the Processor.</li> <li>The Intel Pentium M processor contains 25 VCC pins.</li> </ul>		
VCCSENSE	No Connect	For testing purposes, pull-down to GND through a 54.9 $\Omega \pm$ 1% resistor only. Otherwise, leave as no connect.		
Processor GND Signals				
VSS	Connect to GND	The Intel Pentium M processor contains 192 Vss pins.		



#### Table 95. **Processor Schematic Checklist (Sheet 5 of 5)**

Checklist Items	Recommendations	Comments
VSSSENSE	No Connect	For testing purposes, pull-down to GND through a 54.9 $\Omega \pm 1\%$ resistor.
Processor Signals Not Supported By the Intel [®] E7501 Chipset		
DPWR#	<ul> <li>No Connect.</li> <li>For testing purposes, a stuffing option should be provided to pull-up to VCCP through a 1 KΩ resistor</li> </ul>	

#### NOTES:

- 1. A[31:3]# pins on the processor correspond to HA[31:3]# pins on the MCH.
- 2. ADSTB[1:0]# pins on the processor correspond to HADSTB[1:0]# pins on the MCH.
- D[63:0]# pins on the processor correspond to HD[63:0]# pins on the MCH.
   DSTBN[3:0]# pins on the processor correspond to HDSTBN[3:0]# pins on the MCH.
- 5. DSTBP[3:0]# pins on the processor correspond to HDSTBP[3:0]# pins on the MCH.
- 6. REQ[4:0]# pins on the processor correspond to HREQ[4:0]# pins on the MCH.
- 7. The RESET# pin on the processor corresponds to the CPURST# pin on the MCH.
- 8. The TRDY# pin on the processor corresponds to the HTRDY# pin on the MCH.
- 9. The DINV[3:0]# pins on the processor corresponds to the DBI[3:0]# pins on the MCH.



# **13.2 MCH Schematic Checklist**

### Table 96. MCH Schematic Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments	
Host Interface Signals			
ADS# BNR# BPRI# BREQ0# ¹ CPURST# ² DBI[3:0]# ¹² DBSY# DEFER# DRDY# HA[35:3]# ³ HD[63:0]# ⁴ HADSTB[1:0]# ⁵ HDSTBN[3:0]# ⁶ HDSTBP[3:0]# ⁷ HIT# HITM# HLOCK# ¹³ HREQ[4:0]# ⁸ HTRDY# ⁹ RS[2:0]# XERR# ¹⁰	See processor section of this checklist.		
	Signals Not Supported by the Intel [®] Pentium [®] M	I Processor	
AP[1:0] BINIT# DP[3:0]# RSP# HA[35:32]#	<ul> <li>Pull-up to V_{CCP} through a 1 K Ω ± 5% resistor.</li> <li>See schematics for further details on stuffing options.</li> </ul>		
	DDR Interfaces A and B / Connector Sig	nals	
DQ_x[63:0] CB_x[7:0] DQS_x[17:0]	Dependent upon configuration.	Refer to Section 6.4.2.	
MA_x[12:0] BA_x[1:0] RAS_x# CAS_x# WE_x#	Terminate these signals to DDR VTERM (1.25 V).	Refer to Section 6.4.4.	
CS_x[7:0]#	Terminate these signals to DDR VTERM (1.25 V).	Refer to Section 6.4.5.	
CMDCLK_x[3:0] CMDCLK_x[3:0]#	Connect directly to the corresponding DIMM.	Signal Integrity. Refer to Section 6.4.3.	
CKE_x	Terminate to DDR VTERM (1.25 V).	Refer to Section 6.4.6.	
RCVEN_x#	Pull-up to DDRVTERM through a 49.9 $\Omega$ ± 1%. Refer to Figure 46.	Refer to Section 6.3.6.1.	
DDRCOMP_x	Pull-down to GND through a 24.9 $\Omega \pm 1\%$ resistor.	Refer to Section 6.3.6.2.	
DDRCVO_x	Connect as shown in Figure 51.	Refer to Section 6.3.6.4.	



### Table 96.MCH Schematic Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
ODTCOMP	Pull-down to GND through a 402 $\Omega$ ± 1% resistor.	Refer to Section 6.3.6.3.
Hub Interface A Signals		
HI[11:0] HI_STBF ¹¹ HI_STBS ¹¹	<ul> <li>Connect to the Intel[®] ICH3-S.</li> <li>Must not have pull-up, pull-down, or series resistors.</li> </ul>	Refer to Section 7.3.1.
HIRCOMP_A	<ul> <li>Tie the MCH RCOMP pin to a 24.9 Ω ± 1% pull-up to V_{CC_1.2}</li> <li>(For Trace Impedance = 50 Ω ± 10%).</li> </ul>	<ul> <li>Used to calibrate the I/O Buffers.</li> <li>Resistive compensation is used by the Intel ICH3-S and MCH to adjust the buffer characteristics to specific board characteristic.</li> <li>Refer to Section 7.3.3.</li> </ul>
Hub Interface B, C, and D Signals		
HI[18:0]_X HI[21:20]_X PSTRBF_X PSTRBS_X PUSTRBF_X PUSTRBS_X	<ul> <li>Connect to Intel[®] P64H2.</li> <li>Must <b>not</b> have pull-up, pull-down, or series resistors.</li> </ul>	Refer to Section 7.2
HIRCOMP_B HIRCOMP_C HIRCOMP_D	<ul> <li>Tie the MCH RCOMP pins to a 24.9 Ω ± 1% pull-up to VCC_1.2 (For trace impedance = 50 Ω ± 10%).</li> <li>Tie the Intel P64H2's RCOMP pin to 61.9 Ω ± 1%, pull-up to 1.8 V.</li> </ul>	<ul> <li>Used to calibrate the I/O Buffers.</li> <li>Resistive compensation is used by the Intel P64H2 and MCH to adjust the buffer characteristics to specific board characteristics.</li> <li>Refer to Section 7.2.3.</li> </ul>
Unused 16 bit interfaces	<ul> <li>All data, strobe, HISWNG_x, and HIRCOMP_x signals may be left as no connect.</li> <li>HIVREF_[D:B] must be connected to ground.</li> </ul>	<ul> <li>The MCH has integration detection logic that detects unpopulated 16-bit interfaces without external pull-ups and pull-downs.</li> <li>Refer to Section 7.2.5.</li> </ul>
Clocks and Reset Signals		
HCLKINP HLCKINN	Connect to CK408 through a 33 $\Omega \pm$ 1% series resistor with a 49.9 $\Omega \pm$ 1% pull-down resistor to ground.	Refer to Section 4.2.1.
CLK66	Connect to CK408 66BUF pin using a 43 $\Omega\pm5\%$ series resistor.	Refer to Section 4.3
RSTIN#	Connect to PCIRST# output of the Intel ICH3-S.	
Miscellaneous Signals		
XORMODE#	4.7 k $\Omega \pm$ 5% pull-up to VCC_3.3.	Required for normal operation.
Reserved (Pin B30)	4.7 k $\Omega \pm 5\%$ pull-up to VCC_3.3.	Required for normal operation.
Reserved (Pin D29)	1 k $\Omega\pm 5\%$ pull-down to GND.	Required for normal operation.



### Table 96.MCH Schematic Checklist (Sheet 3 of 4)

Checklist Items	Recommendations	Comments
HXRCOMP HYRCOMP	Tie each COMP pin to a 24.9 $\Omega$ ±1% pull-down resistor to GND.	<ul> <li>This signal is used to calibrate the Host AGTL+ I/O buffer characteristics to specific board characteristics.</li> <li>Refer to Section 5.1.8.2.</li> </ul>
HXSWNG HYSWNG	Each signal has its own resistor divider circuit. See Figure 33 for circuitry information.	Refer to Section 5.1.8.2.
	Unused Hub Interface Signals	
	<ul> <li>All data, strobe, HISWNG_x, and HIRCOMP_x signals may be left as no connect.</li> <li>HIVREF_[D:A] must be connected to GND.</li> </ul>	<ul> <li>The MCH has integration detection logic that may detect unpopulated 16-bit interfaces without external pull-ups and pull-downs.</li> <li>Refer to Section 7.2.5.</li> </ul>
Voltage References – Power Planes		
HDVREF[3:0] HAVREF[1:0] HCCVREF	<ul> <li>Use one dedicated voltage divider for all these signals.</li> <li>Decouple the voltage divider with a 1 µF capacitor and use a 220 pF at the MCH pins.</li> </ul>	<ul> <li>To provide constant and clean power delivery to the data, address and common clock signals of the host AGTL+ interface.</li> <li>Refer to Section 11.3.8.5.</li> </ul>
DDR_VREF_x[3:0]	Direct connect to DDR_Vref (1.25 V).	Refer to Section 6.3.6.3.
HXSWING HYSWING	<ul> <li>150 Ω ±1% pull-down to GND.</li> <li>301 Ω ± 1% pull-up to CPU_VCC</li> <li>C1 = C2 = 0.01 μF</li> </ul>	The HXSWING and HYSWING inputs of MCH are used to provide reference voltage for the compensation logic. Refer to Section 5.1.8.
HISWNG_[D:A], HIVREF_[D:A]	Voltage divider circuit required. Refer to Figure 78 and Figure 81 for circuit information.	<ul> <li>The MCH 16-bit Hub Interfaces use a compensation voltage to control the buffer voltage characteristics. When multiple 16-bit Hub Interfaces are used, an HISWNG divider circuit may be shared among the interfaces as long as the trace length from the divider circuit is less than 3.5".</li> <li>Refer to Section 7.2.2 and Section 7.3.2.</li> </ul>
Voltage Sequencing Requirement		
1.2 V and 2.5 V	1.2 V must rise with or before 2.5 V.	Refer to Section 11.4.6.
Decoupling Requirements		
1.25 V (VTT_DDR)	Two 0.1 µF and two 0.01 µF caps.	Refer to Section 11.4.1.
CPU_VCC	Eighteen 0.1 µF caps	Refer to Section 11.4.2.
2.5 V (DDR)	Dual channel -twenty-eight 0.1 μF caps. Single channel - eighteen 0.1 μF caps.	Refer to Section 11.4.3.



#### Table 96. MCH Schematic Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
1.2 V (Hub Interface)	Seven 0.1 µF caps.	Refer to Section 11.4.4.
VCCA1_2 VCCAHI1_2 VCCACPU_1.2	RLC filters.	Refer to Section 11.4.5.

#### NOTES:

1. The BREQ0# pin on the MCH corresponds to the BR0# pin on the processor.

2. The CPURST# pin on the MCH corresponds to the RESET# pin on the processor.

3. HA[35:3]# pins on the MCH correspond to A[31:3]# pins on the processor.

4. HD[63:0]# pins on the MCH correspond to D[63:0]# pins on the processor.
5. HADSTB[1:0]# pins on the MCH correspond to ADSTB[1:0]# pins on the processor.

6. HADSTBN[3:0]# pins on the MCH correspond to DSTBN[3:0]# pins on the processor.

7. HADSTBP[3:0]# pins on the MCH correspond to DSTBP[3:0]# pins on the processor.

8. HREQ[4:0]# pins on the MCH correspond to REQ[4:0]# pins on the processor.

9. The HTRDY# pin on the MCH corresponds to the TRDY# pin on the processor.

10.The MCH XERR# pin may be connected to the processor IERR# pin.

11. In HI1.0 mode, HI_STBF and HI_STBS used to be referred as HI_STB# and HI_STB respectively.

12. The DBI[3:0]# pins on the MCH correspond to DINV[3:0]# pins on the processor.

13. The HLOCK# pin on the MCH corresponds to the LOCk# pin on the processor.



# 13.3 Intel[®] ICH3-S Schematic Checklist

*Note:* No inputs to the Intel[®] ICH3-S may be left floating.

### Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 1 of 8)

Checklist Items	Recommendations	Comments
Processor Signals		
A20M# CPUSLP# (SLP#) FERR# IGNNE# INIT# LINT1 ¹ LINT0 ¹ SMI# STPCLK#	Refer to the signal recommendations under the Processor Schematic Checklist.	
RCIN# A20GATE	Pull-up is required when driven by an open drain signal (the value of the resistor is determined by the driver).	Typically driven by Open Drain external Micro-controller.
CPUPWRGD	Recommend 300 $\Omega \pm 5\%$ pull-up to CPU_VCC. Connect to the processor and the Intel ICH3-S.	Asserted by the Intel [®] ICH3-S when all processor voltage supplies are stable.
FWH Interface Signals		
FWH[3:0]/ LAD[3:0] LDRQ[1:0]	No extra pull-ups required. Connect straight to FWH/LPC and, when supported, a BMC (Bus Management Controller).	The Intel ICH3-S integrates 24 k $\Omega$ pull-up resistors on these signal lines.
	GPIO Signals	
GPIO[7:0]	<ul> <li>Unused core well inputs must be pulled up to VCC_3.3.</li> <li>GPIO[1:0] may be used as REQ[B:A]#.</li> <li>GPIO[1] may be used as REQ[5]#.</li> <li>GPIO[5:2] may be used as PIRQ[H:E]#.</li> <li>These signals are 5 V tolerant.</li> </ul>	<ul> <li>These pins are in the Main Power Well. Pull-ups must use the VCC_3.3 plane.</li> <li>Ensure all unconnected signals are <b>outputs only.</b></li> </ul>
GPIO[8] & [13:11]	<ul> <li>Unused resume well inputs must be pulled up to VCCSUS3.3.</li> <li>These are the only GPIs that may be used as ACPI compliant wake events.</li> <li>These signals are not 5 V tolerant.</li> <li>GPIO[11] may be used as SMBALERT#.</li> </ul>	<ul> <li>These pins are in the resume power well. Pull-ups go to VCCSUS3.3 plane.</li> <li>These are the only GPI signals in the resume well with associated status bits in the GPE1_STS register.</li> </ul>
GPIO[23:16]	<ul> <li>GPIO[22] is open drain.</li> <li>GPIO[17:16] may be used as GNT[B:A]#.</li> <li>GPIO[17] may be used as PCI GNT[5]#.</li> </ul>	<ul><li>Fixed as output only. May be left NC.</li><li>In main power well.</li></ul>
GPIO[28,27,25,24]	<ul> <li>I/O pins. Default as an output. May be left NC.</li> <li>From resume power well (VCC_SUS3.3).</li> </ul>	GPIO[26] is not implemented in the ICH3-S.


# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 2 of 8)

Checklist Items	Recommendations	Comments
GPIO[43:32]	From main power well (VCC_3.3).	<ul> <li>I/O pins.</li> <li>Defaults as an output when enabled as GPIOs.</li> <li>GPIO[31:29] is not implemented.</li> </ul>
	Hub Interface Signals	·
HI[11:0] HI_STBS HI_STBF	No pull-up resistor required.	Refer to Section 7.3.1.
HICOMP	78.7 $\Omega$ ± 1% pull-up resistor to VCC_1.8.	Refer to Section 7.3.3.
HIREF HITERM	Divider circuit required. See Figure 82 for circuit information.	Refer to Section 7.3.2.
	IDE Signals	
PDD[15:0] SDD[15:0]	No extra series termination resistors or other pull-ups/pull-downs are required.	<ul> <li>Refer to the ATA/ATAPI-6 specification. These signals have integrated series resistors.</li> <li>Refer to Section 9.1.3.</li> <li>Simulation data indicates that the integrated series termination resistors are a nominal 33 Ω, but may range from 31 Ω to 43 Ω.</li> </ul>
PDIOW# PDIOR# PDDACK# PDA[2:0] PDCS1# PDCS3# SDIOW# SDIOR# SDDACK# SDDACK# SDA[2:0] SDCS1# SDCS3#	No extra series termination resistors. Pads for series resistors may be implemented should the system designer have signal integrity concerns.	<ul> <li>These signals have integrated series resistors.</li> <li>Refer to Section 9.1.3.</li> <li>Simulation data indicates that the integrated series termination resistors are a nominal 33 Ω, but may range from 31 Ω to 43 Ω.</li> </ul>
PDREQ SDREQ	<ul> <li>No extra series termination resistors.</li> <li>No pull-down resistors required.</li> </ul>	<ul> <li>These signals have integrated series resistors in the ICH3-S.</li> <li>These signals have integrated pull-down resistors in the ICH3-S.</li> <li>Refer to Section 9.1.3.</li> </ul>
PIORDY SIORDY	<ul> <li>No extra series termination resistors.</li> <li>4.7 kΩ ± 5% pull-up to 3.3 V</li> </ul>	<ul> <li>These signals have integrated series resistors in the Intel ICH3-S.</li> <li>Refer to Section 9.1.3.</li> </ul>
IRQ14 IRQ15	<ul> <li>8.2 kΩ – 10 kΩ pull-up resistors to 3.3 V</li> <li>No extra series termination resistors.</li> </ul>	<ul><li> Open drain outputs from drive.</li><li> Refer to Section 9.1.3.</li></ul>
IDERST#	The PCIRST# signal should be buffered to form the IDERST# signal. A $22 - 47 \Omega$ series resistor is recommended on this signal.	Refer to Section 9.1.3.



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 3 of 8)

Checklist Items	Recommendations	Comments
Cable Detect	Connect IDE pin PDIAG#/CBLID# to an ICH3-S GPI pin. Connect a 10 k $\Omega$ resistor to ground on the signal line.	<ul> <li>The 10 kΩ resistor to GND prevents GPI from floating when no devices are present on either IDE interface. Allows use of 3.3 V and 5 V tolerant GPIOs.</li> <li>Refer to Section 9.1.2.1.</li> <li>NOTE: All ATA66/ATA100 drives may have the capability to detect cables.</li> </ul>
	Interrupt Interface Signals	
APICCLK	Use 10 k $\Omega \pm 5\%$ pull-down resistor to GND.	
APICD[1:0]	Use 10 k $\Omega\pm5\%$ pull-down resistor to GND.	
PIRQ[D:A]#	<ul> <li>These signals require a pull-up resistor.</li> <li>2.7 kΩ ± 5% pull-up to 5 V or an 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	<ul> <li>Each PIRQx# line has a separate Route Control Register. In APIC mode, these signals are connected to the internal I/O APIC in the following fashion:</li> <li>PIRQ[A]# is connected to IRQ16.</li> <li>PIRQ[B]# is connected to IRQ17.</li> <li>PIRQ[C]# is connected to IRQ18.</li> <li>PIRQ[D]# is connected to IRQ19.</li> <li>This frees the ISA interrupts.</li> </ul>
PIRQ[H:E]#/ GPIO[5:2]	<ul> <li>These signals require a pull-up resistor.</li> <li>2.7 kΩ ± 5% pull-up to VCC_5 or an 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	<ul> <li>These signals are connected to the internal I/O APIC in the following fashion:</li> <li>PIRQ[E]# is connected to IRQ20.</li> <li>PIRQ[F]# is connected to IRQ21.</li> <li>PIRQ[G]# is connected to IRQ22.</li> <li>PIRQ[H]# is connected to IRQ23.</li> <li>This frees the ISA interrupts.</li> </ul>
SERIRQ	8.2 k $\Omega \pm$ 5% pull-up to 3.3 V.	Open drain signal.



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 4 of 8)

Checklist Items	Recommendations	Comments
	LAN Interface Signals	
LAN_CLK	Connect to LAN_CLK on Platform LAN Connect Device.	LAN connect interface signals
LAN_RXD[2:0]	Connect to LAN_RXD on Platform LAN Connect Device.	may be left as NC if not used because the input buffers are internally terminated.
LAN_TXD[2:0], LAN_RSTSYNC	Connect to LAN_TXD on Platform LAN Connect Device.	• Refer to Section 9.7.
	Miscellaneous Signals	
SPKR	Has integrated pull-down.	<ul> <li>The integrated pull-down is enabled only at boot/ reset for strapping functions. At all other times, the pull-down is disabled.</li> <li>Befer to Section 9.2.</li> </ul>
TP[0]	8.2 kΩ – 10 kΩ pull-up to VCCSUS3.3.	
AC_SDOUT	No extra pull-down needed.	This pin has a weak internal pull-down.
EE_DOUT	<ul> <li>Connect to EE_DIN of EEPROM. (Input from EEPROM perspective and output from ICH3-S perspective.)</li> <li>If unused, leave No Connect.</li> </ul>	ICH3-S contains an integrated pull-up resistor for this signal.
EE_DIN	<ul> <li>Connect to EE_DOUT of EEPROM. (Ouput from EEPROM perspective and input from ICH3-S perspective.)</li> <li>If unused, leave No Connect.</li> </ul>	ICH3-S contains an integrated pull-up resistor for this signal.
	PCI Interface Signals	
PERR# SERR# PLOCK# STOP# DEVSEL# TRDY# IRDY# FRAME# REQ#[4:0] GPIO[0]/REQ[A]# GPIO[1]/REQ[B]#/ REQ[5]#	8.2 k $\Omega$ $\pm$ 5% pull-up to 3.3 V, or a 2.7 k $\Omega$ $\pm$ 5% pull-up to 5 V.	
PCIRST#	Depending on the load this signal may have to be buffered.	Improves Signal Integrity.
GNT[4:0]#	No external pull-up resistors are required on PCI GNT signals. However, if external pull-up resistors are implemented, they must be pulled up to 3.3 V.	These signals are actively driven by the Intel ICH3-S.
PME#	No extra pull-up resistor.	This signal has integrated pull-up of 18 k $\Omega$ to 42 k $\Omega$ .



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 5 of 8)

Checklist Items	Recommendations	Comments
GNT[A]# GPIO[16] GNT[B]# GNT[5]# GPIO[17]	No extra pull-up needed.	<ul> <li>These signals have integrated pull-ups of 24 kΩ.</li> <li>GNT[A] has an added strap function of 'top block swap'. The signal is sampled on the rising edge of PWROK. Default value is high or disabled due to pull-up. A jumper to a pull-down resistor may be added to manually enable the function.</li> </ul>
	Power Signals	
V_CPU_IO	Connect to CPU_VCC.	
	<ul> <li>Use one 0.1 µF decoupling capacitor.</li> </ul>	Refer to Section 11.5.4.
VCCRTC	<ul> <li>No clear CMOS jumper on VCCRTC. Use a jumper on RTCRST# or a GPI, or use a safe mode strapping for Clear CMOS.</li> <li>Requires one 0.1 µF decoupling capacitor.</li> </ul>	Refer to Section 11.5.4.
VCC3_3	Use six 0.1 µF decoupling capacitors.	Refer to Section 11.5.4.
VCCSUS3_3	Use two 0.1 µF decoupling capacitors.	Refer to Section 11.5.4.
VCC1_8	Use four 0.1 $\mu$ F decoupling capacitors.	Refer to Section 11.5.4.
VCCSUS1_8	Use one 0.1 µF decoupling capacitor.	Refer to Section 11.5.4.
V5REF_SUS	<ul> <li>If USB is implemented in the platform, V5REF_Sus must be connected to VSUS5.</li> <li>Use one 0.1 µF decoupling capacitor.</li> </ul>	Refer to Section 11.5.4.
V5REF	Requires one 1.0 µF decoupling capacitor.	Refer to Section 11.5.4.
Power Sequencing Requirements		
V5REF_Sus and VCCSus3_3	V5REF_Sus must power up before or simultaneous to VCCSus3_3. It must power down after or simultaneous to VCCSus3_3. (For most platforms this sequencing is not an issues because VCCSus3_3 is derived from V5SUS.)	Refer to Figure 141 for an example circuit schematic that may be used to ensure the proper V5REF sequencing.
V5REF and VCC3_3	V5REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3.	Refer to Section 11.5.2.
VCC3_3 and VCC1_8	The difference between VCC3_3 and VCC1_8 must never be greater than 2.0 V.	Refer to Section 11.5.1.
VCCSus3_3 and VCCSus1_8	The difference between VCCSus3_3 and VCCSus1_8 must never be greater than 2.0 V.	Refer to Section 11.5.1.



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 6 of 8)

Checklist Items	Recommendations	Comments
	Power Management Signals	
THRM#	<ul> <li>Connect to temperature Sensor.</li> <li>If not used: 8.2 kΩ ± 5% pull-up to 3.3 V.</li> </ul>	Input to the Intel ICH3-S cannot float. THRM# polarity bit defaults THRM# to active low.
SLP_S3# SLP_S5#	No pull-up/down resistors needed. Signals driven by ICH3-S.	Signals driven by the Intel ICH3-S.
PWROK	<ul> <li>This signal should be connected to power monitoring logic and should go high no sooner than 10 ms after both 3.3 V and 1.8 V have reached their nominal voltages.</li> <li>Use external weak pull-down.</li> </ul>	Refer to Section 9.6.8.
PWRBTN#	Connect to a momentary switch tied to ground. No extra pull-up resistors.	This signal has an integrated pull-up of 18 k $\Omega$ – 42 k $\Omega$
RI#	8.2 k $\Omega$ $\pm$ 5% pull-up to VCCSUS3_3.	If this signal is enabled as a wake event, it is important to keep this signal powered during the power loss event. If this signal goes low (active), when power returns the RI_STS bit will be set, and the system will interpret that as a wake event.
RSMRST#	<ul> <li>May be tied to LAN_RST#.</li> <li>This signal should be connected to power monitoring logic, and should go high no sooner than 10 ms after both VCCSUS3_3 and VCCSUS1.8 have reached their nominal voltages.</li> <li>10 kΩ ± 5% pull-down to ground.</li> </ul>	Refer to Section 9.6.8.
SUS_STAT#	Disconnect from the Intel ICH3-S and leave not connected. Use 8.2 k $\Omega$ pull-up resistor to VCC_3.3 for remaining devices on LPC bus.	



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 7 of 8)

Checklist Items	Recommendations	Comments
	RTC Signals	
VBIAS	Use one 0.047 µF capacitor.	<ul> <li>For noise immunity on VBIAS signal.</li> <li>Refer to Figure 116.</li> </ul>
RTCRST		Refer to Section 9.6.8.
RTCX1 RTCX2	<ul> <li>Connect a 32.768 kHz Crystal Oscillator across these pins with a 10 MΩ resistor. Decouple each signal using a 18 pF capacitor.</li> <li>RTCX1 may optionally be driven by an external oscillator instead of a crystal. These signals are 1.8 V only, and must not be driven by a 3.3 V source.</li> </ul>	<ul> <li>The external circuitry shown in Figure 116 is required to maintain the accuracy of the RTC.</li> <li>Refer to Section 9.6.1.</li> <li>The circuitry is required because the new RTC oscillator is sensitive to step voltage changes in VCCRTC and VBIAS. A negative step on the power supply of more than 100 mV may temporarily shut off the oscillator for hundreds of milliseconds.</li> <li>Refer to Section 9.6.3 for decoupling requirements.</li> </ul>
	System Management Signals	
SMBDATA SMBCLK SMLINK[1:0]	<ul> <li>Connect SMBCLK to SMLink0 and SMBDATA to SMLink1.</li> <li>Require external pull-up resistors, dependant upon bus capacitance and termination power plane.</li> </ul>	<ul> <li>Refer to Section 9.5.</li> <li>Value of pull-up resistors determined by line load, from Section 9.5.4.</li> </ul>
SMBALERT#/ GPIO[11]	See GPIO section when SMBALERT# is not implemented.	
INTRUDER#	10 k $\Omega\pm$ 5% pull-up to VCCRTC (VBAT) if not needed.	Refer to Section 9.6.8.



# Table 97. Intel[®] ICH3-S Schematic Checklist (Sheet 8 of 8)

Checklist Items	Recommendations	Comments
	USB Signals	
USBRBIAS	18.2 $\Omega \pm$ 1% pull-down to ground.	
USBP[5:0]P USBP[5:0]N	No external resistors are required.	Integrated 15 k $\Omega$ pull-down, effective output driver impedance of 45 $\Omega$ provided.
OC[5:0]#	If not used: 10 k $\Omega \pm 5\%$ pull-up to VCCSUS3_3.	Inputs must not float.

NOTES:

1. LINT1 and LINT0 map to INTR and NMI in the ICH3-S.



# 13.4 Intel[®] 82870P2 (Intel P64H2) Schematic Checklist

### Table 98. Intel[®] P64H2 Schematic Checklist (Sheet 1 of 5)

Checklist Items	Recommendations	Comments
	Hub Interface Signals	
HI[21, 20, 18:0] PUSTRBF PUSTRBS PSTRBF PSTRBS	Connect to the MCH.	Refer to Section 7.2.1
HI_[19]	HI[19] must be left as no connect.	
HI_RCOMP	<ul> <li>61.9 Ω ± 1% pull-up to 1.8 V.</li> <li>The trace length between the Intel[®] P64H2 pin and the resistor lead should be less than one inch.</li> </ul>	Refer to Section 7.2.3
HI_VREF HI_VSWING	<ul> <li>Intel P64H2 Hub reference swing voltage = 0.800 V ± 5%.</li> <li>Intel P64H2 Hub reference voltage = 0.350 V ± 5%.</li> <li>R4 = 261 Ω ± 1%, R5 = 332 Ω ± 1%, R6 = 750 Ω ± 1%.</li> <li>Decouple the Intel P64H2 pin with a 0.01 μF.</li> <li>Decouple the network nodes with a 0.1 μF</li> </ul>	Refer to Section 7.2.2
	PCI/PCI-X Bus Interface Signals	
PxAD[63:32] PxC/BE#[7:4] PxDEVSEL# PxFRAME# PxIRDY# PxTRDY# PxTRDY# PxSTOP# PxPERR# PxSERR# PxREQ[5:0]# PxPLOCK# PxPAR64 PxACK64# PxREQ64#	<ul> <li>8.2 kΩ ± 5% pull-up to 3.3 V.</li> <li>Pull-ups on PxAD[63:32], PxC/BE#[7:4], PxPAR64 not needed if bus only contains 64-bit devices</li> </ul>	See PCI Specification, Rev 2.2.
PAGNT3#	8.2 k $\Omega$ ± 5% pull-down to ground.	
PBGNT3#	8.2 k $\Omega\pm$ 5% pull-down to ground.	
GNT[A]#/ GPIO[16] GNT[B]/ GNT[5]#/ GPIO[17]	No extra pull-up needed.	These signals have integrated pull-ups of 24 k $\Omega$ .
IDSEL	The series resistor to the device IDSEL should be $100 \Omega$ . NOTE: The Intel P64H2 does not have an IDSEL pin. Instead, the designer may chose a pin from PxAD[31:17].	This has changed from the PCI-X 1.0 Specification. There is a specification change that allows for values other than the original 2 k $\Omega$ value.
3.3Vaux	Leave this as unconnected on the PCI slots.	The Intel P64H2 does not support PCI bus power management.



# Table 98. Intel[®] P64H2 Schematic Checklist (Sheet 2 of 5)

Checklist Items	Recommendations	Comments
PxPCIXCAP	<ul> <li>If implementing hot plug, PxPCIXCAP should be pulled up to 3.3 V through an 8.2 kΩ resistor.</li> <li>If not implementing hot plug, this signal requires 8.2 kΩ resistor pull-up or pull-down depending on the configuration.</li> </ul>	If not implementing hot plug, see <i>PCI-X Specification</i> recommendations for PxPCIXCAP connection.
Px_133EN	<ul> <li>For 133 MHz (max) PCI-X capable bus: 8.2 kΩ ± 5% pull-up to 3.3 V.</li> <li>For 100 MHz (max) PCI-X capable bus: 8.2 kΩ ± 5% pull-down to ground.</li> </ul>	Only active if Px_PCIXCAP pins are high.
	Interrupt Interface Signals	
PAIRQ[15:0] PBIRQ[15:0]	8.2 k $\Omega\pm$ 5% pull-up to 3.3 V	
APICCLK APICD[1:0]	8.2 k $\Omega\pm$ 5% pull-up to 3.3 V.	
Hot Plug Interface Enabled		
PxPCIXCAP	8.2 k $\Omega\pm 5\%$ pulled up to 3.3 V.	These PCI signals are connected to separate pins on the Intel [®] P64H2. See Section 8.2.7.3, and Section 8.2.8.4 for the corresponding Hot-Plug mode implementation. Unused inputs should not float.
M66EN	8.2 k $\Omega\pm$ 5% pulled up to 3.3 V.	Unused inputs should not float.
HxSWITCH	Connect to MRL Sensor. Open MRL should pull HxSWITCH to 3.3 V. Closed MRL should pull HxSWITCH to GND.	Refer to Section 8.2.2.
HxPRSNT1# HxPRSNT2#	<ul> <li>5.6 kΩ ± 5% pull-up to 3.3 V.</li> <li>If implementing Attention Button, PRSNT1# is the XOR of the momentary push-button and Slot Present signal.</li> </ul>	Refer to Section 8.2.2.
Hot Plug – Single Slot Parallel Mode Specific Signals		
HPx_SLOT[2:0] [†]	<ul> <li>SLOT[0]: 8.2 kΩ pull-up to 3.3 V.</li> <li>SLOT[1]: 8.2 kΩ pull-down to GND.</li> <li>SLOT[2]: 8.2 kΩ pull-down to GND.</li> </ul>	<ul> <li>This is a strapping pin for enabling Single Slot Parallel Mode which is latched during reset. SLOT[1] also functions as the HxPCIXCAP2A input when not in reset. SLOT2 also functions as the HxPCIXCAP1A input when not in reset.</li> <li>Refer to Section 8.2.6.1.</li> </ul>
PxIRQ[14:8] [†]	8.2 kΩ ± 5% pull-up to 3.3 V.	These signals are mapped to hot plug functions in single slot hot plug mode.



Checklist Items	Recommendations	Comments
PxIRQ[15] [†]	8.2Ω – 10 kΩ pull-up to 3.3 V.	A logic one on this pin indicates to the controller that the PCI slot should be immediately powered off. This signal is also connected to a SPST switch to GND which, when pressed, indicates by logic zero that the slot may be powered on.
	Hot Plug – Dual Slot Parallel Mode Specific	Signals
HPx_SLOT[2:0] [†]	<ul> <li>SLOT[0]: 8.2 kΩ pull-down to GND.</li> <li>SLOT[1]: 8.2 kΩ pull-up to VCC_3.3.</li> <li>SLOT[2]: 8.2 kΩ pull-down to GND.</li> </ul>	<ul> <li>This is a strapping pin for enabling Single Slot Parallel Mode which is latched during reset. SLOT[1] also functions as the HxPCIXCAP2A input when not in reset. SLOT2 also functions as the HxPCIXCAP1A input when not in reset.</li> <li>Refer to Table 78.</li> </ul>
PxIRQ[15] [†] PxIRQ[10] [†]	8.2 Ω – 10 kΩ pull-up to 3.3 V.	A logic one on this pin indicates to the controller that the PCI slot should be immediately powered off. This signal is also connected to a SPST switch to GND which when pressed indicates by logic zero that the slot may be powered on.
PxIRQ[9:8] [†] PxIRQ[14:11] [†]	8.2 k $\Omega$ ± 5% pull-up to 3.3 V.	These signals are mapped to hot plug functions in dual slot hot plug mode.
PPxSID [†]	8.2 k $\Omega$ ± 5% pull-down to ground.	This insures that the LED for slot B on busses A and B remain off during reset.
	Hot Plug – Serial Mode Specific Signa	als
HPx_SLOT[2:0] [†]	Pulled to VCC_3.3 or GND through a 8.2 k $\Omega \pm$ 5% resistor depending on the number of PCI hot plug slots to be enabled.	The strapping pin list options for enabling Serial Mode is located in Table 78.
	Hot Plug – Disabled Signals	
HPxSLOT[2:0]	8.2 k $\Omega \pm 5\%$ pull-down to ground.	<ul> <li>HPxSLOT[2:0] signals should be strapped to zero to disable hot plug mode.</li> <li>See Table 76.</li> </ul>
HPx_SID	$8.2~\text{k}\Omega\pm5\%$ pull-up to 3.3 V or pull-down to ground.	Unused inputs should not float.
HPx_SIC HPx_SIL# HPx_SOR# HPx_SORR# HPx_SOC HPx_SOL HPx_SOLR HPx_SOD	If disabling hot plug mode, these signals may be left as no connect.	

# Table 98. Intel[®] P64H2 Schematic Checklist (Sheet 3 of 5)



# Table 98. Intel[®] P64H2 Schematic Checklist (Sheet 4 of 5)

Checklist Items	Recommendations	Comments
PxPCIXCAP	This signal requires 8.2 k $\Omega$ resistor pull-up or pull-down depending on the configuration.	See PCI-X Specification recommendations for PxPCIXCAP connection.
	SMBus Interface Signals	
SDTA SCLK	8.2 k $\Omega$ ± 5% pull-up to 3.3 V.	Value of pull-up resistors determined by line load, from Section 9.5.4.
	Power Signals	
VCC (1.8 V)	<ul> <li>Connect to 1.8 V power supply.</li> <li>Decoupling: <ul> <li>- 8 X 0.1 µF capacitors near the Intel[®]</li> <li>P64H2.</li> <li>- 2 X 4.0 µF capacitors near regulator.</li> </ul> </li> </ul>	Refer to Section 11.6.2.
VCC1.8	<ul> <li>Connect to 1.8 V Power Supply.</li> <li>Decoupling: <ul> <li>2 X 1.0 µF capacitors near the Intel P64H2.</li> <li>1 X 100.0 µF capacitors near regulator.</li> </ul> </li> </ul>	Refer to Section 11.6.2.
VCC3.3	<ul> <li>Connect to 3.3 V Power Supply.</li> <li>Decoupling: <ul> <li>20 0.1 μF capacitors near the Intel P64H2.</li> <li>6 X 1.0 μF capacitors near the Intel P64H2.</li> <li>2 X 4.7 μF capacitors near regulator.</li> <li>1 X 100.0 μF capacitors near regulator.</li> </ul> </li> </ul>	Refer to Section 11.6.2.
VCC5REF	Connect to 5 V Power Supply.	5 V
	Power Sequencing Requirements	
1.8 V and CLK66	1.8 V must be valid before first CLK66 pulse.	Refer to Section 11.6.4.
1.8 V and 3.3 V	1.8 V must drop before 3.3 V.	Refer to Section 11.6.4.
PWRGD to PCIRST#	<ul> <li>PCIRST# must lag PWRGD by 100 ms.</li> <li>PCIRST# must deassert with 60 ns of MCH reset.</li> </ul>	Refer to Section 11.6.4.
	Miscellaneous Signals	
BPCLK100 BPCLK133	These may be left as no connects.	
CLK200 CLK200#	When not used, pull-up to VCC3.3 with a 8.2 $k\Omega \pm 5\%$ resistor.	
BPCLK100 BPCLK133	These may be left as no connects.	
CLK200 CLK200#	8.2 k $\Omega$ ± 5% pull-up to 3.3 V.	
TP0	8.2 k $\Omega \pm$ 5% pull-up to VCC3.3.	
RSTIN#	Connect to the PCIRST# output of the Intel ICH3-S.	Reset In. When asserted, this signal asynchronously resets the Intel P64H2 logic and asserts PCIRST# active output from each PCI interface.



# Table 98. Intel[®] P64H2 Schematic Checklist (Sheet 5 of 5)

Checklist Items	Recommendations	Comments
TEST#	8.2 k $\Omega \pm$ 5% pull-up to VCC3.3.	
RASERR#	8.2 k $\Omega\pm$ 5% pull-up to VCC3.3.	

† x = A or B



# 13.5 CK408 Schematic Checklist

For additional information, refer to the *CK408 Clock Synthesizer/Driver Specification* and your component's datasheet.

## Table 99. CK408 Schematic Checklist (Sheet 1 of 2)

Checklist Items	Recommendations	Reason/Impact
V3_CLK, V3_CLKA	Isolate from the 3.3 V power plane and use extra decoupling.	Refer to Section 4.7.
66BUFF[2:0]	Connect to the Intel [®] P64H2 using a series 43 $\Omega \pm 5\%$ resistor.	Refer to Section 4.3.
66IN	No Connect.	
3V66_0	Connect to the Intel [®] ICH3-S using a series 43 $\Omega \pm 5\%$ resistor.	Refer to Section 4.3.
3V66_1_VCH	Connect to MCH using a series 43 $\Omega \pm 5\%$ resistor.	Refer to Section 4.3.
CPU[3:0] CPU[3:0]#	<ul> <li>Connect to the processor, MCH, or ITP using a series 33 Ω ± 5% resistor, and terminate to GND through a 49.9 Ω ± 1% resistor.</li> <li>Unused Clock outputs: 10K Ω ± 5% pull-up to VCC3.3.</li> </ul>	Refer to Section 4.2.
DOT_48MHz	No Connect.	
IREF	475 $\Omega$ ± 1% pull-down to ground.	
MULT0	10 k $\Omega$ ± 5% pull-up to V3_CLK.	
PCI[4:0]	Connect to a series 33 $\Omega \pm 5\%$ resistor for PCI33_CLK33, VIDEO_CLK33, FWH_CLK33, SIO_CLK33, and LPC_CLK33.	Refer to Section 4.5.
PCI[6:5]	No Connect.	
PCIF[0]	Connect to a series 33 $\Omega \pm 5\%$ resistor for ICH3_CLK33.	Refer to Section 4.4.
PCIF[2:1]	No Connect.	
PCI_STOP#	10 k $\Omega$ ± 5% pull-up to V3_CLK.	
PWRDWN#	Connect to SLP_S3_N.	
REF0	Connect to a series 22 $\Omega \pm 5\%$ resistor for CLK 14 output to LPC, VIDEO, SIO and ICH3-S.	Refer to Section 4.6.
FS[0]	10 k $\Omega$ ± 5% pull-down to ground.	See schematic for reference circuit.
FS[1]	10 k $\Omega$ ± 5% pull-down to ground.	
SCLK, SDTA	Connect to the 3 V SMBus partition.	
USB_48MHz	Connect to the Intel ICH3-S using a 33 $\Omega \pm 5\%$ series resistor to ICH3_CLK48.	Refer to Section 4.7.
VDD, VDD_48MHz, VDDA	Terminate to V3_CLK_A.	Refer to Section 4.9.



# Table 99.CK408 Schematic Checklist (Sheet 2 of 2)

Checklist Items	Recommendations	Reason/Impact
VSS, VSS_48MHz, VSS_IREF	Terminate to GND.	Refer to Section 4.9.
VTT_PWRGD#	1 k $\Omega$ ± 5% pull-down to ground.	
XTAL_IN XTAL_OUT	<ul> <li>Connect XTAL_IN to pin 1 of the crystal oscillator and to a 10 pF capacitor to ground.</li> <li>Connect XTAL_out to pin 2 of the crystal oscillator and to a 10 pF capacitor to ground.</li> </ul>	





4

All trace width and spacing recommendations are derived from a target impedance and crosstalk sensitivity. This is based upon the stackup defined in Section 3.1. Any deviation from this stackup must be simulated.

#### 14.1 **Processor Checklist**

#### Table 100. Processor Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
	Intel [®] Pentium [®] M General Layout Recon	nmendations
	<ul> <li>Maintain the same ground reference when transitioning layers—add stitching vias when reference plane changes.</li> </ul>	
	Group like signals together under the processor such as ground, 1.2 V, 2.5 V, etc.	• Refer to Section 12.9.1.
	<ul> <li>Ensure power and ground fills are placed directly under the processor.</li> </ul>	• Refer to Section 12.9.2.
General	Minimize signal parallelism	Refer to Section 12.9.3.
Guidelines	Do not share vias.	Refer to Section 12.9.4.
	Maintain trace width. Do not neck-down	• Refer to Section 12.9.5.
	<ul> <li>Ensure signals do not cross adjacent layer plane splits.</li> </ul>	• Refer to Section 12.9.6.
	<ul> <li>Connect termination resistors directly to termination plane (flood is on outer layer).</li> </ul>	
	Ensure package compensation is factored into the trace lengths.	• Refer to Section 12.7.1.
	Intel [®] Pentium [®] M Processor Side Bus (PSB)	Interface Signals
	• Trace impedance = $50 \Omega \pm 10\%$ .	
A[31:3]# ¹ ADSTB[1:0]# ² DSTBN[3:0]# ³ DSTBP[3:0]# ⁴ DINV[3:0]# ⁹ D[63:0]# ⁵ REQ[4:0]# ⁶	<ul> <li>Route all signals within the same strobe group on the same layer (do not change layer), and balance within group ± 25 mils with respect to the strobe.</li> </ul>	Balance signal lengths within each strobe group. Refer to Section 5.1.
	• The distance from processor pad to MCH pad is between three inches and 7.5 inches.	<ul> <li>AGTL+ Source Synchronous I/O.</li> <li>Refer to Section 12.9.3.</li> </ul>
	• Do not route signals on adjacent layers parallel to each other for more than 0.5 inch.	



# Table 100. Processor Layout Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
ADS# BINIT# BNR# BPM[3:0]# BR0# DBSY# DBSY# DRDY# HIT# HITM# LOCK# MCERR# BPRI# DEFER# RESET# ⁷ RS[2:0]# TRDY ⁸	<ul> <li>Trace impedance = 50 Ω ± 10%.</li> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Route signals on same layer. If this is not possible, a minimum of one ground stitching via for every two signals should be place within 100 mils of the signals transition vias.</li> <li>Route traces with at least 50% of the trace width directly over a reference plane.</li> <li>The distance from processor pad to MCH pad is between three inches and 7.5 inches.</li> </ul>	<ul> <li>AGTL+ Common Clock Signals.</li> <li>Refer to Section 5.1.</li> <li>Ensure package compensation is factored into the trace lengths. Refer to Section 12.7.1.</li> </ul>
	ICH3-S Interface Signals	
A20M# IGNNE# INIT# LINT0/INTR LINT1/NMI SMI# SLP#	<ul> <li>Connect to the processor and the Intel[®] ICH3-S.</li> <li>Trace impedance = 50 Ω ± 10%.</li> <li>Route traces using 5/10 mils (1:2) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ Source Synchronous I/O.</li> <li>Maximum agent to agent length is 12 inches. Place pull-up resistor within three inches of Processor.</li> </ul>	<ul> <li>Asynchronous GTL+ Input Signals.</li> <li>Refer to Section 5.1.7.</li> </ul>
PSI# STPCLK#	<ul> <li>Connect to the processor and the Intel ICH3-S.</li> <li>Trace impedance = 50 Ω ± 10%.</li> <li>Route traces using 5/10 mils (1:2) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ SS I/O.</li> <li>Maximum agent to agent length is nine inches. Place pull-up resistor within three inches of Processor.</li> <li>Series dampening resistor placed within two inches of the Intel ICH3-S pin.</li> </ul>	See Section 5.1.7.1.5.
FERR#/PBE# IERR# PROCHOT# THERMTRIP#	<ul> <li>Connect to the processor and the Intel ICH3-S.</li> <li>Trace impedance = 50 Ω ± 10%.</li> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Try to keep signals on the same layer for the whole bus, but not at expense of AGTL+ SS I/O.</li> <li>Maximum agent to agent length is ten inches. Place pull-up resistor within three inches of the processor and the Intel ICH3-S.</li> </ul>	<ul><li>Async GLT+ Output.</li><li>Refer to Section 5.1.7.1.2.</li></ul>
IERR#	<ul> <li>If IERR# is used:</li> <li>Series resistor should be placed near the system receiver and between the receive and termination resistor.</li> </ul>	See Section 5.1.7.1.1.

# Table 100. Processor Layout Checklist (Sheet 3 of 4)

Checklist Items	Recommendations	Comments
Processor In Target Probe (ITP) Signals		
BPM[3:0]# PRDY# PREQ#	When ITP700FLEX Is Used: Point to point connection to CPU pin through a $Zo = 50 \Omega$ trace.	When ITP700FLEX Is Used:Point to point connection to CPU pin.ITP700FLEX toCPUBPM[3:0]#BPM[3:0]#BPM4#PRDY#BPM5#PREQ#
тск	When ITP700FLEX Is Used: Parallel termination resistor placed within ± 200 ps of ITP700FLEX connector.	
ты	When ITP700FLEX Is Used: Parallel termination resistor placed within ± 300 ps of CPU pin.	
TDO	When ITP700FLEX Is Used: Series dampening resistor is placed within one inch of ITP700FLEX connector.	
TRST#	<ul> <li>When ITP Is Not Used:         <ul> <li>Parallel termination resistor placed within two inches of the CPU pin. This is required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Parallel termination resistor may be placed anywhere between CPU and ITP700FLEX. Avoid any trace stub from signal line to parallel termination resistor.</li> </ul> </li> </ul>	
TMS	<ul> <li>When ITP700FLEX Is Not Used:         <ul> <li>Parallel termination resistor placed within two inches of the CPU pin. This is required when neither the onboard ITP nor ITP interposer are planned to be used.</li> </ul> </li> <li>When ITP700FLEX Is Used:         <ul> <li>Parallel termination resistor placed within ± 200 ps of CPU pin.</li> </ul> </li> </ul>	
Other Signals		
BCLK, BCLK#	Compliments should be length matched to the processor and MCH. The MCH's BCLK, BCLK# signals should be offset accordingly. See Table 7.	<ul><li>System Bus Clock</li><li>Refer to Section 4.2.</li></ul>



#### Table 100. Processor Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
	Processor Power and GND Sigr	nals
VCCA[3:0]	<ul> <li>To satisfy damping requirements, total series resistance in the filter (from CPU_VCC to the top plate of the capacitor) must be at least 0.35 Ω. It includes the minimum DCR of the inductor, and any resistance (routing or discrete components) between CPU_VCC and capacitor top plate.</li> <li>The total maximum resistance cannot be greater than 1.1 Ω as measured from VCC (more specifically, the baseboard via that connects the PLL filter to the VCC plane) to the processor VCCA interposer pin. Also, maximum trace resistance from the filter capacitor to processor socket pin should be less than 0.02 Ω.</li> </ul>	<ul> <li>An isolated power for internal PLL.</li> <li>Refer to Section 11.3.1.</li> </ul>
VCCSENSE VSSSENSE	<ul> <li>Route traces using 5/15 mils (1:3) spacing.</li> <li>Place via next to the processor socket's pin for measurement of CPU_VCC/VSS.</li> </ul>	

#### NOTES:

1. A[31:3]# pins on the processor correspond to HA[31:3]# pins on the MCH.

2. ADSTB[1:0]# pins on the processor correspond to HADSTB[1:0]# pins on the MCH.

DSTBN[3:0]# pins on the processor correspond to HDSTBN[3:0]# pins on the MCH.
 DSTBP[3:0]# pins on the processor correspond to HDSTBP[3:0]# pins on the MCH.

5. D[63:0]# pins on the processor correspond to HD[63:0]# pins on the MCH.

6. REQ[4:0]# pins on the processor correspond to HREQ[4:0]# pins on the MCH.

7. The RESET# pin on the processor corresponds to the CPURST# pin on the MCH.

8. The TRDY# pin on the processor corresponds to the HTRDY# pin on the MCH.
 9. DINV[4:0]# pins on the processor correspond to DBI[4:0]# pins on the MCH.

# 14.2 Intel[®] E7501 MCH Layout Checklist

## Table 101. Intel[®] E7501 Chipset MCH Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments
	Intel [®] E7501 Chipset MCH General Layout	Recommendations
	<ul> <li>5 on 15 mils (1:3) spacing is maintained for Data/Strobe/CMD signals; 5 on 7.5 mils (1:1.5) spacing is maintained for CMDCLK_x/CMDCLK_x# signals.</li> <li>When using the recommended stack-up,</li> </ul>	
	outer layer routing of DDR signals should be kept to a minimum (except for reference voltages). Via up close to passive devices, and immediately via back down following the device.	
	<ul> <li>Try to maintain same ground reference when transitioning layers—add stitching via when reference plane changes.</li> </ul>	
	<ul> <li>Connect termination resistors directly to termination plane (flood is on outer layer).</li> </ul>	<ul><li>Refer to Section 12.9.1.</li><li>Refer to Section 12.9.2.</li></ul>
General Guidelines	<ul> <li>Space traces out as much as possible through the DIMMs.</li> </ul>	<ul><li>Refer to Section 12.9.3.</li><li>Refer to Section 12.9.4.</li></ul>
	<ul> <li>Group like signals together under the MCH such as ground, 1.2 V, 2.5 V, etc.</li> </ul>	<ul><li>Refer to Section 12.9.5.</li><li>Refer to Section 12.9.6.</li></ul>
	<ul> <li>Ensure power and ground fills are placed directly under the processor.</li> </ul>	
	Minimize signal parallelism	
	<ul> <li>Do not share vias.</li> </ul>	
	Maintain trace width. Do not neck-down.	
	<ul> <li>Ensure signals do not cross adjacent layer plane splits.</li> </ul>	
	<ul> <li>Connect termination resistors directly to termination plane (flood is on outer layer).</li> </ul>	
	<ul> <li>Ensure package compensation is factored into the trace lengths.</li> </ul>	



Checklist Items	Recommendations	Comments	
	Host Interface Signals		
ADS# BNR# BPRI# BREQ0# ¹ CPURST# ² DBSY# DEFER# HA[31:3]# ³ HD[63:0]# ⁴ HADSTB[1:0]# ⁵ HDSTBN[3:0]# ⁶ HDSTBP[3:0]# ⁷ HIT# HITM# HLOCK# ¹² HREQ[4:0]# ⁸ HTRDY# ⁹ DRDY# RS[2:0]# XERR# ¹⁰ DB[3:0]# ¹¹	See processor section of this checklist.		
	DDR Interfaces A and B Connector	or Signals	
DQ_x[63:0] CB_x[7:0] DQS_x[17:0]	<ul> <li>Route entirely on the same layer from MCH to DIMM to termination (no layer transitions). Place the series resistor &lt; 800 mils from the first DIMM connector.</li> <li>All signals in a data group must be length matched to the associated DQS within ± 25 mils.</li> <li>Place termination resistor within 800 mils from the last DIMM connector for 1- to 3-DIMM designs, 4-DIMM design is 0.3 inch to 1.3 inches.</li> </ul>	<ul> <li>For dual channel, refer to Section 6.3.1.</li> <li>For single channel, refer to Section 6.4.2.</li> </ul>	
RAS_x# CAS_x# WE_x# MA_x[12:0] BA_x[1:0]	<ul> <li>Place termination resistor within 800 mills from last DIMM connector for 1- to 3-DIMM designs, 4-DIMM design is 0.3 inch to 1.3 inches.</li> <li>No more than two vias/layer transitions, not including breakout and passive devices.</li> </ul>	<ul> <li>For dual channel, refer to Section 6.3.3.</li> <li>For single channel, refer to Section 6.4.4.</li> </ul>	
CS_x[7:0]#	Place termination resistor within 1.5 inches from the connector.	<ul> <li>For dual channel, refer to Section 6.3.4.</li> <li>For single channel, refer to Section 6.4.5.</li> </ul>	
CMDCLK_x[3:0] CMDCLK_x[3:0]#	Clock signals within a differential pair must be matched to each other within $\pm 2$ mils. These signals must be routed 5 on 7.5, and must be at least 20 mils away from any other signal. Use exact lengths as defined in Table 34 or Table 44.	<ul> <li>For dual channel, refer to Section 6.3.2.</li> <li>For single channel, refer to Section 6.4.3.</li> </ul>	

# Table 101. Intel[®] E7501 Chipset MCH Layout Checklist (Sheet 2 of 4)

# Table 101. Intel[®] E7501 Chipset MCH Layout Checklist (Sheet 3 of 4)

Checklist Items	Recommendations	Comments
CKE_x	<ul> <li>Route 40 Ω using a 7.5 mils wide trace.</li> <li>The CKE signal must be length matched to the clock signal at each DIMM within two inches.</li> <li>Place termination resistor within 800 mils from last DIMM connector. When routing creates stubs, keep the stub length less than 300 mils.</li> </ul>	<ul> <li>For dual channel, refer to Section 6.3.5.</li> <li>For single channel, refer to Section 6.4.6.</li> </ul>
RCVEN_x#	Route 50 $\Omega$ using a 5-mil wide trace with 15-mil wide spacing. Use topology in Table 38 or Table 48.	<ul> <li>For dual channel, refer to Section 6.3.6.1.</li> <li>For single channel, refer to Section 6.4.7.1.</li> </ul>
DDRCOMP_x	Route 15 mils wide trace with 20 mils wide spacing. Place pull-up resistor within one inch of the MCH.	<ul> <li>For dual channel, refer to Section 6.3.6.2.</li> <li>For single channel, refer to Section 6.4.7.2.</li> </ul>
DDRCVO_x	Route 15 mils wide trace with 20 mils wide spacing. Place resistive network within one inch of the MCH.	<ul> <li>For dual channel, refer to Section 6.3.6.4.</li> <li>For single channel, refer to Section 6.4.7.4.</li> </ul>
DDRVREF_x[3:0]	Place a 0.1 μF capacitor next to each MCH pin.	<ul> <li>For dual channel, refer to Section 6.3.6.3.</li> <li>For single channel, refer to Section 6.4.7.3.</li> </ul>
Decoupling	<ul> <li>Spread termination decoupling capacitors evenly around the termination plane.</li> <li>Spread 2.5 V decoupling capacitors evenly around the DIMMs.</li> </ul>	<ul> <li>For dual channel, refer to Section 6.3.7.</li> <li>For single channel, refer to Section 6.4.8.</li> </ul>
	Hub Interface	
General Guidelines	<ul> <li>Hub interface data spacing of 5 /15 (1:3) is maintained for data, and 5/35 (1:7) for strobes.</li> <li>Space signals out as much as possible on breakout from the BGA.</li> <li>Hub interface data group signals are routed on the same layer, transitioning together when a layer change is required.</li> <li>Maximum length of 20 inches (stripline routing).</li> <li>Length match Hub Interface 2.0 strobes within one inch from data. Length match according to Figure 75.</li> <li>Hub Interface 1.5: Length match data ± 100 mils and strobes ± 1mil.</li> </ul>	Refer to Section 7.2.1 and Section 7.3.1 of this document.



# Table 101. Intel[®] E7501 Chipset MCH Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments
Clocks and Reset Signals		
HCLKINP HLCKINN	HCLKs should be length matched to the processor's BCLK. See Table 7 for routing guidelines.	Refer to Section 4.2.
CLK66	Place series resistor close to CK408.	Refer to Section 4.3.
RSTIN#	Connect to PCIRST# output of the Intel [®] ICH3-S.	
	Miscellaneous Signals	
HIRCOMP_x HIVREF_[D:A] HISWNG_[D:A]	<ul> <li>RCOMP, VSWING, VREF resistor networks are less than one inch away from the MCH.</li> <li>VSWING, VREF trace width is greater than 15 mils.</li> <li>HIRCOMP_x must have a 50 Ω impedance.</li> </ul>	Refer to Section 7.2.2, Section 7.2.3, Section 7.3.2, and Section 7.3.3.
HXRCOMP HYRCOMP	Ensure trace impedance = 50 ohms.	This signal is used to calibrate the Host AGTL+ I/O buffers characteristics to specific board characteristic.
XORMODE#	No layout requirements.	This signal is used to put the MCH outputs in XOR-mode for board level testing.
	Voltage References – Power F	Planes
HDVREF[3:0] HAVREF[1:0] HCCVREF	Use one dedicated voltage divider for all these signals. Decouple the voltage divider with a 1 $\mu$ F capacitor.	<ul> <li>To provide constant and clean power delivery to the data, address, and common clock signals of the host AGTL+ interface.</li> <li>Refer to Section 11.3.8.5.</li> </ul>
HXSWNG HYSWNG	No layout requirements.	The HXSWNG and HYSWNG inputs of MCH are used to provide reference voltage for the compensation logic.
VCCA	High-frequency decoupling for VCCA planes is located as close as possible to the associated MCH pin.	

#### NOTES:

1. The BREQ0# pin on the MCH corresponds to the BR0# pin on the processor.

2. The CPURST# pin on the MCH corresponds to the RESET# pin on the processor.

3. HA[35:3]# pins on the MCH correspond to A[31:3]# pins on the processor.

4. HD[63:0]# pins on the MCH correspond to D[63:0]# pins on the processor.

5. HADSTB[1:0]# pins on the MCH correspond to ADSTB[1:0]# pins on the processor.
6. HADSTBN[3:0]# pins on the MCH correspond to DSTBN[3:0]# pins on the processor.

7. HADSTBP[3:0]# pins on the MCH correspond to DSTBP[3:0]# pins on the processor.
8. HREQ[4:0]# pins on the MCH correspond to REQ[4:0]# pins on the processor.

9. The HTRDY# pin on the MCH corresponds to the TRDY# pin on the processor.

10. The MCH XERR# pin may be connected to the processor IERR# pin.
11. The DBI[3:0]# pins on the MCH correspond to DINV[3:0]# pins on the processor.

12. The HLOCK# pin on the MCH correspond to LOCK# pin on the processor.



# 14.3 Intel[®] ICH3-S Layout Checklist

## Table 102. Intel[®] ICH3-S Layout Checklist (Sheet 1 of 4)

Checklist Items	Recommendations	Comments	
Processor Signals			
A20M# CPUSLP# FERR# IGNNE# INIT# LINT[1:0] SMI# STPCLK#	See processor section of this checklist.		
	FWH Interface		
Decoupling	<ul> <li>0.1 µF capacitors should be placed between the VCC supply balls and the VSS ground balls. The capacitors should be within 390 mils from the VCC supply balls.</li> <li>4.7 µF capacitors should be placed between the VCC supply balls and the VSS ground balls, and no less than 390 mils from the VCC supply balls.</li> </ul>		
Hub Interface - See MCH section			
	IDE Checklist		
General Guidelines	<ul> <li>Traces are routed 5 mils wide with 7 mils spacing.</li> <li>Max trace length is eight inches long.</li> <li>The maximum length difference between the longest and shortest trace length is 0.5 inches.</li> </ul>	<ul> <li>Refer to ATA ATAPI-4 specification.</li> <li>Refer to Section 9.1.3.</li> </ul>	
	LAN Interface		
	Traces: 5 mils wide, 10 mils spacing.	Refer to Section 9.7.	
	LAN Max Trace Length ICH3-S to CNR: L = Three inches to nine inches (0.5 inch to three inches on card).	To meet timing requirements.	
	Stubs due to R-pak CNR/LOM stuffing option should not be present.	To minimize inductance.	
General Guidelines	<ul> <li>Maximum Trace Lengths:</li> <li>Intel[®] ICH3-S to Intel[®] 82562EH: L = 4.5 inches to 10 inches.</li> <li>Intel[®] 82562ET: L = 3.5 inches to ten inches</li> <li>Intel[®] 82562EM: L = 3.5 inches to ten inches</li> </ul>	To meet timing requirements.	
	Maximum mismatch between the length of a clock trace and the length of any data trace is 0.5 inch (clock must be the longest trace).	To meet timing and signal quality requirements.	



# Table 102. Intel[®] ICH3-S Layout Checklist (Sheet 2 of 4)

Checklist Items	Recommendations	Comments
	Maintain constant symmetry and spacing between the traces within a differential pair out of the LAN phy.	To meet timing and signal quality requirements.
	Keep the total length of each differential pair under four inches.	<ul> <li>Issues found with traces longer than four inches. See Section 9.7.2.1.</li> <li>IEEE phy conformance failures</li> <li>Excessive EMI and or degraded receive BER.</li> </ul>
	Do not route the transmit differential traces closer than 100 mils to the receive differential traces.	To minimize crosstalk.
	Distance between differential traces and any other signal line must be at least 100 mils. (300 mils is recommended.)	To minimize crosstalk.
	Route 5 mils on 7 mils for differential pairs (out of LAN phy).	To meet timing and signal quality requirements.
	Differential trace impedance should be controlled to be ~100 $\Omega$ .	To meet timing and signal quality requirements.
	For high-speed signals, the number of corners and vias should be kept to a minimum. When a 90-degree bend is required, use two 45-degree bends.	To meet timing and signal quality requirements.
General Guidelines	Traces should be routed away from board edges by a distance greater than the trace height above the ground plane.	This allows the field around the trace to couple more easily to the ground plane rather than to adjacent wires or boards.
	Do not route traces and vias under crystals or oscillators.	This prevents coupling to or from the clock.
	Trace width to height ratio above the ground plane should be between 1:1 and 3:1.	To control trace EMI radiation.
	Traces between decoupling and I/O filter capacitors should be as short and wide as practical.	Long and thin lines are more inductive and would reduce the intended effect of decoupling capacitors.
	Vias to decoupling capacitors should be sufficiently large in diameter.	To decrease series inductance.
	Isolate I/O signals from high speed signals.	To minimize crosstalk.
	Avoid routing high-speed LAN or Phone line traces near other high-frequency signals associated with a video controller, cache controller, processor, or other similar device.	To minimize crosstalk.
	Place the Intel [®] 82562EM / Intel [®] 82562ET component more than 1.5 inches away from any board edge.	This minimizes the potential for EMI radiation problems.
	Place at least one bulk capacitor $(4.7 \ \mu\text{F} \text{ or greater OK})$ on each side of the Intel 82562EM / Intel 82562ET component.	Research and development has shown that this is a robust design recommendation.
	Place decoupling capacitors (0.1 $\mu F)$ as close to the Intel 82562EM / Intel 82562ET component as possible.	



# Table 102. Intel[®] ICH3-S Layout Checklist (Sheet 3 of 4)

Checklist Items	Recommendations	Comments					
	Power Decoupling						
V_CPU_IO[2:0]	Use one 0.1 µF decoupling capacitor. Locate within 100 mils of the Intel ICH3-S processor interface balls.	Used to pull-up all processor I/F signals.					
VCC_3.3	<ul> <li>Requires six 0.1 µF decoupling capacitors. Distribute around the Intel ICH3-S package sides within 100 mils from the package balls:</li> <li>Top near AUX/PCI</li> <li>Left across the PCI and LPC</li> <li>Bottom near IDE</li> </ul>						
VCCSUS_3.3	Requires two 0.1 µF decoupling capacitors. Place one capacitor on the top side within 200 mils of the USB center. Place other on bottom side near the VCCSus3_3 supply.						
VCC_1.8	Requires four 0.1 µF decoupling capacitors. Locate two capacitors distributed local to the Hub Interface; within 50 mils of the package Hub Interface balls. Distribute remaining capacitors on the left and bottom sides of the package for core delivery.						
VCCSUS_1.8	Requires one 0.1 µF decoupling capacitor. Locate within 200 mils of balls B23 and C23 of the ICH3-S.						
V5_REF_SUS	Requires one 0.1 µF decoupling capacitor. V5_REF_Sus affects only 5 V tolerance for USB OC[5:0]# balls, and may be connected to VCCSus3_3 when 5 V tolerance on these signal is not required.						
V5_REF	Requires one 0.1 µF decoupling capacitor. V5REF is the reference voltage for 5 V tolerant inputs in the ICH3-S. Tie to balls V5REF[2:1]. V5REF must power up before or simultaneous to VCC3_3. It must power down after or simultaneous to VCC3_3.						
General Guidelines	<ul> <li>Group like signals together under the ICH such as ground, 1.8 V, 3.3 V, etc.</li> <li>Ensure power and ground fills are placed directly under the ICH.</li> </ul>	<ul><li>Refer to Section 12.9.1.</li><li>Refer to Section 12.9.2.</li></ul>					
RTC							
General Guidelines	<ul> <li>RTC pin to crystal termination trace length should be less than one inch.</li> <li>Minimize capacitance between RTCX1 and RTCX2.</li> <li>Put ground plane underneath crystal components.</li> <li>Do not route switching signals under the external components (unless on other side of board).</li> </ul>						



# Table 102. Intel[®] ICH3-S Layout Checklist (Sheet 4 of 4)

Checklist Items	Recommendations	Comments				
	USB					
	<ul> <li>Route all traces over continuous planes (ground) with no interruptions. Avoid crossing over anti-etch when possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces. (Applies to USB signals, high-speed clocks, as well as slower signals that might be coupling to them.)</li> </ul>					
	<ul> <li>Keep traces at least 50 mils away from the edge of the reference ground plane. This helps prevent the coupling of the signal onto adjacent wires, and helps prevent free radiation of the signal from the edge of the PCB.</li> </ul>					
	<ul> <li>Maintain parallelism between USB differential signals with the trace spacing needed to achieve 90 Ω differential impedance.</li> </ul>					
General Guidelines	<ul> <li>Minimize the length of high-speed clock and periodic signal traces that run parallel to USB signal lines to minimize crosstalk. The minimum recommended spacing to clock signals is 20 mils, though it is recommended to keep clocks and PCI traces at least 50 mils from the USB differential pairs when possible.</li> </ul>					
	<ul> <li>Use 20 mils minimum spacing between USB signal pairs and other signal traces. This helps to prevent crosstalk.</li> </ul>					
	<ul> <li>USB signal pair traces should be trace length matched. Max trace length mismatch between USB signal pair (such as USBP2P and USBP2N) should be no greater than 150 mils.</li> </ul>					
	<ul> <li>No termination resistors needed for USB. The Intel ICH3-S has internal 15 kΩ resistors.</li> </ul>					
	<ul> <li>47 pF parallel capacitors may be placed as close to the USB connector as possible.</li> </ul>					



# 14.4 Intel[®] P64H2 Layout Checklist

## Table 103. Intel[®] P64H2 Layout Checklist

Checklist Items	Recommendations	Reason/Impact
Hub Interface	See MCH Hub Interface section of this checklist.	
PCI-X Interface	See Section 8.1 for complete list of topologies and lengths.	
Conorol Cuidolinoo	<ul> <li>Group like signals together under the Intel[®] P64H2 such as ground, 1.8 V, 3.3 V, etc.</li> </ul>	• Refer to Section 12.9.1.
General Guidelines	<ul> <li>Ensure power and ground fills are placed directly under the Intel P64H2.</li> </ul>	• Refer to Section 12.9.2.





# int_ط Schematics

# Δ

The following schematics for the Intel[®] Pentium[®] M processor/Intel[®] E7501 chipset compatible platform Customer Reference Board (CRB) are included in this section.

- System Block Diagram
- Processor Socket
- MCH Pullups
- Thermal Monitors
- Processor Decoupling
- ITP, Processor Pullups
- MCH System Bus
- MCH Hub Interface
- MCH DDR Interface
- MCH Power/Ground
- DDR A Series Resistors
- DDR A DIMMs
- DDR A Termination
- DDR B Series Resistors
- DDR B DIMMs
- DDR B Termination
- P64H2 #1
- P64H2 #2
- P64H2 #1 PCI Pullups
- P64H2 #2 PCI Pullups
- PCI-X Slot 1A
- PCI-X Slot 1B
- PCI-X Slots 2A, 2B, 2C
- PCI-X Slot 2D and VXB Connector
- ICH
- USB and IDE Connectors
- 32-Bit PCI Slot (Debug)
- PCI Video
- 2.5 V and VTT_DDR Power Regulation
- 1.8 V Power Regulation



- Power Connector and Power OK Circuit
- CPUVCC Regulator
- CK-408B
- FWH, LPC Connector (Debug)
- SIO, Legacy I/O
- 1.2 V Regulation
- LAN Controller and Connector
- SCSI Controller, Connectors, and Termination
- Mounting Holes
- VCCP Regulation
- SMBUS Mux Logic
- Front Panel and BMC Connectors
- Spare Gates
- Port 80

	8	7	6	5	4	З
						REV
D			INTEL IN ⁻ diateo	r) PENTI Fel ^(r) E75 Rm Rfff	UM ^(R) MP 501 CHIF PENCE S	ROCESSOF PSET Chematti
	•					
				REV	A2.1	
С						
В						
	THIS SCHEMATI PRUPOSE OR AN SPECIFICATION	C IS PROVIDED AS Ny Warranty Arisin Nor Sample	IS, WITH NO WARRA G OUT OF PROPOSAL	NTIES WHATSOEVER, ,		
	NO LICENSE, E	XPRESS OR IMPLIED	, BY ESTOPPEL OR	OTHERWISE, TO ANY		NOTES:
	INTELLECTUAL LIABILITY, IN	PROPERTY RIGHTS I	S GRANTED HEREIN. For infringement	INTEL DISCLAIMS F OF ANY PROPRIETAR	ALL RY	1. THIS SCHEMAT All possible Please refer items shown
A	NOT WARRANT O	ING TO USE OF INF OR REPRESENT THAT	SUCH USE WILL NOT	INFRINGE SUCH RIC	GHTS.	2. RESISTORS AF 3. VCC = +5V UM 4. * SUFFIX INI
	THIS DRAWING	CONTAINS INFORMAT	ION WHICH HAS NOT Roduct intel is l	BEEN VERIFIED FOR	R THE	5. \I SUFFIX IN 6. This documen
	MISUSE OF THI	S INFORMATION.	NODOCI. INILE IJ I	NOT REDEVINUTURE 10		BOM RELEASE DATE SIGNATURE DRN BY
	* OTHER NAMES	AND BRANDS MAY B	E CLAIMED AS THE I	PROPERTY OF OTHERS	5.	CHK BY
					DRAWING_	
	8	7	Б	5	4	З

	2					1		
	R	EVIS	ION	S				
DESCR	IPTION	DFT	DATE	СНК	DATE	APVD	DATE	
$\supset$	/							D
$\neg \subset$	` )							
	J							
								С
								Б
								Б
IC DC		THE G	ENERI	C PROD	UCT WI	ТН		
	IGURATI Specific	UNS. PRODL		A EPLs	FOR			
HS OF E IN	OHMS IN	LESS C	. SCHE THERW	ISE SP	ECIFTF	D.		
LESS	OTHERWI	SE SPE	CIFIE	D.				A
ICATE	S ACTIV	E LOW	SIGNA	L.				
T ALS	LO SIGN 10 EXIST	IFL LAI S ON E	LECTR	ONIC M	ICHL B EDIA.	LUCK.		
			· · ·					
	PB NUM	BER						
DATE	in+		`\\		5000 I T () NI	W CHANDL CHANI	LER BLVD DLER, AZ	
							85226	
	2					1		

	8	7	б	5	4	3
D	SYSTEM BL PROCESSOF MCH PULLU THERMAL I PROCESSOF ITP, PROC MCH SYSTE	TABLE ( LOCK DIAGRAM. R SOCKET JPS MONITORS R DECOUPLING CESSOR PULLUPS EM BUS		ENTS 	-5	
С	MCH HUB MCH DDR MCH POWER DDR A SER DDR A DIN DDR A TER DDR B SER DDR B DIN DDR B TER P64H2 #1	I/F. I/F. R/GROUND. RIES RESISTORS MMS. RMINATION. RIES RESISTORS MMS. RMINATION.	0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0		2-13 5-17 3-21 3-26 7-30	
в	P64H2 #1 P64H2 #2 PCI-X SLO PCI-X SLO PCI-X SLO ICH USB & IDE 32-BIT PO PCI VIDEO 2.5V & V 1.8V POWE	PCI PULLUPS. PCI PULLUPS. OT 1A. OT 1B. OTS 2A, 2B, 2C. OT 2D & VXB CO E CONNECTORS. CI SLOT (DEBUG O. TT_DDR POWER R FR REGULATION	NNECTOR.		2 3 4 5-37 3 9-42 3 4 5-46	
A	POWER CON CPUVCC RE CK-408B. FWH, LPC SIO, LEGE 1.2V REGE LAN CONTE SCSI CONT MOUNTING VCCP REGE SMBUS MU2 FRONT PAN SPARE GAT PORT 80.	NECTOR AND PO EGULATOR CONNECTOR (DE ACY I/O JLATION ROLLER & CONNE HOLES. JLATION X LOGIC. NEL AND BMC CO TES.	WER OK CIRCUIT BUG). CTOR CTORS AND TERM NNECTORS.	4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		DRAWING
L	8	7	б	5	4	3
		1	1			1

2	1	
		D
		С
		В
		A
2	PAGE REV 2 A2.1 1	





	8	7	Б	5	4	З
D		U2 UFCBGA_HS D25 GND(47) GND(47) GND(47) GND(45) GND(45) GND(45) GND(45) GND(44) GND(44) GND(44) GND(43) GND(44) GND(43) GND(43) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(42) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(43) GND(44) GND(43) GND(43) GND(44) GND(43) GND(44) GND(43) GND(43) GND(44) GND(43) GND(44) GND(44) GND(44) GND(44) GND(44) GND(45) GND(44) GND(45) GND(44) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(45) GND(4	UFCBGA UFCBGA UFCBGA U22 GND(143) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(143) GND(133) GND(133) GND(133) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(135) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142) GND(142	U2 _HS 1912 1913 1895 1885 1885 1825 1885 1925 1885 1925 1885 1925 1935 1935 1935 1935 1935 1935 1935 193		CPUVCC A AF18 VCC(72) AF16 VCC(73) AF12 VCC(59) AF12 VCC(55) AF12 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(55) AF19 VCC(
С		ALUI         GND(39)         GND(39)         GND(87)         CLI2           ACCB         GND(39)         GND(86)         CLI0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HA25         HA25         HA25         HA25         HA25         HA25         Ha         Ha <td>U2 UFCBGA_HS THERMAL_PAD &lt;28&gt; THERMAL_PAD &lt;55&gt; THERMAL_PAD &lt;27&gt; THERMAL_PAD &lt;55&gt; THERMAL_PAD &lt;26&gt; THERMAL_PAD &lt;55&gt; THERMAL_PAD &lt;26&gt; THERMAL_PAD &lt;53&gt; THERMAL_PAD &lt;28&gt; THERMAL_PAD &lt;53&gt; THERMAL_PAD &lt;28&gt; THERMAL_PAD &lt;52&gt; THERMAL_PAD &lt;22&gt; THERMAL_PAD &lt;52&gt; THERMAL_PAD &lt;22&gt; THERMAL_PAD &lt;53&gt; THERMAL_PAD &lt;22&gt; THERMAL_PAD &lt;53&gt; THERMAL_PAD &lt;22&gt; THERMAL_PAD &lt;45&gt; THERMAL_PAD &lt;21&gt; THERMAL_PAD &lt;46&gt; THERMAL_PAD &lt;19&gt; THERMAL_PAD &lt;46&gt; THERMAL_PAD &lt;19&gt; THERMAL_PAD &lt;46&gt; THERMAL_PAD &lt;16&gt; THERMAL_PAD &lt;45&gt; THERMAL_PAD &lt;15&gt; THERMAL_PAD &lt;45&gt; THERMAL_PAD &lt;15&gt; THERMAL_PAD &lt;44&gt; THERMAL_PAD &lt;15&gt; THERMAL_PAD &lt;43&gt; THERMAL_PAD &lt;15&gt; THERMAL_PAD &lt;43&gt; T</td> <td>AD12         vcccs7           AD10         vcccs5           AD19         vcccs5           AD19         vcccs5           AD19         vcccs5           AC19         vcccs5           AC19         vcccs5           AC15         vcccs5           AC11         vcccs5           AC13         vcccs5           AC14         vcccs5           AC15         vccc49           GD54         AB22         vccc48           GD55         AB16         vccc43           GD55         AB18         vccc43           GD54         AB12         vccc43           GD55         AB14         vccc43           GD4         AB20         vccc43           GD4         AB10         vccc43           GD4         AB10         vccc43           GD4         AA21         vcc39           GD4         AA17         vcc39           GD4         AA13         vcc36</td>	U2 UFCBGA_HS THERMAL_PAD <28> THERMAL_PAD <55> THERMAL_PAD <27> THERMAL_PAD <55> THERMAL_PAD <26> THERMAL_PAD <55> THERMAL_PAD <26> THERMAL_PAD <53> THERMAL_PAD <28> THERMAL_PAD <53> THERMAL_PAD <28> THERMAL_PAD <52> THERMAL_PAD <22> THERMAL_PAD <52> THERMAL_PAD <22> THERMAL_PAD <53> THERMAL_PAD <22> THERMAL_PAD <53> THERMAL_PAD <22> THERMAL_PAD <45> THERMAL_PAD <21> THERMAL_PAD <46> THERMAL_PAD <19> THERMAL_PAD <46> THERMAL_PAD <19> THERMAL_PAD <46> THERMAL_PAD <16> THERMAL_PAD <45> THERMAL_PAD <15> THERMAL_PAD <45> THERMAL_PAD <15> THERMAL_PAD <44> THERMAL_PAD <15> THERMAL_PAD <43> THERMAL_PAD <15> THERMAL_PAD <43> T	AD12         vcccs7           AD10         vcccs5           AD19         vcccs5           AD19         vcccs5           AD19         vcccs5           AC19         vcccs5           AC19         vcccs5           AC15         vcccs5           AC11         vcccs5           AC13         vcccs5           AC14         vcccs5           AC15         vccc49           GD54         AB22         vccc48           GD55         AB16         vccc43           GD55         AB18         vccc43           GD54         AB12         vccc43           GD55         AB14         vccc43           GD4         AB20         vccc43           GD4         AB10         vccc43           GD4         AB10         vccc43           GD4         AA21         vcc39           GD4         AA17         vcc39           GD4         AA13         vcc36
В		B17     GND(15)     GND(65)     GND(65)     AEE       E18     GND(15)     GND(65)     GAD       B15     GND(14)     GND(65)     AEZ       B13     GND(13)     GND(65)     AEZ       AAB     GND(14)     GND(65)     AEZ       AAB     GND(11)     GND(65)     AEZ       AAB     GND(11)     GND(55)     AEZ       AAB     GND(11)     GND(55)     AEZ       AAB     GND(10)     GND(55)     AEZ       AAB     GND(7)     GND(56)     AEZ       Y24     GND(7)     GND(55)     AEZ       AA4     GND(5)     GND(53)     AEZ       Y24     GND(7)     GND(53)     AEZ       AA4     GND(5)     GND(53)     AEZ       AA4     GND(4)     GND(52)     AEZ       AA4     GND(4)     GND(50)     ADZ       F13     GND(1)     GND(4)     GND(4)       ADZ	5     F21     GND (112)     GND (112)       6     F19     GND (112)     GND (112)       6     GND (112)     GND (112)     GND (12)       6     GND (112)     GND (12)     GND (12)       6     F17     GND (12)     GND (12)       6     F13     GND (12)     GND (12)       7     F13     GND (12)     GND (12)       6     F1     GND (12)     GND (12)       7     D21     GND (12)     GND (12)       7     D19     GND (29)     GND (21)       7     D13     GND (99)     GND (21)       7     D13     GND (97)     GND (21)	(60)     E10     D13       (59)     P2     D12       (58)     AA20     D11       (57)     N6     D10       (56)     N3     GD9       (55)     N23     GD7       (54)     N23     GD5       (55)     M4     GD4       (56)     M24     GD3       (48)     M21     GD1       (46)     L6	THERMAL_PAD (13)       THERMAL_PAD (41)         THERMAL_PAD (12)       THERMAL_PAD (40)         THERMAL_PAD (12)       THERMAL_PAD (33)         THERMAL_PAD (10)       THERMAL_PAD (33)         THERMAL_PAD (3)       THERMAL_PAD (33)         THERMAL_PAD (3)       THERMAL_PAD (33)         THERMAL_PAD (3)       THERMAL_PAD (33)         THERMAL_PAD (5)       THERMAL_PAD (33)         THERMAL_PAD (5)       THERMAL_PAD (33)         THERMAL_PAD (5)       THERMAL_PAD (33)         THERMAL_PAD (4)       THERMAL_PAD (31)         THERMAL_PAD (2)       THERMAL_PAD (31)         THERMAL_PAD (2)       THERMAL_PAD (32)         THERMAL_PAD (2)       THERMAL_PAD (32)         THERMAL_PAD (2)       THERMAL_PAD (32)         THERMAL_PAD (2)       THERMAL_PAD (23)         THERMAL_PAD (2)       THERMAL_PAD (22)         THERMAL_PAD (2)       THERMAL_PAD (22)         THERMAL_PAD (3)       THERMAL_PAD (23)         THERMAL_PAD (3)       THERMAL_PAD (23)         THERMAL_PAD (3)       THERMAL_PAD (23)         THERMAL_PAD (3)       THERMAL_PAD (23)         THERMAL_PAD (3)       THERMAL_PAD (30)         THERMAL_PAD (3)       THERMAL_PAD (30)         THERMAL_PAD (3)       THERMAL_PAD	GD4       AA11       UCC:34/         GD4       AA9       UCC:33/         GD3       AA7       UCC:33/         GD3       AA7       UCC:33/         GD3       AA7       UCC:33/         GD3       Y22       UCC:30/         GD3       Y22       UCC:30/         GD3       Y22       UCC:28/         GD3       W21       UCC:28/         GD3       W21       UCC:28/         GD3       U22       UCC:28/         GD3       U5       UCC:28/         GD2       J5       UCC:28/         GD2       J5       UCC:18/         G21       UCC:18/       G21         G21       UCC:18/       F8         UCC:15/       F18       UCC:14/         F6       UCC:13/       F6
A		Ţ				
		1				_DRAWING_
	8	7	6	5	4	З



8	7	Б	5	4	З
	2 RPS 3 1K SS 3 3M EMPT 7 3M EMPT 7 3M EMPT 7 5M EMPT 7 5M EMPT 7 5M EMPT 7	<u>3</u> <u>2</u> <u>1</u> MCH DP N(3, 0) <b>5</b> 1005	,	L RP7 B SM SM C C SM C SM C SM C S C C S C S C	2 77 - 7 1K EMPT 3 RP7 3 RP7 3 RP7 5 M EMPT 4 RP7 5 M EMPT 5 M EMPT
c VCCF A	5		ζ		
B	1 R145 K 1K 5% MPTY EMPTY 503 <u>MCH_AP_0_NOUT</u> 10A6 MCH_AP_1_N OUT 10A6				
A					
					MCH F <u>_drawing</u>
8	7	6	5	4	З




A NEL617A A A A A A A A A A A A A A	2	1	Π
TRIP LATCH LOGIC	U11 NE1617A 2 vcc TEST(4) 3 p+ TEST(4) 4 p- TEST(2) 5 1 6 appi alert* 11		D
A TRIP LATCH LOGIC PAGE REV 7 A2.1	4 SCLK SDATA GND(2) STBY* GND(1) IC		С
A TRIP LATCH LOGIC PAGE REV 7 A2.1			в
TRIP LATCH LOGIC			A
	TRIP LAT	CHLOGIC PAGE REV 7 A2.1	

	8	7	6	5	4	3
D						· · · · ·
С				СРUVСС Л		
в			CPUVCC 1 C11 1 C11 1 2 1 2 1 2 5 7 6 12 12 12 12 12 12 12 12 12 12	$+ 1 C_{13} + 1 C_{15} + 1 C_{15$	$\begin{array}{c} 1 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -150 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 \\ -100 $	$\begin{array}{c} + 1 & C_{21} \\ + 1 & C_{21} \\ 1 & C_{21} \\ 1 & C_{21} \\ - 2 & T_{343} \\ \hline 2 & T_{343} \\$
A						PROCES
		7	~	-		





2	1	
		D
		С
		В
		Ð
2	PAGE REV 9 A2.1 1	





	8	7	6	5	4	З	
			. Uбб Е750	1	•	· ·	
D	15C8< B 15C8< B 15B8< B 15C8< B 15C8< B 15C8< B 15C8< B 15C8< B 15C8< B 15C8< B 15C8< B 15B8< B 15B	DDRA_DQ63         AM4         DDRA_DQ62         AL5         DC           DDRA_DQ61         AE11         DC         DDRA_DQ60         AH10         DC           DDRA_DQ516         AH9         DC         DDRA_DQ57         AL6         DC           DDRA_DQ59         AM2         DC         DDRA_DQ57         AJ9         DC           DDRA_DQ56         AG10         DC         DC         DC         DDRA_DQ55         AM6         DC           DDRA_DQ55         AM6         DC         DDRA_DQ52         AG12         DC           DDRA_DQ52         AG12         DC         DC         DC         DDRA_DQ53         AF12         DC           DDRA_DQ52         AG12         DC         DDRA_DQ55         AM6         DC           DDRA_DQ54         AM9         DC         DC	Q_A<63> HIGH NIBBLE       WE_A         Q_A<62> HIGH NIBBLE       CAS_A         Q_A<60>       MA_A         Q_A<60>       MA_A         Q_A<60>       MA_A         QS_A       MA_A         QA<58> LOW NIBBLE       MA_A<         Q_A<55>       MA_A         Q_A<55>       MA_A         Q_A<55>       MA_A         Q_A<55       MA_A         Q_A<55       MA_A         Q_A<55       MA_A<         QS_A       MA_A<         QS_A       MA_A         QA       MA_A         QS_A       MA_A         QS_A       MA_A         QA       MA_A         QS_A       MA_A         QA       MA_A         QS_A<       MA_A<         QS_A<       MA_A<         QS_A       MA_A<         QS_A<       MA_A<	AE23 DDRA_WE_ AE22 DDRA_CAS AN24 DDRA_RAS AN31 DDRA_MA1 AJ24 DDRA_MA1 AJ24 DDRA_MA1 AJ24 DDRA_MA1 AM30 DDRA_MA6 AL29 DDRA_MA6 AL29 DDRA_MA6 AL28 DDRA_MA6 AL28 DDRA_MA6 AJ27 DDRA_MA6	N_R         OU         18C6           N_R         00         18C5           N_R         00         18C6           2_R         00         18A6           0_R         00         18A6           0_R         00         18A6           0_R         00         18A6           _R         00         18A6	<ul> <li>&gt; 15A5</li> <li>15A5</li> <li>15A5</li> <li>15A5</li> <li>15A5</li> <li>17A5</li> <li>16A5</li> <li>17A4</li> </ul>	
	1588< 8 1588< 8 1588 8	DDRA_DQ49         AH11         DC           DDRA_DQ48         AE12         DC           DDRA_DQ46         AJ12         DC           DDRA_DQ46         AJ12         DC           DDRA_DQ45         AF13         DC           DDRA_DQ44         AE15         DC           DDRA_DQ55         AM12         DC	Q_A<49> DATA GROUP 7       Q_A<48>       Q_A<47> HIGH NIBBLE       Q_A<46> HIGH GROUP 6       Q_A<44>       QS_A<14>       QS_A<5>	AH23 DDRA_BA1	<u>_R OUT</u> 18D8<> <u>2_R OUT</u> 22B8<>	15A4< 17A4< 15A4< 17A4<	
С	1548< 1548< 1548< 1548< 1558< 1558< 1548 1548 1548 1548 1555 1555 1555 1548 1548	DDRA_DQ43         HLII         DC           DDRA_DQ42         ANI2         DC           DDRA_DQ41         AH13         DC           DDRA_DQ40         AE14         DC           DDRA_DQ39         AG14         DC           DDRA_DQ38         AH14         DC           DDRA_DQ35         AK14         DC           DDRA_DQ313         AJ13         DC           DDRA_DQ35         AF15         DC	2.A<43> LOW NIBBLE       CS_A*<7>         2.A<41> DATA GROUP 6       CS_A*<6>         2.A<40>       CS_A*<5>         2.A<39> HIGH NIBBLE       HU         2.A<38> HIGH NIBBLE       HU         2.A<38> HIGH ROUP 5       CS_A*<42	AL2 AL3 AK7 AN8 AL10 DDRA_CS3_ AL10 DDRA_CS1_ AK11 DDRA_CS1_ AE13 DDRA_CS0_	N_R N_R N_R N_R N_R OUT DUT 1988(> 1745 1888(> 22C5(> 22C5(> 22C5(> 1645(> 1645(> 1645(> 1645(> 1745 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1888(> 1745 1745 1888(> 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745 1745	VTT_DDR 2 503 CH 2 17. 0	
	15A8< 15D5< 15D5< 15D8< 15D8< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15C5< 15	DDRA_DQ34         AJ15         DC           DDRA_DQ33         AM13         DC           DDRA_DQ32         AL14         DC           DDRA_DQ31         AJ19         DC           DDRA_DQ30         AN21         DC           DDRA_DQ29         AJ21         DC           DDRA_DQ28         AH20         DC           DDRA_DQ28         AH20         DC           DDRA_DQ33         AE18         DC           DDRA_DQ25         AL20         DC           DDRA_DQ26         AM21         DC	Q_A<34> LOW NIBBLE         Q_A<33> DATA GROUP 5         Q_A<32>         Q_A<31> HIGH NIBBLE         Q_A<30> DATA GROUP 4         Q_A<20> DATA GROUP 4         Q_A<28>         QS_A<12>         QS_A<32	AM22 DDRA_RCV_I	EN_IN 1 R161 2 EMPTY EN_OUT		
В	15C5<> B 15C5<> B 15B5<> B 15B5<> B 15C5<> B 15C5 15B5<> B 15B5<> B 15B5<>> B 15B5<	DDRA_DQ23         HR15         DC           DDRA_DQ23         AJ18         DC           DDRA_DQ23         AJ18         DC           DDRA_DQ23         AJ18         DC           DDRA_DQ23         AL17         DC           DDRA_DQ21         AM19         DC           DDRA_DQ20         AN20         DC           DDRA_DQS11         AK18         DC           DDRA_DQS2         AG18         DC           DDRA_DQ19         AF18         DC	2_A(25) DATA GROUP 4 2_A(24) 2_A(23) 2_A(23) HIGH NIBBLE 2_A(22) HIGH NIBBLE 2_A(21) DATA GROUP 3 2_A(20) 3_A(20) 3_A(20) 3_A(1) 3_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19) 2_A(19)	AN16 1 R AE19 EI AM18	203 2 DDRCVOL_ MPTY 1 R117 2 DDRA_CK 0 0 603	A <u> (E</u> OUT) 18A5<> 15A4< 17A4<	
	1505( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 1585( 15	DDRA_DQ17         AL19         DC           DDRA_DQ16         AK19         DC           DDRA_DQ15         AJ22         DC           DDRA_DQ13         AK24         DC           DDRA_DQ13         AK24         DC           DDRA_DQ13         AK24         DC           DDRA_DQ12         AM25         DC           DDRA_DQS10         AK23         DC           DDRA_DQS1         AL23         DC           DDRA_DQS1         AL23         DC           DDRA_DQS1         AE20         DC           DDRA_DQS1         AE24         DC           DDRA_DQS         AM25         DC	2_A<17> DATA GROUP 3 2_A<16> 2_A<16> 2_A<15> 2_A<15> HIGH NIBBLE 2_A<13> DATA GROUP 2 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12> 2_A<12>	AE24 AG25 AG25 AJ25 DDRA_CME AJ25 DDRA_CME AG24 DDRA_CME AG23 DDRA_CME	ICLK1 OUT 17А4< ICLK1_N OUT 17А4< ICLK0 OUT 16А4< ICLK0_N OUT 16А4<		
A	1545() 8 1545() 8 1503() 8 1503() 8 1545() 8 1545() 8 1545() 8 1545() 8 1545() 8 1545() 8 1545() 8 1545() 8 1545() 8 1555() 8 1503()	DDRA_DQ7         AL25         DC           DDRA_DQ6         AL26         DC           DDRA_DQ5         AM28         DC           DDRA_DQ4         AN29         DC           DDRA_DQ5         AF21         DC           DDRA_DQ59         AF21         DC           DDRA_DQ50         AM27         DC           DDRA_DQ30         AM27         DC           DDRA_DQ3         AH22         DC           DDRA_DQ4         AN28         DC           DDRA_DQ0         AF22         DC           DDRA_CB7         AG15         CE	$\begin{array}{c} \square A < 7 \\ \square A < 6 \\ \square A < 6 \\ \square A < 5 \\ \square A < 4 \\ \hline \\ \square A < 2 \\ \square A < 2 \\ \square A < 2 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 2 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 2 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 2 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 1 \\ \hline \\ \square A < 2 \\ \hline \\ \square A < 1 \\ \hline \\ \hline \\ \square A < 1 \\ \hline \\ \hline \\ \square A < 1 \\ \hline \\ \hline \\ \hline \\ \square A < 1 \\ \hline \\ A < 1 \\ \hline \\$	AJ28 AK21 AM16 AL9 AJ7 1 R2 42 42	1 R118 2 UE 0 EMPTY 0 UCC3 1 202 202 202 202 202 202 202	2 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7C4
	15D5< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D5 15D5< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D8< 15D	DURA_CB5 AG17 CF DDRA_CB5 AG17 CF DDRA_CB4 AE17 CF DDRA_DQS17 AF16 DC DDRA_DQS8 AJ16 DC DDRA_CB3 AK15 CF DDRA_CB3 AK15 CF DDRA_CB1 AH16 CF DDRA_CB1 AH16 CF DDRA_CB0 AE16 CF	3_A<6>     Herricht Hibbel     RESERVEDT       3_A<4>     RESERVEDT       3_A<4>     RESERVEDT       3_A<4>     RESERVEDT       3_A<4>     RESERVEDT       3_A<4>     RESERVEDT       3_A<2>     RESERVEDT       3_A<3>     RESERVEDT       3_A<2>     NIBBLE       3_A<1>     CHECK BITS       3_A<0>     3 OF 7	A B30 2 60 A B30 2 60 A AK27 A R948 A X1X C C 2 C C 2 C C C C C C C C C C C C C C	із 2) Боз 1 2 <u>1 Емрту</u> 2 0 _{R47}	1 1 2 2 C1143_C1144_C1145 .1UF 1 1UF .1UF	
		KL					
	8	7	6	5	4	3	_



		_	8	7	6	5	4	З
		D	19D8< 19D8< BI DDRI 19D3< BI DDRI 19C3 BI DDRI 19C3 BI DDRI 19C3	B_DQ63 AB26 DQ_B< B_DQ62 AC27 DQ_B< B_DQ61 AJ31 DQ_B< B_DQ60 AL32 DQ_B< B_DQ516 AF28 DQ5 R	E 53> HIGH NIBBLE 51> DATA GROUP 8 50> MA (15> MA	U66 -7501 WE_B* 202 DDRB_WE_N_R CAS_B* 202 DDRB_CAS_N_R RAS_B* 2032 DDRB_RAS_N_R -B<12> C32 DDRB_MA12_R -B<11> C31 DDRB_MA11_R	OUT         22D8         20A5         2           OUT         22D8         20A5         2           OUT         18D4         20A5         2           OUT         22A8         20A5         2           OUT         22A8         20A5         2	21A6< 21A5< 21A5< 21A5< 21A5<
$ = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$			19D3 B DDR 19D3 B DDR 19D8 B DDR 19D8 B DDR 19D3 B DDR 19D3 B DDR 19C8 B DDR	B_DQS7         AE27         DQS_B           B_DQ59         AA25         DQ_B(3)           B_DQ58         AB25         DQ_B(3)           B_DQ56         AJ30         DQ_B(3)           B_DQ55         AH33         DQ_B(3)           B_DQ55         AH33         DQ_B(3)           B_DQ55         AH33         DQ_B(3)           B_DQ52         AC28         DQ_B(3)           B_DQ515         AD27         DQS_B           B_DQ515         AE28         DQS_B           B_DQ56         AE28         DQS_B           B_DQ515         AD27         DQS_B           B_DQ56         AE28         DQS_B	(12)     MA       (12)     MA       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)       (12)     (12)	B<10>       L25       DDRB_MA1Ø_R         A_B<9>       F29       DDRB_MA9_R         A_B<8>       E31       DDRB_MA8_R         A_B<7>       E33       DDRB_MA7_R         A_B<5>       G29       DDRB_MA5_R         A_B<5>       G29       DDRB_MA5_R         A_B<5>       G29       DDRB_MA5_R         A_B<5	OU         22DB         20A5         2           OU         22BB         20A5         2           OU         22BS         20A5         2           OU         22BS         20A5         2           OU         22BS         20A5         2           OU         22BS         20A5         2           OU         22A6         20A5         2           OU         22B6         20A5         2           OU         22B6         20A5         2           OU         22B6         20A5         2           OU         22B6         20A5         2           OU         18C8         20A5         2	21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5< 21A5<
	S     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1 <td></td> <td>1908 B DDR 1908 B DDR</td> <td>B_DQ36         HID2         DQ_BC           B_DQ49         AB27         DQ_BC           B_DQ48         Y25         DQ_BC           B_DQ47         V25         DQ_BC           B_DQ45         AB29         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ55         AB31         DQ_SC           B_DQ55         AC31         DQS_B           B_DQ53         AD31         DQ_SC</td> <td>49&gt; DATA GROUP 7 48&gt; 47&gt; HIGH NIBBLE 46&gt; HIGH NIBBLE 45&gt; DATA GROUP 6 44&gt; &lt;14&gt; &lt;5&gt; 43&gt; LOW NIBBLE</td> <td>A_B&lt;1&gt; H27 DDRB_BA1_R A_B&lt;0&gt; K26 DDRB_BA0_R</td> <td>OUT         2285         20A4         2           OUT         18D4         20A4         2</td> <td>21A5&lt; 21A4&lt; TT_DDR A</td>		1908 B DDR 1908 B DDR	B_DQ36         HID2         DQ_BC           B_DQ49         AB27         DQ_BC           B_DQ48         Y25         DQ_BC           B_DQ47         V25         DQ_BC           B_DQ45         AB29         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ45         AB32         DQ_BC           B_DQ55         AB31         DQ_SC           B_DQ55         AC31         DQS_B           B_DQ53         AD31         DQ_SC	49> DATA GROUP 7 48> 47> HIGH NIBBLE 46> HIGH NIBBLE 45> DATA GROUP 6 44> <14> <5> 43> LOW NIBBLE	A_B<1> H27 DDRB_BA1_R A_B<0> K26 DDRB_BA0_R	OUT         2285         20A4         2           OUT         18D4         20A4         2	21A5< 21A4< TT_DDR A
H       Image: State in the st	N     No     DDR. COVENUE     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     DDR. COVENUE     CONTROL NOT     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     DDR. COVENUE     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     DDR. COVENUE       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     CONTROL NOT       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     CONTROL NOT       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     CONTROL NOT       N     CONTROL NOT     CONTROL NOT     CONTROL NOT     CONTROL NOT       N     CONTROL NOT     CO	C	1988 (	B_DQ42         V26         DQ_B           B_DQ41         AB33         DQ_B           B_DQ40         AA29         DQ_B           B_DQ39         W26         DQ_B           B_DQ38         AG33         DQ_B           B_DQ37         AD32         DQ_B           B_DQ35         AC30         DQ_B           B_DQ35         W26         DQ_B           B_DQ37         AD32         DQ_B           B_DQ35         AC30         DQ_S           B_DQ35         W25         DQ_B           B_DQ35         W26         DQ_B           B_DQ33         OC8         DQ_B	41> DATA GROUP 6 40> 393> HIGH NIBBLE 385> HIGH NIBBLE 37> DATA GROUP 5 365> (13> (42) 35> LOW NIBBLE 34> 35> LOW NIBBLE		2 000 1888<> 21A5< 1888<> 21A5< 22C5<> 20A5< 000 22C5<> 20A5< 1 22C5<> 20A5< 1	603 ) CH > 1% > 49, 9 < R843
B A A A A A A A A A A A A A	a       1000000000000000000000000000000000000		1963 B DDRI 1988 B DDRI 1986 B DDRI 1905 B DDRI 1965 B DDRI 1965 B DDRI	B_DQ32 H27 D0_B< B_DQ32 H27 D0_B< B_DQ31 T25 D0_B< B_DQ29 P31 D0_B< B_DQ29 P31 D0_B< B_DQ28 N32 D0_B< B_DQ512 R31 D05_B B_DQ53 R29 D05_B B_DQ57 T32 D0_B< B_DQ26 R26 D0 BC	A CVEN A CVEN A CVEN A CVEN A CVEN A CVEN A CVEN A CVEN A DDR A CVEN A DDR A CVEN A DDR A	N/C2 N3Ø DDRB_RCV_EN_IN OUT_B* COMP_B CVOH_B W32	<u>1 R198 ейртү</u> т	DDRB_DRCOMP DDRCVO_B
A       Implementation of the second se	A       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       10000       100000       100000       1	В	1905< B DDRI 1905< B DDRI	B_DQ25         P33         DQ_B           B_DQ24         P30         DQ_B           B_DQ23         V31         DQ_B           B_DQ21         V33         DQ_B           B_DQ21         T27         DQ_B           B_DQ20         R32         DQ_B           B_DQ20         R32         DQ_B           B_DQ511         U31         DQS_B           B_DQ52         U33         DQS_B           B_DQ519         T26         DQ_C	25> DATA GROUP 4 24> 22> HIGH NIBBLE 21> DATA GROUP 3 20> (11> (2) (11) (2) (11) (2) (11) (2) (11) (2) (2) (2) (2) (2) (2) (2) (2	N/C4 <u>V29 1 R45 2</u> EMPTY CKE_B <u>M32 1 R124 2 DDRB</u> 603 ERVED6 K33	_CKE OUT 22D6<:	> 20A4< 21A4<
A B B B B B B B B B B	A H H H H H H H H H H H H H	_	1905< B DDR 1905< B DDR 1905< B DDR 1955< B DDR 1955< B DDR 1955< B DDR 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1955 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957 1957	B_DQ18         U30         DQ_B<           B_DQ17         T30         DQ_B<	IB>LOW NIBBLE I7> DATA GROUP 3 I6> I4> HIGH NIBBLE I2> DATA GROUP 2 I2> (10> (10> (10> (10> (10) LOW NIBBLE B> DATA GROUP 2 (10) LOW NIBBLE B> DATA GROUP 2 (10) LOW NIBBLE B> DATA GROUP 2	CLK_B3 LK_B3# CLK_B2 CLK_B2 CLK_B2 CLK_B1 LK_B1# CLK_B0 LK_B0# CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLK_B0 CLZ CLK_B0 CLZ CLK_B1 CLZ CLK_B1 CLZ CLZ CLZ CLZ CLZ CLZ CLZ CLZ	N 001721A4< 21A4< 20A4< N 001720A4<	
B DDRB_CB5 HIGH NIBBLE 1986 B DDRB_CB4 U28 1986 B DDRB_CB4 U28 1986 B DDRB_D0517 Y30 1905 B DDRB_D0517 Y30 1905 B DDRB_CB3 AA33 1905 B DDRB_CB2 Y31 1908 B DDRB_CB1 U25 B B DDRB_CB1 U25 CB_B(3) LOW NIBBLE 1908 CB1	B     DDRB_CB5     AA31     CB_B(5)     HIGH NIBBLE       19986     DDRB_CCB5     U27     CB_B(5)     CHECK BITS       19986     DDRB_CCB4     U28       19986     DDRB_DOS17     Y30       DDRB_CCB3     AA32       19986     DDRB_CCB3     AA32       19986     DDRB_CCB3     AA32       19986     DDRB_CCB3     AA32       19986     DDRB_CCB2     Y31       19986     DDRB_CCB1     U25       19986     DDRB_CCB0     V28       CB_B(2)     LOW NIBBLE     A OF 7       19986     DDRB_CCB1     U25       19987     DDRB_CCB0     Y28       19988     DDRB_CCB1     U25       1998     DDRB_CCB1     U25       1998     DDRB_CCB1     U25       1998     T     5       1998     T <td>A</td> <td>1985 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975</td> <td>B_LQB         J33         D0_B           B_DQ7         N26         D0_B           B_DQ6         M29         D0_B           B_DQ5         G32         D0_B           B_DQ5         G32         D0_B           B_DQ59         H31         D05_B           B_DQ50         L30         D0_S_B           B_DQ50         L30         D0_B           B_DQ50         L30         D0_S_B           B_DQ2         J32         D0_B           B_D01         K30         D0_B           B_DQ00         F33         D0_B           B_DQ7         AA32         CB</td> <td>3&gt; /&gt; HIGH NIBBLE 5&gt; DATA GROUP 1 4&gt; (9) (2) L C DDRVRE L C DDRVRE 2) L C DDRVRE 2) L C DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) 2) DDRVRE 2) 2) DDRVRE 2) 2) 2) 2) 2) 2) 2) 2) 2) 2)</td> <td>F_B&lt;3&gt; F_B&lt;2&gt; F_B&lt;2&gt; F_B&lt;1&gt; AG32 F_B&lt;0&gt; AC25 F_B&lt;0&gt; AC25 F_B&lt;0 F_B&lt;0&gt; F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B&lt;0 F_B F_B&lt;0 F_B&lt;0 F_B F_B&lt;0 F_B F_B&lt;0 F_B F_B&lt;0 F_B F_B F_B F_B F_B F_B F_B F_B F_B F_B</td> <td>VRE5_DDR_MCH 2 2 2 2 1 2 1 8928 8927 8 1 0 0 8</td> <td></td>	A	1985 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1965 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975 1975	B_LQB         J33         D0_B           B_DQ7         N26         D0_B           B_DQ6         M29         D0_B           B_DQ5         G32         D0_B           B_DQ5         G32         D0_B           B_DQ59         H31         D05_B           B_DQ50         L30         D0_S_B           B_DQ50         L30         D0_B           B_DQ50         L30         D0_S_B           B_DQ2         J32         D0_B           B_D01         K30         D0_B           B_DQ00         F33         D0_B           B_DQ7         AA32         CB	3> /> HIGH NIBBLE 5> DATA GROUP 1 4> (9) (2) L C DDRVRE L C DDRVRE 2) L C DDRVRE 2) L C DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) DDRVRE 2) 2) DDRVRE 2) 2) DDRVRE 2) 2) 2) 2) 2) 2) 2) 2) 2) 2)	F_B<3> F_B<2> F_B<2> F_B<1> AG32 F_B<0> AC25 F_B<0> AC25 F_B<0 F_B<0> F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B<0 F_B F_B<0 F_B<0 F_B F_B<0 F_B F_B<0 F_B F_B<0 F_B F_B F_B F_B F_B F_B F_B F_B F_B F_B	VRE5_DDR_MCH 2 2 2 2 1 2 1 8928 8927 8 1 0 0 8	
	8 7 5 4 3		1985 B DDRI 1988 B DDRI	B_CB5 AA31 CB_B( B_CB5 U27 CB_B( B_CB4 U28 CB_B( B_DQ517 Y30 DQ5_B B_CB3 AA33 CB_B( B_CB2 Y31 CB_B( B_CB1 U25 CB_B( B_CB1 U25 CB_B( CB_B( CB_CB_CB) V28 CB_B(	5)     HIGH NIBBLE       5)     CHECK BITS       4)     RES       (17)     (17)       (8)     RES       3)     RES       1)     CHECK BITS       3)     2       2)     LOW NIBBLE       1)     CHECK BITS       3)     2	ERVED3 E30 2 603 ERVED2 M25	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1148 IUF DRAWING_
8   7   6   5   4   3	8 7 6 5 4 3	L			u			
			8	7	6	5	4	3



3	
UCCP	
A A A	C1_2
E13       VCC1_2         E14       VCC1_2         A12       VCC1_2         A14       VCC1_2         A14       VCC1_2         H20       VCC1_2         B28       VCC1_2         B28       VCC1_5         VI1       VCC1_5         R10       VCC1_5         N10       VCC1_5         C3       VCC1_5         A10       VCC1_5         A11       VCC1_5         C3       VCC1_5         A10       VCC1_5         A11       VCC1_5         A12       VCC1_5         A14       VCC1_5         A15       VCC1_5         A14       VCC1_5         A15       VCC1_5         A11       VCC1_5         A12       VCC1_5         A14       VCC1_5         A15       VCC1_5         A14       VCC1_5         A15       VCC1_5 </th <td>L22         VCC1_2           L18         VCC1_2           L15         VCC1_2           L14         VCC1_2           L12         VCC1_2           L14         VCC1_2           L12         VCC1_2           K11         VCC1_2           R15         VCC1_2           A30         VCC1_2           M17         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M17         VCC1_2           M18         VCC1_2           M19         VCC1_2           M19         VCC1_2           K14         VCC1_2           K15         VCC1_2           K14         VCC1_2           K15         VCC1_2           K19         VCC1_2           K13         VCC1_2           K13         VCC1_2           K13         VCC1_2           K13         VCC1_2</td>	L22         VCC1_2           L18         VCC1_2           L15         VCC1_2           L14         VCC1_2           L12         VCC1_2           L14         VCC1_2           L12         VCC1_2           K11         VCC1_2           R15         VCC1_2           A30         VCC1_2           M17         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M15         VCC1_2           M17         VCC1_2           M18         VCC1_2           M19         VCC1_2           M19         VCC1_2           K14         VCC1_2           K15         VCC1_2           K14         VCC1_2           K15         VCC1_2           K19         VCC1_2           K13         VCC1_2           K13         VCC1_2           K13         VCC1_2           K13         VCC1_2
(6) (7) (5) (5) (5) (5) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	$\begin{array}{c} (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (44) \\ (4$
VCC_CPU MCH	H VCC
VCC2_5(41)       U29         VCC2_5(30)       T33         VCC2_5(33)       P29         VCC2_5(37)       P24         VCC2_5(37)       AN26         VCC2_5(37)       AN27         VCC2_5(37)       AN18         VCC2_5(37)       AN14         VCC2_5(28)       AN18         VCC2_5(28)       AN18         VCC2_5(28)       AJ10         VCC2_5(28)       AJ10         VCC2_5(28)       AJ120         VCC2_5(28)       AJ11         VCC2_5(28)       AJ11         VCC2_5(28)       AJ11         VCC2_5(28)       AJ11         VCC2_5(28)       AJ11         VCC2_5(28)       AJ11         VCC2_5(28)       AL10         VCC2_5(18)       AD12         VCC2_5(18)       AD16         VCC2_5(18)       AD16         VCC2_5(12)       AD14         VCC2_5(12)       AD12      VCC2_5(12)	U66 E7501 2. VCC2-5<76> T31 VCC2-5<76> K31 VCC2-5<76> AB31 VCC2-5<76> AB31 VCC2-5<76> AB31 VCC2-5<72> AA523 VCC2-5<72> AA523 VCC2-5<72> AF23 VCC2-5<72> AF23 VCC2-5<72> AF23 VCC2-5<72> AF23 VCC2-5<66> E229 VCC2-5<66> E229 VCC2-5<65> D33 VCC2-5<65> A326 VCC2-5<65> A226 VCC2-5<65> A226 VCC2-5<55> AC21 VCC2-5<55> AC21
P8           M9           M2           G4           L8           K4           E2           U9           AK1           AG1           AD3           AF2           AP3           AK1           AG1           AD3           AF2           AP3           AL7           AL7           AL7           AL4           AH4           AH4           AH4           AH5           J0           J10           AC6           F28           J3           AF8           AF8           AF8           AF8           AF8           AC8           AC8	TIØ           R11           P10           N11           M5           M10           AN9           AD10           AC11           AB10           AA11           AB2           AB7           AB4           B27           C28           L9           AC2           AE4           AB5           J23           J19           Y8           AA3           Y2           W4           U6           T4           R6           U2           N9
GNDC(335) GNDC(335) GNDC(335) GNDC(332) GNDC(332) GNDC(332) GNDC(332) GNDC(332) GNDC(332) GNDC(322) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(222) GNDC(2	SUNCE Sectors Sectors
	E7501 GRD<1493 GRD<1493 GRD<1493 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD<1443 GRD GRD GRD GRD GRD GRD GRD GRD
IC24       IC22       IC28       IC16       IC12       IC13       IB28       IB23       I31       I31       I31       I31       I32       I31	K25 K16 K13 J33 J32 H30 H27 H27 H24 H21 H24 H21 H24 H21 G31 G31 G31 G31 G32 F29 F26 F29 F26 F17 F14 F17 F14 F11 F12 G31 G25 G16 F29 F29 D30 D26 D23 D26 D23 D26 D23 D26 C32 C32 C32 C32 C32 C32 C32 C32
C3Ø         GND<18	H8         GND<22           H32         GND<22
$\begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	UD         E           E         GND<
R30         R27         R24         R20         R14         R1         P32         P19         P17         P15         N31         N24         N5         M30         M27         M23         L32         L24         L1         K28         K22         K20         K16         K16         K12         J9         J30         J27         J24         J18	AJ8 Y32 Y26 Y23 Y19 Y17 Y17 W33 W31 W24 W20 W44 W20 W44 W20 W16 W14 W16 W14 W16 W16 W14 W19 V30 V27 V23 V27 V23 V19 V17 V15 U8 U32 U19 V17 V17 T15 R9 R33 P32



	8	7	6	5	4		3
					DDR	CHANN	NEL A
5	1288< 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1000 1000 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1200 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000	RP13 BDDRA_DQ27_R TDDRA_DQ31_R DDDRA_CB4_R SDDRA_CB5_R S% . Ø63W	16D4<> 17D4<> 18A8<> 16D5<> 17D4<> 18B6<> 16D3<> 17D2<> 18BA8<> 16D3<> 17D2<> 18B6<>	12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8	RA_D036_R         BI         16D           RA_D032_R         BI         16D           RA_D037_R         BI         16D           RA_D033_R         BI         16D	5<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	PLACE
	12A8< 12A8< 12A8< 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A	RP14 BDDRA_CB0_R DDRA_CB1_R DDDRA_DQS8_R 5% . 063W	16D2<> 17D2<> 18D8<> 16D2<> 17D2<> 18D8<> 16D2<> 17D2<> 18D8<> 16D2<> 17D2<> 18D8<> 16D3<> 17D2<> 18D8<>	12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8 12A8	RA_CB2_R RA_CB6_R RA_CB3_R RA_CB7_R BI BI BI BI BI BI BI 16D	2<> 17D2<> 18D8< 3<> 17D2<> 18C8<> 2<> 17D2<> 18C8<> 3<> 17D2<> 18D8<> 3<> 17D2<> 18C8<>	12AB< 12AB< 12AB< 12AB< BI DDRA_D DDRA_D DDRA_D
	12C8< BI DDRA_D039 1 12C8< BI DDRA_D044 2 12C8< BI DDRA_D035 3 12C8< BI DDRA_D040 4 10	BDDRA_DO39_R TDDRA_DO44_R DDDRA_DO35_R SDDRA_DO40_R BI BI BI BI BI BI BI BI BI BI	16D5<> 17D5<> 18A8<> 16D6<> 17D5<> 18B8<> 16D5<> 17D5<> 18B8<> 16D5<> 17D5<> 18A8<> 16D5<> 17D5<> 18A8<>	1288<	RA_D024_R         BT         16D           RA_D028_R         BT         16D           RA_D029_R         BT         16D           RA_D025_R         BT         16D	4<> 17D4<> 18D5<> 5<> 17D4<> 18D5<> 5<> 17D4<> 18D5<> 5<> 17D4<> 18D8<> 4<> 17D4<> 18D5<>	
0	12D8<	RP16 ⁷ DDRA_DQ53_R ⁶ DDRA_DQ58_R ⁵ DDRA_DQ57_R ⁵ ZDDRA_DQ59_R ⁵ Z ⁵ Z ⁶ G3W	16D7<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<>	1288< 1288< 1288< 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 12888 12888 1288 1288 1288 1288 1288 1288 1288 1	RA_DOS3_R     BI     16D       RA_DOS12_R     BI     16D       RA_DO30_R     BI     16D       RA_DO26_R     BI     16D	4<> 17D4<> 18B6<> 5<> 17D4<> 18B6<> 5<> 17D4<> 18D8<> 5<> 17D4<> 18D8<> 4<> 17D4<> 18B6<>	2. 5 [.] A
	1208< 1208< 1208< 1208< 1208< 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1208 1	RP17 BDDRA_DQS5_R DDRA_DQS16_R DDDRA_DQ62_R S% .063W	16D5<> 17D5<> 18B5<> 16D7<> 17D5<> 18C5<> 16D7<> 17D5<> 18C5<> 16D7<> 17D5<> 18C5<> 16D5<> 17D5<> 18B5<>	1288< 1288< 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 12888 12888 12888 12888 12888 12888 12888 12888 12888 1	RA_D017_R BI 16D RA_D021_R BI 16D RA_D052_R BI 16D RA_D0511_R BI 16D	4<> 17D4<> 18A6<> 4<> 17D4<> 18A6<> 4<> 17D4<> 18A6<> 4<> 17D4<> 18A6<> 4<> 17D4<> 18A8<>	•
	12D8 12D8 12D8 BI DDRA_D056 2 DDRA_D056 2 12D8 BI DDRA_D054 3 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8	RP18 8DDRA_DQS15_R 7DDRA_DQS6_R 5DDRA_DQ54_R 5% .063W	16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18C8<> 16D6<> 17D6<> 18C8<>	RP29 1288 1288 1288 1288 BI DDRA_DQ22 2 0 DDRA_DQ22 2 0 0 0 0 0 0 0 0 0 0 0 0 0	RA_D018_R         BI         16D           RA_D022_R         BI         16D           RA_D023_R         BI         16D           RA_D019_R         BI         16D	4<> 17D4<> 18A8<> 4<> 17D4<> 18A8<> 4<> 17D4<> 18A8<> 4<> 17D4<> 18B6<> 4<> 17D4<> 18A5<>	•
3	12C8< 12D8< 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8	RP19 BDDRA_DQ50_R CDDRA_DQ60_R SDDRA_DQ51_R S: . 053W	16D5<> 17D5<> 18C8<> 16D7<> 17D5<> 18C8<> 16D5<> 17D5<> 18C8<> 16D5<> 17D5<> 18C8<> 16D7<> 17D5<> 18C8<>	12AB< 12AB< 12AB< 12BB< 12BB< 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BB 12BBB 12BBB 12BBB 12BBBB 12BBB 12BBB 12BBB 12BBB 12BBB 12B	RA_D010_R         BI         16D           RA_D011_R         B         16D           RA_D020_R         B         16D           RA_D016_R         B         16D	3<> 17D3<> 18A5<> 3<> 17D3<> 18A5<> 4<> 17D3<> 18A5<> 4<> 17D4<> 18A5<> 4<> 17D4<> 18A5<>	•
	12C8< 12D8< 12D8< 12C8< 12C8< 12D8< 12D8< 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8 12D8	RP20 BDDRA_DQ48_R DDRA_DQ52_R 5DDRA_DQ49_R 5% .053W	16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<> 16D6<> 17D6<> 18B8<>	12AB< 12AB< 12BB 12BB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB	RA_DO8_R BI 16D RA_D012_R BI 16D RA_D09_R BI 16D RA_D051_R BI 16D	3<> 17D3<> 18C5<> 4<> 17D3<> 18C5<> 3<> 17D3<> 18C5<> 3<> 17D3<> 18D5<> 3<> 17D3<> 18D5<>	
Ĥ	BI         DDRA_D041 2         DDRA_D041 2           12C8<	RP21 BDDRA_DQ45_R TDDRA_DQ41_R DDRA_DQ514_R S/ 5/ .053W	16D5<> 17D5<> 18A8<> 16D5<> 17D5<> 18C6<> 16D5<> 17D5<> 18A8<> 16D5<> 17D5<> 18A8<> 16D5<> 17D5<> 18C6<>	1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 1288 12888 1288 1288 1288 1288 12888 1288 1288 1288 1288 1288	RA_DO13_R BI 16D RA_DOS10_R BI 16D RA_DO14_R BI 16D RA_DO15_R BI 16D	4<> 17D3<> 18D5<> 4<> 17D3<> 18D5<> 4<> 17D3<> 18C5<> 4<> 17D3<> 18A5<> 4<> 17D3<> 18A5<>	
	12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8< 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8	RP22 BDDRA_D042_R DDRA_D046_R DDDRA_D047_R SDDRA_D043_R B B B B B B B B B B B B B	16D5<> 17D5<> 18D6<> 16D6<> 17D5<> 18D6<> 16D6<> 17D5<> 18D6<> 16D6<> 17D5<> 18D6<> 16D5<> 17D5<> 18D6<>	12AB< 12AB< 12AB< 12AB< 12AB< 12AB< 12AB< 12AB< 12AB< 12AB 12AB< 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB 12AB	RA_DQ1_R RA_DQ59_R RA_DQ50_R RA_DQ50_R B B B B B B B B B B B B B B B B B B B	3<> 17D3<> 22A8<> 3<> 17D3<> 18C6<> 3<> 17D3<> 18C6<> 3<> 17D3<> 18C6<> 3<> 17D3<> 18C6<>	CAD NOTE: All Caps SH
	12C8< BI DDRA_D034 1 12C8< BI DDRA_D034 2 12C8 DDRA_D038 3 12C8 BI DDRA_D031 34 10	BDDRA_DQS4_R TDDRA_DQ34_R DDRA_DQ38_R SDDRA_DQ38_R B S% . 063W	16D5<> 17D5<> 18B6<> 16D5<> 17D5<> 18B6<> 16D5<> 17D5<> 18B6<> 16D5<> 17D5<> 18B6<> 16D5<> 17D5<> 18B6<>	12AB<	RA_DQ2_R RA_DQ7_R RA_DQ3_R BI BI 16D	3<> 17D3<> 18C5<> 3<> 17D3<> 18C5<> 3<> 17D3<> 18C5<> 3<> 17D3<> 18C5<> 	IV 2.5V PLF
L	8	7	6	5	4		3





2	1	
		ם
CLOSEST TO CONN CBK1> 44 DDRA-CB2-R CONN CONN CONN CONN CONN CONN		С
		В
1PTY IPTY		A
1PTY 2	PAGE REV 15 A2.1 1	



	8		7		6		5	Z	ļ		З	
				VTT_:	DDR		UT A	T_DDR				UT A
D	17A4、16A4、 17D204> 15D4<> 16D2<> <b>16D2&lt;&gt;</b> 16A4、12C4> 17D4< 17D4<> 17D4<>	BI DDR DDR BI DDR DDR DDR DDR	A MAD R 1 8 A CB2 R RP213 99. A CB3 R RP213 95. A BA1 R RP213 95. RP213 95.	2 2 2 2 2 2 2	16D5<> 15A7<> 16D6<> 15A7<> 16D6<> 15A75 16D5<> 15A753 16D6<> 15A753 17D5<>	RA_DQ42_R IRA_DQ46_R IRA_DQ43_R IRA_DQ47_R	5 4 <u>RP215</u> 8922 <u>RP216</u> 8922 <u>RP216</u> 8922 <u>RP215</u> 8922 <u>RP215</u> 89.2	21A5< 20A5< 21D53D4> 20D5<> 19A6<> 20D5<> 19A6<> 21D53C4> 21D53C4> 21A4< 20A4<		DDRB_RAS_N DDRB_DQ35_F DDRB_DQ39_F DDRB_BAØ_R	R 5 RP214 RP214 RP214 RP214 RP214	4 393 2 392 2 391 2 39. 2
	15000 15040 16050 15050 15040 15040 16050		A DO30 R 4 5 RP235 99 A DO512 R RP235 99 A DO29 R RP235 99 RP235 99 RP235 99	$2 \rightarrow 2$ $2 \rightarrow 2$ $2 \rightarrow 1$	17D4<> 16D4<> 15C4<> 16D5<> 15C4<> 17D4<> <b>18D4&lt;&gt;</b> 17D4<> <b>18D4&lt;&gt;</b> 17D4<>	RA_DQ25_R IRA_DQ28_R IRA_DQ24_R IRA_MA5_R	4 <u>RP218</u> <u>RP218</u> <u>RP218</u> <u>SG2</u> <u>RP216</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u> <u>SG2</u>		<b>•</b>	••	• • •	
	15D7<> 15D7<> 15D7<> 15D2<> 15D2<> 15D2<> 15D2<> 16D2<> 16D2<> 17D2<>		а посл 7 г 4 56 а посл 7 г 7 4 56 а свл г 7 г 7 4 56 89 а свл г 7 г 7 4 56 80 70 70 70 70 70 70 70 70 70 7	2 2 2 2 2 2 2	16D3<> 15A4<> 16D3<> 15A4<> 17D3<> 15 <b>D3</b> <> 17D3<> 15 <b>D3</b> <> 16D4<> 15A4<> 17D3<>	IRA DQ9 R IRA_DQ51_R IRA_DQ13_R IRA_DQ510_R	5 4 RP2167 3922 RP217 3922 RP217 3922 RP217 3922 RP217 39.2					
	16A5< 12D4> 17A5< 17D2<> <b>15D3&lt;&gt;</b> 15D4<> 16D3<> 21D2<> 20D2<>		A_MA10_R 737 RP235 439 2 RA CB6 R RP236 292 2 RP236 292 2 RP233 39.2 RP233 39.2		16D3<> 15A4<> 17D3<> <b>15D3&lt;&gt;</b> 16D3<> 15A4<> 16D3<> 15A4<> 16D3<> 15A4<> 16D3<> 15A4<>	IRA DQ2 R IRA DQ5 R IRA DQ50_R IRA DQ59_R	4 <u>RP218</u> <u>RP218</u> <u>S9:2</u> <u>RP218</u> <u>S9:2</u> <u>RP218</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u> <u>S9:2</u>				۲.05 ۲.05 ۲.4	ع يروع يرو
С	29用5(3) 19DE(> 20D3(> 20D5(> 20A5( 13C4) 21A5( 17DE(> ↓=====++++++++++++++++++++++++++++++++		<u>R CBL R RP232</u> RB DOSB R RP232 RB DOS17 R RP232 RB MAG R RP232 RP232 39. 2 200 P052 P 5 4		16D3<> 15A4<> 16D3<> 15A4<> 16D3<> 15A2 36D3<> 15B2 36D3<> 15B2 36D3 16D4<> 15B2 363 17D3<>	RA_DQ7_R RA_DQ3_R RA_DQ8_R RA_DQ12_R	1 8 <u>RP219</u> 99.2 <u>RP219</u> 96.2 <u>RP219</u> 99.2 RP219 99.2					
	16D6(> 1606(> 1606(>) 15B7(>) 15B7(> 15B7(>) 16D7(> 17D6(>)		а побл. к RP239 232 ка побл. к RP239 232 ка побл. к RP231 232 ка побл. к RP239 232 ка побл. к RP239 232 к RP231 39. 2		1785< 1685< 1204> 1605<> 1587<> 1705204> 178554585< 1785545855 1705<> 1605<>	RA_WE_N_R RA_DQ41_R IRA_CAS_N_R IRA_DQS5_R	5 4 <u>RP228</u> 3922 <u>RP226</u> 3922 <u>RP226</u> 3922 <u>RP228</u> 39.2 <u>RP228</u> 39.2		<u>₹</u>	•••	• • •	• •
	16DG(> 15B7(> 17DG(> 15B7(> 15B7(> 15B7(>) 16DG(> 17DG(>		2A_DQ54_R 8 1 2A_DQ55_R RP230 2A_DQ55_R RP230 2A_DQ55_R RP230 2A_DQ515_R RP230 RP230 39.2		17D6<> 16D7<> 15C7<> 16D7<> 15C7<> 17D6<> <b>15D6</b> <> 16D6<> 15C7<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D6<> 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7 17D7	IRA_DQ52_R IRA_DQ516_R IRA_DQ57_R IRA_DQ56_R	8 1 RP227 3922 RP227 3932 RP229 3912 RP229 3912 RP227 39.2					
	17D6<> 15A7<> 16D6<> <b>16D6&lt;&gt;</b> 15B7<> 15B6<> <b>16D6&lt;&gt;</b> 17D6<> <b>16D6&lt;&gt;</b> 17D6<>		AA_DQ53_R 8 1 AA_DQ49_R RP229 392 2 AA_DQ49_R RP229 392 2 AA_DQ52_R RP229 393 2 AA_DQ48_R RP229 391 2 RP229 39. 2		16D5<> 1705<> 16D5<> 1503{> 16D5<> 1503{> 16D5<> 1507<> 16D5<> 1507<> 16D5<> 1507<> 1705<>	IRA_DQ54_R IRA_DQ513_R IRA_DQ34_R IRA_DQ38_R	5 4 RP226 3922 RP226 3922 RP226 3922 RP226 39.2 RP226 39.2		- -	• • •	•••	••
В	1606 1507 1507 1507 1507 1507 1607 1705 1606 1705 1606 1705 1606 1705 1606 1705 1606 1606 1606 1606 1606 1606 1606 1606 1606 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607 1607		R         D059         R         B         1           CA         D058         R         RP242         322         2           CA         D058         R         RP242         323         2           CA         D053         R         RP242         333         2           CA         D057         R         RP242         334         2           R         D057         R         RP242         335         2		17044) 15044) 15044) 17044 16054 1204) 17044 16054 1204) 16044) 15044) 17044)	RA DQ53 R IRA_MA4_R IRA_MA3_R IRA_DQ26 R	1 8 RP228 99.2 RP228 99.2 RP229 99.2 RP225 99.2					
	21A5< 13C4> 17A5< 12C4> 17A5< 12C4> 21A5< 12C4> 21A5< 13C4>	BI DDE BI DDE BI DDE	B         CS2         R         B         1           29         CS2         N         R         RP241         R292         2           29         CS2         N         R         RP241         R392         2           29         CS3         N         R         RP241         R392         2           28         CS3         N         R         RP241         R93         2           29         CS3         N         R         RP241         R92         2		16D3<> 15D7<> 17D2<>	IRA_CB5_R	4 RP222 RP222 RP222 RP224 SB 2 SB 2					
	17D5() 16D6() 16D5() 16D5() 16D5() 16D5() 16D5() 16D5()	BI DDR BI DDR BI DDR	An DO44 R         8         1           An DO40 R         RP240         RP2 2           An DO40 R         RP240         RP3 2           An DO35 R         RP240         R9 2           An DO39 R         RP240         R9 2           RP240         R9 2         R9 2		1794284 1794284 1604<> 1584<> 1604<> 1584<> 1604<> 1584<> 1704284 170454 1764<	RA_MAB_R IRA_DQ23_R IRA_DQ19_R IRA_MA5_R	1 8 RP223 99.2 RP223 99.2 RP224 99.2 RP223 99.2		Ť			UT
	15B4<> 15B4<> 15D4<> 16D5 15B4<> 15B4<> 15D4<> 16B4<> 17D4<> 16B4<>		A DO22 R 4 5 A MA7 R RP239 99 A DO18 R RP239 99 A DO511 R RP239 99 RP239 99.	$2 \oplus 1$ $2 \oplus 1$ $2 \oplus 2$ $2 \oplus 2$	17A5< 15A5< 12D4> 17A5< 16A5< 12D4> 15D4<> 15D4<> 17D4<> 17D4<>	RA_MA9_R RA_MA11_R RA_DQ21_R RA_DQ52_R	4 5 <u>RP223</u> %5 2 <u>RP222</u> %5 2 <u>RP222</u> %5 2 <u>RP222</u> %5 2 <u>RP222</u> %5 2 <u>SP222</u> %5 2 <u>SP222</u> %5 2 <u>SP222</u> %5 2 <u>SP222</u> %5 2 <u>SP223</u> %5 2 <u>SP235</u> %5 2 <u>SP255</u> %5 2 <u>SP255</u> %5 2 <u>SP255</u> %5 2 <u>SP255</u> %5 2 <u>SP2555</u> %5 2 <u>SP25555</u> %5 2 <u>SP2555555555555555555555555555555555555</u>					
A	15A7 15D5 15D5 15D5 15D5 16D6 17D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D4 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5 16D5		2A DQ45_R 1 89. RP23B 99. RP23B 99. 2A DQ514_R RP23B 99. RP23B 99. RP23B 99.		16D4<> 15B4<>> 16D4<> 15B4<> 17D4<> 1805* 16D4<> 16D4<> 1805* 16D4<> 15C4<> 17D4<>	RA_DQ20_R RA_DQ16_R RA_MA12_R RA_DQ17_R	1         8           RP222         99.2           RP223         99.2           RP224         99.2           RP224         99.2           RP221         99.2					
	15D7<>> 16A5< 12D4> 17A4< <b>10D2&lt;&gt;</b> 16A5< 12D4> 17A4<		а <u>по27 к</u> <u>1</u> 0027 к а <u>ма2 к</u> <u>Р237</u> 95. а <u>св4 к</u> <u>Р237</u> 95. ка <u>ма1 к</u> <u>4</u> 5 кр237 уд.	$2 \oplus 2$ $2 \oplus 2$ 2	16D3<> 15B4<> 17D2<> 16D4<> 16D4<> 15A4<> 16D4<> 15A4<> 16D4<> 15A4<> 16D4<> 15A3<>	IRA DQ11_R IRA_DQ10_R IRA_DQ15_R IRA_DQ14_R	т <u>RP220</u> <u>RP220</u> <u>RP220</u> <u>RP220</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u> <u>S9.2</u>	E7500: F E7501: F	÷ RTT = 22 OHM RTT = 37.9 O	5 HMS		
	17D5<> 15D4<> 15D4<> 15D4<> 15D4<> 16D5<> <b>16D5</b> <>		A DO32 R 1 00 A DO36 R RP236 99. A DO33 R RP236 99. A DO37 R RP236 99. RP236 99.	2 2 2 2 2	17A4< 16A4< 12B3>	JURH_CKE			$\square$	)R ( 	CHAN Rawing_	INEL

|--|



	8	7	Б	5	4	Э
						D D R CHAN
D	13A8< BI DDRB_D 13A8< BI DDRB_ 13A8< BI DDRB 13A8< BI DDRB	Image: Constraint of the second state of the seco	R BI 20D3<> R BI 76883 20D3<> R BI 76883 20D3<> R BI 76883 20D2<> R BI 20D2<> R BI 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<> 20D2<>	1388< 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 100 100 100 100 100 100 100 1	5 DDRB_DQ25_R RP78 DDRB_DQ30_R RP78 DDRB_DQ312_R RP78 DDRB_DQS3_R RP78	22B5<> 13D8< BI DI 20D4<> 13D8< BI DI 20D5<> 13D8< BI DI
	13D8< 13D8< 13D8< 13D8< BI DDRB 13D8< BI DDRB	1058     4     5     DDRB_D058       1063     10     RP69     DDRB_D058       1059     10     RP69     DDRB_D059       105     10     RP69     DDRB_D059       10     RP69     DDRB_D059       10     RP69     DDRB_D059	R         BI         2006<>2107<>           R         BI         2005<>2107<>           R         BI         2005<	1388 1388 1388 1388 BI 1388 BI DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRB_D025 4 DDRBB_D025 4 DDRB_D025 4 DDRB_	5     DDRB_DQ25_R     BI       RP79     DDRB_DQ29_R     BI       RP79     DDRB_DQ28_R     BI       RP79     DDRB_DQ24_R     BI       RP79     NRB_DQ24_R     BI	20D4<> 21D4<> 22A6<> 20D5<> 21D5<> 22B6<> 20D5<> 21D5<> 22B6<> 20D5<> 21D5<> 22A6<> 20D4<> 21D4<> 22A6<>
_	13C8< BI DDRB 13C8< BI DDRB 13D8< BI DDRB 13D8< BI DDRB DDRB_D	DOSE 4 5 DDRB DOSE DOSU 10 RP70 DDRB DOSU NOS4 10 RP70 DDRB DOSU RP70 DDRB DOSU 10 RP70 DDRB DOSUS 10 RP70	R         B         2205         2105           R         B         2205         2105         2105           R         B         2205         2105         2105           2005         2105         2105         2105         2105           2005         2105         2105         2105         2105           2005         2105         2105         2105         2105	1388< BI DDRB_D023 4 1388< DDRB_D019 10 1388< BI DDRB_D019 10 1388< BI DDRB_D018 10 1388< BI DDRB_D018 10 10	5 DDRB_DQ23_R RP80 DDRB_DQ19_R RP80 DDRB_DQ22 R RP80 DDRB_DQ18_R RP80	2004<> 2104<> 2286<>           2004<> 2104<> 2286<>           2004<> 2104<> 2286<>           2004<> 2104<> 2286<>           2004<> 2104<> 2286<>
	13D8< BI DDRB 13C8< BI DDRB 13D8< BI DDRB 13D8< BI DDRB	DQ56         4         5         DDRB         DQ56           D051         10         RP71         DDRB         D051           D060         10         RP71         DDRB         D051           D055         10         RP71         DDRB         D055           10         RP71         RP71         RP71	R         BI         22006         2106           R         BI         22006         2106           R         BI         22006         2106           2006         2106         22006         2106           2006         2106         22006         2106           2006         2106         22006         2106	1388< BI 1388< BI 1388< BI 1388< BI 1388< BI 1388< BI 1388< BI	5 DDRB_DQS11_R RPB1 DDRB_DQS2_R RPB1 DDRB_DQ21_R RPB1 DDRB_DQ17_R RPB1	2014(> 2286() 2014(> 2286() 2104(> 2104() 2286() 2104(> 2104() 2288()
С	13C8< BI DDRB 13D8< BI DDRB 13D8< BI DDRB 13C8< BI DDRB	D048         4         5         DDRB_D044           D052         10         RP72         DDRB_D052           D053         10         RP72         DDRB_D052           D049         10         RP72         DDRB_D049           10         RP72         DDRB_D049	R         BI         20D6         21D6           R         BI         2006         21D6           R         BI         2006         21D6           R         BI         2006         21D6           2006         2006         21D6           2006         2006         21D6           2206         2206         2206           2006         2106         2206           2006         2106         2206	(> 1388< BI DDRB_D015 4 1388< BI DDRB_D020 10 1388< BI DDRB_D020 10 1388< BI DDRB_D011 10 1388< BI DDRB_D010 10 10	5 DDRB DQ15 R BP82 DDRB DQ20 R RP82 DDRB DQ10 R BP82 DDRB DQ10 R BP82 RP82	<pre>20D4&lt;&gt; 21D4&lt;&gt; 22AB&lt;&gt; 20D4&lt;&gt; 21D4&lt;&gt; 22AB&lt;&gt; 20D4&lt;&gt; 21D4&lt;&gt; 22AB&lt;&gt; 20D4&lt;&gt; 21D4&lt;&gt; 22BB&lt;&gt; 20D3&lt;&gt; 21D4&lt;&gt; 22BB&lt;&gt;</pre>
	1388< BI DDRB 13C8< BI DDRB 13C8< BI DDRB 13B8< BI DDRB	1033       4       5       DDRB       D033         1037       10       RP67       DDRB       D037         1036       12       RP67       DDRB       D036         10       RP67       DDRB       D032         10       RP67       DDRB       D032	R BI 20D5<> 21D5<> 2005<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<> 20055<> 21D5<>	13A8< 13A8< 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8	5 DDRB_CB7_R RP56 DDRB_CB3_R RP56 DDRB_CB3_R RP56 DDRB_CB2_R RP56	20D3<> 21D3<> 22B6<> 20D3<> 21D3<> 22B6<> 20D3<> 21D3<> 22B6<> 20D3<> 21D3<> 22B6<> 20D2<> 21D3<> 22D8<>
в	13C8< 13C8< 13C8< 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 13C8 12C8 12C8 12C8 12C8 12C8 12C8 12C8 12	no47 4 5 DDRB DQ47 no43 10 RP73 DDRB DQ43 no45 10 RP73 DDRB DQ46 no42 10 RP73 DDRB DQ42 10 RP73	R         22DB           R         20D5           R         20D6           R         20D6           R         20D6           R         20D6           R         20D6           R         20D6           2005         21D6           2006         21D6           2006         21D6           2006         21D6           2006         21D6           2006         21D6           2006         21D6	13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8	5 DDRB DQS1 R BPB3 DDRB DQ12 R RPB3 DDRB DQ9 R BPB3 DDRB DQ8 R BI RPB3	20D4<> 21D4<> 22AB<> 20D4<> 21D4<> 22AB<> 20D3<> 21D3<> 22AB<> 20D3<> 21D3<> 22AB<>
	13C8< BI DDRB D 13C8< BI DDRB 13C8< BI DDRB 13C8< BI DDRB 13C8< BI DDRB	00514 4 5 DDRB_D0514 0055 10 RP74 DDRB_D0514 0041 10 RP74 DDRB_D041 0045 10 RP74 DDRB_D041 10 RP74	R       BI       22CB       20D6       21D6         R       BI       20D6       21D5       20D6       21D5         R       BI       20598       21D5       20588       21D5         R       BI       20598       21D5       20588       21D5         R       BI       20598       21D5       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       20588       205888       205888       205888       2	1388< 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 1388 13888 13888 1388 1388 1388 1388 1388 1388 1388 1388 138	S DDRB DQ15 R BI RP84 DDRB DQ14 R RP84 DDRB DQ510 R RP84 DDRB DQ13 R BI RP84	20D4<> 21D4<> 22B8<> 20D4<> 21D4<> 22B8<> 20D4<> 21D4<> 22B8<> 20D4<> 21D4<> 22A8<> 20D4<> 21D4<> 22A8<>
	13C8< BI DDRB D 13C8< BI DDRB 13C8< BI DDRB 13C8< BI DDRB	0513 4 5 DDRB D0513 0038 10 RP75 DDRB D038 0034 10 RP75 DDRB D034 10 RP75 DDRB D034 10 RP75	R     BI     22B8(>)     21D5(>)       R     BI     20D5(>)     21D5(>)       R     BI     20B5(\$)     21D5(>)       R     BI     20B5(\$)     21D5(>)       R     BI     20D5(\$)     21D5(>)       R     BI     20D5(\$)     21D5(>)       2005(\$)     21D5(\$)     20D5(\$)     21D5(>)       R     BI     20D5(\$)     21D5(>)	13A8< 13A8< 22B8<> 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 13A8< 10 10 10 10 10 10 10 10 10 10 10 10 10	5 DDRB DO2 R BI RPB5 DDRB DO39 R BI RPB5 DDRB DO1_R BI RPB5	<ul> <li>20D3(&gt; 21D3(&gt; 22C6(&gt;)</li> <li>20D3(&gt; 21D3(&gt; 22C6(&gt;)</li> <li>20D3(&gt; 21D3(&gt; 22C6(&gt;)</li> <li>20D3(&gt; 21D3(&gt; 22A6(&gt;)</li> </ul>
A	13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8< 13C8 13C8 13C8<	DQ44 4 5 DDRB DQ44 DQ40 10 RP76 DDRB DQ40 ng35 10 RP76 DDRB D035 DQ39 10 RP76 DDRB D039 10 RP76	R BI 20D5 (> 21D5 (> 20B5 (> 21D5 (> 20D5 (> 20D5 (> 20D5 (> 21D5 (>	13A8< 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8 13A8	S DDRB_DQ3_R RP86 DDRB_DQ7_R RP86 DDRB_DQ5_R RP86 DDRB_DQ6_R RP86	20D3<> 21D3<> 22A8<> 20D3<> 21D3<> 22A8<> 20D3<> 21D3<> 22A8<> 20D3<> 21D3<> 22B6<> 20D3<> 21D3<> 22C6<>
	13A8< 13A8< BI DDRB 13B8< BI DDRB 13B8< BI DDRB	CB5     4     5     DDRB_CB5       CB4     10     RP77     DDRB_CB4       D031     12     RP77     DDRB_D031       D027     10     RP77     NDRB_D031       10     RP77     NDRB_D027	R       BI       2003<>       2103<>         R       BI       2005<>       2103<>         R       BI       2005<>       2105<>         R       BI       2005<       2105<>         R       BI       2005<       2105<>         2005       2105<>       2205<       2105<>	13A8 (BI DDRB DQ5 4 22D5 () 13A8 (BI DDRB DQ4 12 13A8 (BI DDRB DQ4 12 13A8 (BI DDRB DQ4 12 12 12 12 12	5 DDRB DQ5 R BI RP87 DDRB DQ4 R BI RP87 DDRB DQ4 R BI RP87	22A6(*) 20D3(*) 21D3(*) 22D8(*) 22D3(*) 22D3(*) 22D3(*) 22D3(*) 21D3(*) CAD N(*) 21D3(*) DIRE
						AND
L	8	7	6	5	4	З











	8	7	6	5	4	З
D		P64H2_1_PB_AD	(630) BI AB1 PBAD(63)	3487<, 3408<, 5505<, 5607 3183<, U14 P64H2A PBPCIXCAP <u>W9 P64H2</u>		
		62 61 59 59 57 55 55 55 55 55 55 55 52 52	Y1 PBAD(62) W1 PBAD(61) U1 PBAD(60) U2 PBAD(59) U4 PBAD(59) U5 PBAD(57) U7 PBAD(55) T1 PBAD(55) T1 PBAD(55) T3 PBAD(53) T4 PBAD(52)	PBM66EN         AC5         P64H2           PBACK54*         V3         P64H2           PBREQ64*         AD2         P64H2           PB_133EN         H6         H6           PBGNT*<5>         G4         P64H2           PBGNT*<5>         H5         P64H2           PBGNT*<4>         H5         P64H2           PBGNT*<4>         H3         P64H2           PBGNT*<3>         H3         P64H2           PBGNT*<1>         J5         P64H2           PBGNT*<0>         J2         P64H2	LI_PB_M66EN LI_PB_ACK64_N LI_PB_REQ64_N LI_PB_GNT5_N LI_PB_GNT4_N LI_PB_GNT3_N LI_PB_GNT1_N LI_PB_GNT1_N LI_PB_GNT0_N	31B2<> 34B3<> 56B5<> 31D4<> 34B7<> 56B5<> 56B8<> 56B8<> 2
С		$\begin{array}{c}             51 \\             52 \\             49 \\             48 \\             47 \\             46 \\             44 \\           $	T?       PBAD(51)       II         R2       PBAD(50)       II         R3       PBAD(49)       II         R5       PBAD(48)       II         R6       PBAD(48)       III         P1       PBAD(45)       III         P2       PBAD(45)       IIII         P4       PBAD(44)       IIII         P5       PBAD(42)       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	PBREQ#<<5>         G3         P64H2           PBREQ#<<4>         H4         P64H2           PBREQ#<<4>         H2         P64H2           PBREQ#<<2>         J5         P64H2           PBREQ#<<2>         J5         P64H2           PBREQ#<<2>         J3         P64H2           PBREQ#<<2>         J3         P64H2           PBREQ#<<2>         J3         P64H2           PBREQ#<<0>         K7         P64H2           PBPAR64         AC1         P64H2           PBSTOP#         AAB         P64H2           PBSTOP#         AAB         P64H2           PBSERR#         W7         P64H2           PBSERR#         W7         P64H2           PBSERR#         AAB         P64H2           PBTRDY#         AAB         P64H2           PBFRAME#         ACB         P64H2           PBFRAME#         ACB         P64H2           PBFEVSEL#         ACB         P64H2           PBC         P64H2         P64H2	1     PB_REQ5_N     311       11     PB_REQ3_N     314       11     PB_REQ3_N     314       11     PB_REQ2_N     314       11     PB_REQ2_N     314       11     PB_REQ2_N     314       11     PB_REQ0_N     N       11     PB_REQ0_N     N       11     PB_REQ0_N     N       11     PB_PAR64     B       11     PB_STOP_N     B       11     PB_SERR_N     B       11     PB_RERN_N     B       11     PB_REQUEN     B       11     PB_RERN_N     B       11     PB_REQUEN_N     B       11     PB_CBE7_N     B       11     PB_CBE7_N     B       11     PB_CBE7_N     B	R1048         R2<>         A2<>         A2<>         S2<>         S2<>         S4B7<>         S5665         S1D4         S4B7<
В		32         31         30         29         28         27         26         27         26         27         22         22         21         22         21         22         21         22         21         22         21         22         21         22         21         22         21         22         21         22         21         22         21         22         23         24         13         12         11         10         9         8	L2       PBAD(32)         AC13       PBAD(30)         AB13       PBAD(30)         Y13       PBAD(28)         AB12       PBAD(28)         AB12       PBAD(26)         AA12       PBAD(25)         AA12       PBAD(22)         AA12       PBAD(22)         AA11       PBAD(22)         AA11       PBAD(22)         AA11       PBAD(22)         AA11       PBAD(21)         AA11       PBAD(21)         AA11       PBAD(21)         AA11       PBAD(21)         AA11       PBAD(21)         AA11       PBAD(21)         AB10       PBAD(18)         AB10       PBAD(15)         AB10       PBAD(15)         AB10       PBAD(15)         AB6       PBAD(12)         V6       PBAD(12)         V6       PBAD(12)         AB5       PBAD(29)         Y5       PBAD(8)	PBC/BE*<5>         Y2         P64H2           PBC/BE*<3>         AD11         P64H2           PBC/BE*<3>         AD11         P64H2           PBC/BE*<3>         AD11         P64H2           PBC/BE*<2>         AD9         P64H2           PBC/BE*<2>         AC7         P64H2           PBC/BE*<2>         AC7         P64H2           PBC/BE*<0>         VS         P64H2           PBC/BE*<0>         VS         P64H2           PBC/BE*<0>         VS         P64H2           PBC/K0         K6         P64H2           PBPCLKO<5>         K4           PBPCLKO<2>         L17           PBPCLKO<0>         L4           PBPCLKO<0>         L4           PBPCLKO<0>         L4           PBRQ<14>         F1           PBIRQ<14>         P64H2           PBIRQ<12>         D1           PBIRQ<14>         D1           PBIRQ<14>         D1           PBIRQ<14	1     PB_CBES_N       1     PB_CBE4_N       1     PB_CBE3_N       1     PB_CBE4_N       1     PB_CBE4_N       2     1       PB_PCLK1     3       2     1       PB_PCLK6     1       3     3       3     3       1     PB_PCLK6       1     PB_PCLK6       1     PB_RST_N       3     3       1     PB_IRQ13       1     PB_IRQ12       1     PB_IRQ10       3     1       1     PB_IRQ10       3     1       1     PB_IRQ10	31124(>) 3443(>) 56C6(>) 31122(>) 3443(>) 56C6(>) 34C3(>) 56C6(>) 34C3(>) 56C6(>) 34C3(>) 56C6(>) 34B3(>) 56C6(>) 34B7(>) 56C6(>) 34B7
A	FOR VALID JP29 JP28 NO JUMPER JUMPER JUMPER PIN 1-2 JUMPER PIN 2-3 JUMPER PIN 2-3	РАТІОН ОНЦУ Расі-х 100мнz РСІ-х 56мнz РСІ 33мнz	AC4 PBAD(7) AB4 PBAD(5) Y4 PBAD(5) W4 PBAD(3) AD3 PBAD(3) AB3 PBAD(2) AA3 PBAD(1) PBAD(0) 82870P2	PBIRQ(9) PBIRQ(9) PBIRQ(8) PBIRQ(8) PBIRQ(6) PBIRQ(5) PBIRQ(5) PBIRQ(5) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(2) PBIRQ(	1_PB_IRQ8       N       S1P2         1_PB_IRQ8       N       S1D2         1_PB_IRQ8       N       S1D2         1_PB_IRQ6       N       S1D2         1_PB_IRQ1       S1D2       S1D2         1_PB_IRQ0       N       S1D2         1_PB_IRQ1       S1D2       S1D2         1_PB_IRQ0       N       S1D2         1_PB_IRQ1       S1D2       S1D2         1_PB_IRQ0       N       S1D2	BIC2<> 34D3> 31C2<> 34D5> 31C2<> 34D5> 31D2<> 34D5> 31D2<> 34D6> 31C6<> 56B6<> 31A2<> 34C3<> 56B5< DRAWING
	8	7	F	5	1	E







		8	7	Б	5	4	З
			P64H2_2_PA_AD<630	BI 32A6<> 59A7<> 55	U15 P64H2A		
			63 62 61 59 59 58 57 56 55 55 52	V21         PAAD<63>         F           AD20         PAAD<62>         PAAD<61>           AC20         PAAD<61>         AA220           Y20         PAAD<59>         Y20           V20         PAAD<59>         Y20           AC19         PAAD<55>         F           AB19         PAAD<55>         F           Y19         PAAD<55>         F           W19         PAAD<554>         F	PAPCIXCAP PAM66EN PAM66EN PAACK64* PARE064* PA_133EN PAGNT*<5> PAGNT*<5> PAGNT*<5> PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA PAGNT*<2PA	PCIXCAP A_M65EN ACK64_N REQ64_N 133EN GNT5_N GNT5_N GNT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N CONT3_N	
Image: state in the s	с		52       51       50       49       48       47       46       45       44       43       42       41       40	AB18     PAAD<52>       AB18     PAAD<51>       AA18     PAAD<550>       W18     PAAD<50>       AD17     PAAD<49>       AC17     PAAD<48>       AA17     PAAD<48>       Y17     PAAD<48>       AC16     PAAD<45>       AB16     PAAD<44>       Y17     PAAD<44>       AC16     PAAD<44>       Y16     PAAD<44>       W16     PAAD<42>       W16     PAAD<42>       AD15     PAAD<41>	PAGNT*<0>     G19     P64H2_2_PA_       PAREQ*<5>     F24     P64H2_2_PA_       PAREQ*<4>     F21     P64H2_2_PA_       PAREQ*<2>     G24     P64H2_2_PA_       PAREQ*<2>     G24     P64H2_2_PA_       PAREQ*<2>     G24     P64H2_2_PA_       PAREQ*<0>     G21     P64H2_2_PA_       PAREQ*<0>     G18     P64H2_2_PA_       PAREQ*<0>     G18     P64H2_2_PA_       PAPAREA     W21     P64H2_2_PA_       PAPAREA     R18     P64H2_2_PA_       PAPERR*     R24     P64H2_2_PA_       PAPERR*     R24     P64H2_2_PA_	GNTØ_N         OUT         5905           REQ5_N         IN         32A6<>           REQ3_N         IN         32A6<>           REQ3_N         IN         32A6<>           REQ3_N         IN         32A6<>           REQ1_N         IN         32A6<>           REQ1_N         IN         32A6<>           REQ0_N         IN         32A6<>           PAR64         IN         32A6<>           PPAR         IN         32A6<>           STOP_N         IN         32D8<>         59C3           PERR_N         IN         32D8<>>         59C3	
n     FOR     V     FOR     V     FOR     V     FOR     V     FOR     V     FOR     F		_	-39         -38         -37         -36         -35         -34         -33         -32         -31         -30         -29         -28	AA15     PAAD<39>       AA15     PAAD<39>       W15     PAAD<38>       V15     PAAD<38>       AD14     PAAD<36>       AA14     PAAD<35>       AA14     PAAD<33>       Y14     PAAD<32>       Y14     PAAD<32>       J20     PAAD<31>       J18     PAAD<30>       K24     PAAD<29>       K22     PAAD<29>	PAIRDY* 23 P64H2_2_PA PATRDY* 29 P64H2_2_PA PATRDY* 29 P64H2_2_PA PATRDY* 29 P64H2_2_PA PADEVSEL* 29 P64H2_2_PA AC/BE*<5> 202 P64H2_2_PA	IRDY_N     BI     32B6(> 59C3       TRDY_N     BI     32B6(> 59C3       TRDY_N     BI     32B6(> 59C3       EVSEL_N     BI     32B6(> 59C3       CBE7_N     BI     32B6(> 59C3       CBE5_N     BI     32B6(> 59C3       CBE4_N     BI     32B6(> 59C3       CBE3_N     BI     59C3(>       CBE2_N     BI     59C3(>       CBE2_N     BI     59C3(>       CBE1_N     BI     59C3(>       CBE1_N     BI     59C3(>	
Image: state in the state i	В		27 26 25 24 23 21 20 19 18 17 16	K21         PAAD         PAAD           K19         PAAD         PAAD           K18         PAAD         PAAD           L23         PAAD         PAAD           L24         PAAD         PAAD           L27         PAAD         PAAD           L28         PAAD         PAAD           M20         PAAD         PAAD           M21         PAAD         PAAD           M20         PAAD         PAAD           M18         PAAD         PAAD           N22         PAAD         PAAD           N21         PAAD         PAAD	AC/BE#<0> AC/BE#<0> AAAAAAAAAAAAAAAAAAAAAAAAAAAAA	<u>CBEØ_N B</u> 59C3() PCLKI <u>CLK6 1 R589 2</u> 33 <u>CLKØ_R 1 R95</u>	PLACE SERIES RESISTOR WITHIN 1 INCH OF P64H2
A       FOR VALIDATION ONLY       FOR			15         14         13         12         11         10         9         8         7         6         5         4         3         2         1         2         1         2         1	T22       PAAD<(15)       F         T21       PAAD<(14)       F         T19       PAAD<(12)       F         U23       PAAD<(12)       F         U23       PAAD<(12)       F         U23       PAAD<(12)       F         U23       PAAD<(12)       F         U22       PAAD<(12)       F         U23       PAAD<(2)       F         M24       PAAD<(8)       F         V24       PAAD<(5)       F         AD23       PAAD<(4)       F         AAD23       PAAD<(2)       F         Y23       PAAD<(2)       F         V23       PAAD<(2)       F         Y23       PAAD<(2)       F         Y23       PAAD<(2)       F	PAPCIRST*         E24         P64H2_2_PA_F           PAIRQ<15>         F4         P64H2_2_PA_F           PAIRQ<14>         E4         P64H2_2_PA_F           PAIRQ<13>         F5         P64H2_2_PA_F           PAIRQ<12>         E5         P64H2_2_PA_F           PAIRQ<12>         E5         P64H2_2_PA_F           PAIRQ<10>         E6         P64H2_2_PA_F           PAIRQ<5>         D6         P64H2_2_PA_F           PAIRQ<5>         D6         P64H2_2_PA_F           PAIRQ<5>         D6         P64H2_2_PA_F           PAIRQ<3>         B6         P64H2_2_PA_F           PAIRQ<3>         B6         P64H2_2_PA_F	RST_N       OUT       60A7         RQ15       TN       32C6<>         RQ14       N       32C6<>         RQ13       N       32C6<>         RQ11       N       32C6<>         RQ11       N       32C6<>         RQ11       N       32C6<>         RQ11       N       32C6<>         RQ10       N       32C6<>         RQ9       N       32C6<>         RQ9       N       32C6<>         RQ9       N       32A6<>         RQ5       N       32B6<>         RQ4       N       32A6<>         RQ3       N       32A6<>	
NO       JUMPER       JUMPER       PIN 1-2       PCI-X       66MHZ         NO       JUMPER       JUMPER       PIN 2-3       PCI       66MHZ         JUMPER       JUMPER       PIN 2-3       PCI       33MHZ         8       7       6       5       4       3	A	FOR VAL	IDATION ONLY	82870P2	PAIRO(2) <u>D7 P64H2_2_PA_1</u> PAIRO(0) <u>D7 P64H2_2_PA_1</u> PAIRO(0) <u>B7 P64H2_2_PA_1</u> PAPLOCK* <u>R23 P64H2_2_PA_P</u> <u>1 OF 5</u> I C	RQ1 RQ2 RQ2 IN 32B6(> 59D3) 32A2(> 59D3) LOCK_N BT 32D8(>	
8 7 6 5 4 3		NO JUMPER JUMPER P JUMPER JUMPER P JUMPER JUMPER P	PIN         1-2         PCI-X         66MHZ           PIN         2-3         PCI         66MHZ           PIN         2-3         PCI         33MHZ				_DRAWING_
		8	7	6	5	4	З



	8	7	Б	5	4	З	2	1
D		P64H2_2_PB_AD<630	38C4< 32A3<> 35A2< 37A2<> 37A7<	) 3567() 3568() 3582() 3567() 3564() U15 P64H2A	CCCC A R S S C R C R S C C C C C C C C C C C C	3 Y ng 19		D
		63 62 61 60 59 53 58 57 57 55	AB1         PBAD<63>           Y1         PBAD<62>           W1         PBAD<61>           U1         PBAD<60>           U2         PBAD<59>           U4         PBAD<58>           U5         PBAD<56>           U7         PBAD<56>	PBPCIXCAP         W9         P64H2_2_PB_PC:           PBM66EN         AC5         P64H2_2_PB_M66           PBACK64*         V3         P64H2_2_PB_AC           PBREQ64*         AD2         P64H2_2_PB_BC:           PB_133EN         H6         P64H2_2_PB_133           PBGNT*<5>         G4         P64H2_2_PB_GN           PBGNT*<4>         H5         P64H2_2_PB_GN	SEN     3888       355N     1000000000000000000000000000000000000	32B2<> 35B7<> 36B7<> 37B7<> 38A5<> N		35C3<> 36C3<> 37C3<>>2888<> 35E2> 36B2> 37B2> 36B6>
С		55         54         53         52         51         50         49         43         44         43         44         43         44         43         42         41         42         38         37         36         35         34	T1       PBAD<55>         T3       PBAD<54>         T4       PBAD<53>         T6       PBAD<51>         R2       PBAD<49>         R5       PBAD<48>         R6       PBAD<45>         P1       PBAD<46>         P2       PBAD<42>         P5       PBAD<42>         P7       PBAD<42>         P1       PBAD<44>         P5       PBAD<42>         N3       PBAD<40>         N4       PBAD<44>         N7       PBAD<43>         N6       PBAD<43>         N7       PBAD<38>         M3       PBAD<35>         M3       PBAD<35>         M3       PBAD<33         M3       PBAD<35>         M3       PBAD<35>         M3       PBAD<35>         M3       PBAD<35>         M3       PBAD<35>         M3       PBAD<35>	PBGNT*<3>       H3       P64H2_2_PB_GNT         PBGNT*<2>       J5       P64H2_2_PB_GNT         PBGNT*<0>       J2       P64H2_2_PB_GNT         PBGNT*<0>       J2       P64H2_2_PB_GNT         PBGNT*<0>       J2       P64H2_2_PB_GNT         PBGNT*<0>       J2       P64H2_2_PB_GNT         PBREQ*<3>       G3       P64H2_2_PB_REC         PBREQ*<3>       H4       P64H2_2_PB_REC         PBREQ*<3>       H2       P64H2_2_PB_REC         PBREQ*<3>       J6       P64H2_2_PB_REC         PBREQ*<1>       J3       P64H2_2_PB_REC         PBREQ*<0>       J6       P64H2_2_PB_REC         PBREQ*<0>       J6       P64H2_2_PB_REC         PBREQ*<0>       AC1       P64H2_2_PB_REC         PBREQ*<0>       AB7       P64H2_2_PB_PER         PBPAR64       AC1       P64H2_2_PB_PER         PBPAR7       AB8       P64H2_2_PB_PER         PBPER8*       AP9       P64H2_2_PB_ERE         PBRTRDY*       AD8       P64H2_2_PB_FER         PBFRAME*       AB9       P64H2_2_PB_FER         PBFRAME*       AB9       P64H2_2_PB_ERE         PBC       AC2       P64H2_2_PB_ERE <t< th=""><th>3_N     37D7       12_N     37D7       12_N     36D7       12_N     36D7       12_N     35D7       12_N     35D7       12_N     32D7       11_N     32C6       11_N     32D7       32D     35D3       364     B1       11_N       12_N     B1       12_N     B1       13_N     B1       14_N     B1       15_N     B1       15_N     B1       16_N     B1       17_N     B1</th><th>32A2&lt;&gt; 35A7&lt;&gt; 35A7&lt;&gt; 37A7&lt;   35B7&lt;&gt; 36B7&lt;&gt; 37B7&lt;&gt; 3855&lt;   32B2&lt;&gt; 35C7&lt;&gt; 37B7&lt;&gt; 3855&lt;&gt;   32B2&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;   32B2&lt;&gt; 35C3&lt;&gt; 36C3&lt;&gt; 37C3&lt;   32B2&lt;&gt; 35C3&lt;&gt; 36C3&lt;&gt; 37C3&lt;   32B2&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;   32B2&lt;&gt; 35C3&lt;&gt; 36C3&lt;&gt; 37C3&lt;   32B2&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;   32B2&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;   32B2&lt;&gt; 35C3&lt;&gt; 36C3&lt;&gt; 37C3&lt;   32B2&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;   32B5&lt;&gt; 35C7&lt;&gt; 36C7&lt;&gt; 37C7&lt;</th><th>X2HDR HDR HDR 2 38B5() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 100 100 100 100 100 100 100 10</th><th>TION ONLY</th></t<>	3_N     37D7       12_N     37D7       12_N     36D7       12_N     36D7       12_N     35D7       12_N     35D7       12_N     32D7       11_N     32C6       11_N     32D7       32D     35D3       364     B1       11_N       12_N     B1       12_N     B1       13_N     B1       14_N     B1       15_N     B1       15_N     B1       16_N     B1       17_N     B1	32A2<> 35A7<> 35A7<> 37A7<   35B7<> 36B7<> 37B7<> 3855<   32B2<> 35C7<> 37B7<> 3855<>   32B2<> 35C7<> 36C7<> 37C7<   32B2<> 35C3<> 36C3<> 37C3<   32B2<> 35C3<> 36C3<> 37C3<   32B2<> 35C7<> 36C7<> 37C7<   32B2<> 35C3<> 36C3<> 37C3<   32B2<> 35C7<> 36C7<> 37C7<   32B2<> 35C7<> 36C7<> 37C7<   32B2<> 35C3<> 36C3<> 37C3<   32B2<> 35C7<> 36C7<> 37C7<   32B5<> 35C7<> 36C7<> 37C7<	X2HDR HDR HDR 2 38B5() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 38B8() 100 100 100 100 100 100 100 10	TION ONLY
В		33         32         31         30         29         28         27         26         25         24         23         22         21         22         21         22         21         23         24         23         24         23         24         23         24         23         24         23         24         23         24         23         24         23         24         23         24         25         26         19         16         14         13         12          11	L1 PBAD<33> L2 PBAD<32> AC13 PBAD<32> AC13 PBAD<30> Y13 PBAD<29> W13 PBAD<29> W13 PBAD<28> AB12 PBAD<26> W12 PBAD<26> W12 PBAD<26> W12 PBAD<22> V12 PBAD<22> V11 PBAD<22> Y11 PBAD<22> Y11 PBAD<22> Y11 PBAD<22> Y11 PBAD<20> AC10 PBAD<19> AC10 PBAD<18> Y10 PBAD<18> Y10 PBAD<16> AB10 PBAD<15> AB6 PBAD<14> AB6 PBAD<12> AB6 PBAD<12>	PBC/BE*<6>       HH2       P64H2_2_PB_CB         PBC/BE*<3>       Y2       P64H2_2_PB_CB         PBC/BE*<3>       ADI1       P64H2_2_PB_CB         PBC/BE*<3>       ADD9       P64H2_2_PB_CB         PBC/BE*<3>       ADD9       P64H2_2_PB_CB         PBC/BE*<3>       AD11       P64H2_2_PB_CB         PBC/BE*<3>       AD7       P64H2_2_PB_CB         PBC/BE*<4>       AC7       P64H2_2_PB_CB         PBC/BE*<4>       AC7       P64H2_2_PB_CB         PBC/BE*<4>       AC7       P64H2_2_PB_CB         PBC/BE*<4>       AC7       P64H2_2_PB_CB         PBC/SE*<4>       VS       P64H2_2_PB_CB         PBC/SE*<4>       X4       P64H2_2_PB_PCL         PBPCLK0<5>       K4       PBPCLK0<         PBPCLK0<2>       L7       P64H2_2_PB_PCL         PBPCLK0<2>       L7       P64H2_2_PB_PCL         PBPCLK0<2>       L7       P64H2_2_PB_PCL         PBPCLK0<2>       L7       P64H2_2_PB_PCL         PBPCLK0<0       L4       P64H2_2_PB_CB         PBPCLK0<1>       L5       P64H2_2_PB_CB         PBPCLK0<1>       L5       P64H2_2_PB_CB_CB         PBPCLK0<1>       L5       P64H2_2_PB_CB_CB	1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1       1     1     1	32D5<> 35A3<> 36A3<> 37A3< 32D5<> 35A7<> 36A7<> 37A7< 32D5<> 35A7<> 36A7<> 37A7< 32D5<> 35A3<> 36A3<> 37A3< 35C3<> 36C3<> 37C3<> 38C8<> 35D3<> 36B3<> 37C3<> 38C8<> 35D3<> 36B3<> 37B3<> 38B8< 35B7<> 36B7<> 37B7<> 38B5<>PLACE SERIES RESISTORS WITHIN 1 INCH OF P64H235D7<< 36D7<< 37D7< 38C5	3804() 3801() 3801() 3801() 1000 2 P64H2_2_PB_P 33 1 R1001 2 P64H2_2_PB_P 33 1 R1002 2 P64H2_2_PB_P 33 1 R1002 2 P64H2_2_PB_P 33 1 R1003 2 P64H2_2_PB_P 33 1 R1004 2 P64H2_2_PB_P 33 1 R1005 2 P64H2_2_PB_P 33 1 R1005 2 P64H2_2_PB_P 33 1 R1005 2 P64H2_2_PB_P 34 1 R1005 2 P64H2_2_PB_P 34 1 R1005 2 P64H2_2_PB_P 35 1 R1005 2 P64H2_2_PB_P 35 1 R1005 2 P64H2_2_PB_P 35 1 R1005 2 P64H2_2_PB_P 35 1 R1005 2 P64H2_2 P64H2_2_PB_P 35 1 R105 2 P64H2_PA_P 35 1 R105 2 P64H2_PA_P 35 1 R105 2 P64	СІ Х БОННІ СІ ББМНІ СІ ЗЗМНІ ССІКЗ ОПТ ЗВСВК ССІКІ ОПТ ЗБРЗК ССІКІ ОПТ ЗБРЗК
A		11 10 9 8 7 6 5 6 4 4 3 6 2 0 1 0 0	∨e         PBAD<11>           AD5         PBAD<0>           PBAD<         PBAD<0>           Y5         PBAD<0>           AC4         PBAD<0>           Y4         PBAD<2>           AB3         PBAD<2>           AB3         PBAD<1>           W3         PBAD<0>           W3         PBAD<2>           AB3         PBAD<0>           W3         PBAD<0>           W3         PBAD<0>	PBIRQ<13>       U1       P64H2_2_PB_IR         PBIRQ<12>       C1       P64H2_2_PB_IR         PBIRQ<11>       B1       P64H2_2_PB_IR         PBIRQ<10>       F2       P64H2_2_PB_IR         PBIRQ<10>       E2       P64H2_2_PB_IR         PBIRQ<5>       D2       P64H2_2_PB_IR         PBIRQ<7>       C2       P64H2_2_PB_IR         PBIRQ<7>       C2       P64H2_2_PB_IR         PBIRQ<7>       C2       P64H2_2_PB_IR         PBIRQ<5>       A2       P64H2_2_PB_IR         PBIRQ<5>       A2       P64H2_2_PB_IR         PBIRQ<3>       E3       P64H2_2_PB_IR         PBIRQ<1>       D3       P64H2_2_PB_IR         PBIRQ<1>       C3       P64H2_2_PB_IR         PBIRQ<0>       B3       P64H2_2_PB_IR         PBIRQ<0>       B3       P64H2_2_PB_IR         PBIRQ<0>       B3       P64H2_2_PB_IR         PBIRQ<0>       S3       P64H2_2_PB_IR         PBIRQ<1>       C3       P64H2_2_PB_IR         PBIRQ<1>       S4       S4         PBIRQ<1>       F3       P64H2_2_PB_IR         PBIRQ<1>       F3       P64H2_2_PB_IR         PBIR       F3       P64	213     32D2     38E       212     N     32D2     38E       211     N     32C2     37E       212     N     32C2     37E       213     N     32C2     37E       229     32C2     37E     32C2       28     N     32C2     37E       26     N     32C2     36E       27     N     32C2     36E       28     N     32C2     35E       29     N     32C2     35E       20     N     32C2     35E       21     N     32C2     35E       20     N     32C2     35E       20     N     32C2     35E	B> D5> D5> D5> D5> D5> D5> D5> D5	33 38B8<>	A
	8	7	6	5	4	_DRAWING_ 3	P64H2 66-MHZ S	2 # 2 LOTS 2A-D PAGE REV 28 A2.1





















ICH3_AD<310       ICH3_AD<310       ICH3_AD       IC	9A5<> 4A5<> 4D5< 9A5<>
c ²⁷ N4 ²⁶⁵ ²⁷⁵ N4 ²⁶⁵ ²⁷⁶ ¹¹¹	946<> 4D5< 946<> 4D5< 7087< 7087< 5245> 53C3> 5245> 53B3> 946<> R920 P
B          43 (13) (42) (413) (42) (413) (42) (413) (42) (413) (42) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413) (413)	52A7<> 53C6> 45C2 25B5> 44C4 29B5> 44C4> 441 38B1<> 44C2> 44C2> 44C4> 1 F > 
$A = \begin{bmatrix} A \\ 3 \\ 3 \\ 3 \\ 3 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4 \\ 4$	
VCC=VCC3 VCC=14         GND=7         DRAk           VCC=VCC3 VCC=14         GND=7         ICH3_PCIRST_N         ICH3_PCIRS	<u>ING</u> < 5205< 5307< 3
8 7 6 5 4	З







	8	7	Б	5	4	З
D		U45 ICH3		4005<	UCC3 1 R3217 330 CH 603 2 CR17 YELLOI 1 LED	W W MBT3904DUAL 3 6
С	L3 GND <5 K23 GND <5 K22 GND <5 K21 GND < K20 GND < K13 GND < K11 GND < K11 GND < GND < F19 GND < F19 GND < E19 GND < E19 GND < E15 GND < E14 GND < E19 GND <	52>       GND<(104>)       A22         51>       GND<(103>)       A21         50>       GND<(102>)       ACC3         49>       GND<(102>)       ACC1         48>       GND<(100>)       AC1         48>       GND<(100>)       AC1         46>       GND<(90>)       ABB         46>       GND<(96>)       AA16         45>       GND<(95>)       AA16         44>       GND<(95>)       AA16         42>       GND<(92>)       YB         42>       GND<(92>)       YB         38>       GND<(91>)       W22         38>       GND<(90>)       W14         36>       GND<(87>)       W10         37.       GND<(87)       W12         37.       GND<(87)       W14         36>       GND<(87)       W12         37.       GND<(87)       W10         37.       GND<(87)       W10         37.       GND<(87)       W12         37.       GND<(87)       W14         36.       GND<(87)       W7         37.       GND<(87)       W7 <th>SAFE_MODE</th> <th>1 (2HDR CH3_SAFE_MODE OUT 4086 ( H3_GNTA_N</th> <th>VCC3 1 R256 330 CH 5% CH 503</th> <th>USCO</th>	SAFE_MODE	1 (2HDR CH3_SAFE_MODE OUT 4086 ( H3_GNTA_N	VCC3 1 R256 330 CH 5% CH 503	USCO
В	LS GND< D22 GND< D21 GND< D20 GND< D17 GND< D13 GND< D13 GND< C22 GND< C22 GND< C22 GND< C24 GND< C19 GND< C19 GND< C16 GND< C17 GND< C16 GND< C18 GND< C19 GND< C10 GND< C19 GND< C10 GND	343       GNU<(8b)       WD         333       GNU<(85)       V20         3313       GNU<(83)       T22         3314       GNU<(83)       T22         3315       GNU<(82)       T20         293       GNU<(82)       T20         293       GNU<(82)       T4         293       GNU<(80)       R23         293       GNU<(79)       R21         204       GNU<(78)       R5         205       GNU<(78)       R5         215       GNU<(75)       P20         214       GNU<(75)       P20         213       GNU<(75)       P20         214       GNU<(75)       P20         215       GNU<(72)       N23         118       GNU<(70)       N14         118       GNU<(69)       N13         115       GNU<(65)       N10         115       GNU<(65)       N10         113       GNU<(65)       N10         113       GNU<(65)       N10	TOP_SWAP	2 KEHDR 4005 CUT- VCC3	CPU_PROC_HOT_3V_N	1 R267 1.3К СН БØ3 МВТЗ904DUAL 3 5 U12 4 1 1
A	BI5 BI5 BI4 GND< BI3 GND< BI3 GND< BB GND< BB GND< A23 GND< A23 GND< A23 GND< A23 GND< A23 GND< A23 GND< A23 GND< A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A23 GND< C A17 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C A13 GND< C	12) GND(63) <u>M20</u> 10) GND(62) <u>M13</u> 9) GND(61) <u>M12</u> 8) GND(50) <u>L23</u> 5) GND(58) <u>L21</u> 5) GND(58) <u>L21</u> 5) GND(57) <u>L14</u> 4) GND(55) <u>L12</u> 2) GND(55) <u>L12</u> 1) GND(53) <u>L10</u> 4 OF 4		NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE NO_RE	ВООТ <u>1 R399 2 1</u> 2. 2К 2. 2К <u>3 041</u> ММВТ3904 2 т	1 R397 2 33 1 R395 2 1/16W ЕМРТҮ 2 - - - - - - - - - - - - - - - - - - -
		_	_	STRAF	OPTIONS AND S	3PEAKER CIRCUIT
	8	· · · · · · · · · · · · · · · · · · ·	Ь	5	4	Э








	8	7	б	5	4	З	
С			ЧССЗ Д	B7       CFG15_RMD2       VCC_IO         B7       CFG15_RMD2       VCC_IC         B7       CFG14_RMD1       VCC_IC         E8       CFG13_RMD0       VCC_IC         B9       CFG12_RMA14       VCC_IC         B9       CFG12_RMA13       VCC_IC         CFG2       CFG32_RMA14       VCC_IC         B12       CFG40_RMA15       VCC_IC         C11       CFG40_RMA15       VCC_IC         D12       CFG40_RMA15       VCC_IC         D13       CFG40_RMA15       PC         P13       GPI04       PC         P3       GPI07       PC         P4       PC       PC	U54 vcc3 200 A 11> L6 10> N9 (9> L12 (9> L12 (9> K13 (5> K11 (5> K11 (5> K11 (5> K11 (5> K11 (5> K11 (5> K11 (5) K13 (5> K11 (5) K13 (5) K1		
в				PB         UCC_COR<3>         P           C7         UCC_COR<2>         P           J7         UCC_COR<2>         P           J8         UCC_COR<2>         P           J10         UCC_COR<2>         P           J11         UCC_MEM<7>         P           J12         UCC_MEM<7>         P           J14         UCC_MEM<5>         P           J13         UCC_MEM<2>         P           J14         UCC_MEM<2>         P           J13         UCC_MEM<2>         P           J14         UCC_MEM<2>         P           J15         UCC_MEM<2>         P           J14         N/C<48>         F           J15         N/C<445>         F           J15         N/C<445>         F           J15         N/C<42>         UP           J15         N/C<42>         UP           J15         N/C<41>         UP	L99 L99 L99 L99 L99 L99 L99 L99		
A				A16     N/C<40>     VP       B16     N/C<39>     VP       B16     N/C<39>     VP       D16     N/C<36>     VF       D16     N/C<35>     VF       G16     N/C<31>     VF       G16     N/C<32>     VF       G16     N/C<31>     VF       G16     N/C<32>     VF       G16     N/C<28>     VF       G16     N/C<28     VF       G17     GND     GND       G18     G19     G19	$\begin{array}{c} 12 \\ 112 \\ 113 \\ 103 \\ 104 \\ 203 \\ 114 \\ 203 \\ 114 \\ 203 \\ 114 \\ 203 \\ 114 \\ 203 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 205 \\ 115 \\ 115 \\ 205 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ 115 \\ $		
						_DRAWING_	
	8	7	6	5	4	З	

2			1	
				D
				С
				В
				A
2	VII	)EO	PAGE REV 45 A2.1	













2	1	
	VSBY3_3 3 1 C884 - 1 ^{UF} 2 1 ⁰⁷ 2 503	D
$\frac{1}{2}$	VCC3 <u>A</u> 2 OUT 52A5> 39A7<	С
		В
		A
	PAGE REV	









			Î	
N4 GND N3 GND M17 GND M16 GND M14 GND M14 GND M14 GND M12 GND M12 GND M11 GND	U79 82544E GND GND GND GND GND GND GND GND GND GND	N14 N15 N16 N17 P4 P10 P11 P12 P13 P13		D
M1         GND           M4         GND           M3         GND           M1         GND           L16         GND           L15         GND           L14         GND           K15         GND           K14         GND           K14         GND           K12         GND           H1         GND           GAD         GND           E4         GND           D3         GND           C26         GND	GGDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD	P14         P15         P16         P17         R10         R11         R12         R13         R14         R15         R16         R17         R24         T11         T12         T13         T14         U15         U12         U13         U14		С
C25         GND           C24         GND           C21         GND           C18         GND           C16         GND           C9         GND           C1         GND           C2         GND           C16         GND           C9         GND           C3         GND           B25         GND           B24         GND           B3         GND           B1         GND           A26         GND           A25         GND           A24         GND           A3         GND	G G D D D D D D D D D D D D D D D D D D	U15 U24 W3 W24 AA3 AA24 AD1 AD2 AD4 AD2 AD4 AD6 AD10 AD12 AD14 AD16 AD18 AD16 AD18 AD16 AD18 AD20 AD22 AD24 AD24 AD26 AE1 AE1 AE1 AE1 AE1		В
	GND GND GND GND GND GND GND GND GND I C	AE23 AE24 AE25 AE25 AE25 AF1 AF2 AF25 AF26		Ð
2	2		PAGE REV 57 A2.1	



	8	7	Б	5	4	З
ם	1 R673 2 32A6<>> 27D5<>> 59A7<>> OUT	2 P64H2_2_PA_AD<17>1 100 100 100 100 100 100 100	27B2) IN P64H2_2_PA_PA 27C4) IN P64H2_2_PA_GNT SCSI_IDESL 1 0 R575 2 1 0 2 553 52 0 53 52	CLKØ T1 R3 B2 CLKØ T1 R3 R5 R5 CLKØ R3 CLKØ R5 R5 R5 R5 R5 R5 R5 R5 R5 R5	NTROLL U78 AIC_7902A INTA* AB3 F INTB* AB3 F INTB* AB3 F PRE0* AF1 F TD0 R4 AC15 P6 RE064* AC15 P6 RE064* AD15 P6 FRAM6* AD15 P6	264H2_2_PA_IRQØ 264H2_2_PA_IRQI 264H2_2_PA_REQØ_N 264H2_2_PA_REQØ_N 4H2_2_PA_REQ64_N 4H2_2_PA_REQ64_N 4H2_2_PA_REME_N 4H2_2_PA_REME_N 4H2_2_PA_REME_N 4H2_2_PA_IRDY_N 27 4H2_2_PA_IRDY_N 27 4H2_2_PA_IRDY_N 27 4H2_2_PA_IRDY_N 27 27 27 27 27 27 27 27 27 27
С			61 62 53 55 55 55 55 55 55 55 55 55	AE17       AD<61>         AF17       AD<60>         AC18       AD<59>         AD18       AD<58>         AE18       AD<55>         AC19       AD<55>         AD19       AD<55>         AD19       AD<55>         AD19       AD<55>         AD19       AD<55>         AD20       AD<53>         AD20       AD<52>         AE20       AD<50>         AE20       AD<50>         AE20       AD<49>         AE20       AD<44>         AD22       AD<44>         AD22       AD<42>         AE23       AD<42>         AE24       AD<40>	PAR       AD9       P6         AD8       P6         AD8       P6         AC8       P6         STOP*       AE8       P6         SERR*       AC9       P6         SERR*       AC15       P64         CBE*<<5>       AAC16       P64         CBE*<<5>       AAL16       P64         CBE*<<2>       AAL16       P64         CBE*       AAL17       AAL12 <tr< th=""><th>4H2_2_PA_DEVSEL_N 4H2_2_PA_DEVSEL_N 4H2_2_PA_TRDY_N 4H2_2_PA_STOP_N 4H2_2_PA_STOP_N 4H2_2_PA_SERR_N 4H2_2_PA_CBE7_N 12_2_PA_CBE5_N 12_2_PA_CBE5_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBB3_N 12_2_PA_CBB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_2_PA_CB3_N 12_2_2_PA_CB3_N 12_2_2_PA_CB3_N</th></tr<>	4H2_2_PA_DEVSEL_N 4H2_2_PA_DEVSEL_N 4H2_2_PA_TRDY_N 4H2_2_PA_STOP_N 4H2_2_PA_STOP_N 4H2_2_PA_SERR_N 4H2_2_PA_CBE7_N 12_2_PA_CBE5_N 12_2_PA_CBE5_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBE3_N 12_2_PA_CBB3_N 12_2_PA_CBB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_PA_CB3_N 12_2_2_PA_CB3_N 12_2_2_PA_CB3_N 12_2_2_PA_CB3_N
В			38 37 36 35 34 33 32 31 30 29 28 29 22 22 22 22 22 22 22 22 22 22 22 22	AE24       AD<38>         AF26       AD<37>         AE25       AD<36>         AE26       AD<35>         AD25       AD<33>         AD26       AD<33>         AD25       AD<33>         AD26       AD<32>         AD27       AD<33>         AD28       AD<33>         AD29       AD<30>         AD2       AD<29>         AC3       AD<228>         AC4       AD<228>         AF3       AD<228>         AF3       AD<228>         AE5       AD<228>         AF3       AD<228>         AF3       AD<228>         AF3       AD<228>         AF3       AD<228>         AF4       AD<228>         AE5       AD<28>         AF5       AD<28>         AF5       AD<28>         AF5       AD<28>         AF5       AD<20>         AF5	MA<18> N24 MA<17> N25 MA<16> T724 MA<16> T725 MA<12> MA<12> P23 MA<12> P23 MA<10> P23 MA<10> P23 MA<10> P23 MA<20> P23 MA<20> P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P23 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA<20 P3 MA P3 MA P3 P3 P3 P3 P3 P3 P3 P3 P3 P3 P3 P3 P3	
A		59D8> 32A6<> 27D6<>	9 15 14 13 12 11 10 9 8 7 6 5 4 4 3 2 1 1 10 9 8 7 6 5 4 4 3 2 1 1 10 9 8 7 6 5 4 4 3 9 8 9 8 9 8 9 9 8 9 9 8 9 9 9 9 9 9 9 9 9 9 9 9 9	AC10       AD<15>         AD10       AD<14>         AE10       AD<13>         AC11       AD<12>         AD11       AD<11>         AE11       AD<10>         AE11       AD<10>         AF11       AD<9>         AC12       AD<6>         AC13       AD<6>         AC14       AD<2>         AC14       AD<2>         AC14       AD<0>         AC14       AC0>         AC14       AC0>         AC14       AC0>         AC14       AC0>         AC14       AC0>         AC14       AC0>	MD<5> Y25 MD<4> Y24 MD<3> Y23 MD<2> W26 MD<1> W25 MD<0> W24 SEECK AC25 SEEDO SEEDI AC23 SEEDI AC23 SEEDI AC23 SEEDI AC23 SEEDI AC23 SEEDI AC23 SEEDI AC25 AC24 SEECK AC24 SEECK AC25 AC25 AC24 SEECI AC23 SEEDI AC25 AC25 AC24 SEECI AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25 AC25	CSI_SEECK CSI_SEEDO CSI_SEEDI 7902_TEST2BI_62AB<>
						DRAWING
	8	7	6	5	4	З



	8	7	Б	5	4	З
D			U7 AIC_7902	SCSI CON	ITROLLE	R
с	65C3>       64C7<>         65E3>       64C7<>         65C3>       64C7<>         65C3>       64C7<>         65C8>       64A7<>         65C8>       64A7<>         65C8>       64A7<>         65C8>       64B7<>         65C8>       64B7<>         65C5>       64B7<>         65C6>       64B7<<>         65C7>       64B7<>         65C3>       64B7<>         65C3>       64B7<<>         65C3>       64B7<>         65C3>       64B7<<>         65C5>       64B7<<>	BI       LVSCDAP15       I         LVSCDAP13       I         LVSCDAP13       I         LVSCDAP13       I         LVSCDAP13       I         LVSCDAP12       F         LVSCDAP11       C         LVSCDAP2       F         LVSCDAP3       C         LVSCDAP6       F         LVSCDAP5       C         LVSCDAP4       F         LVSCDAP3       C         LVSCDAP4       F         LVSCDAP3       C         LVSCDAP4       F         LVSCDAP4 </th <th>117         SCDAP&lt;15&gt;         SCDAM&lt;15</th> 116         SCDAP<14>         SCDAM<14           115         SCDAP<13>         SCDAM<14           115         SCDAP<12>         SCDAM<12           124         SCDAP<10>         SCDAM<12           123         SCDAP<10>         SCDAM<12           124         SCDAP<10>         SCDAM<12           125         SCDAP<3>         SCDAM<12           123         SCDAP<3>         SCDAM<9           121         SCDAP<6>         SCDAM<6           121         SCDAP<5>         SCDAM<5           120         SCDAP<3>         SCDAM<5           120         SCDAP<3>         SCDAM<5           120         SCDAP<3>         SCDAM<5           120         SCDAP<3>         SCDAM<5           121         SCDAP<3>         SCDAM<5           1220         SCDAP<3>         SCDAM<5           121         SCDAP<0         SCDAM<12           1220         SCDAP<0         SCDAM<20           123         SCDAP<0         SCDAM<12           124         SCDAP         SCDAM<20	117         SCDAP<15>         SCDAM<15	D16 LVSCDAM15 C16 LVSCDAM14 D15 LVSCDAM14 B15 LVSCDAM12 G25 LVSCDAM12 F24 LVSCDAM10 F26 LVSCDAM9 D21 LVSCDAM9 B21 LVSCDAM6 D20 LVSCDAM6 B20 LVSCDAM6 B20 LVSCDAM6 B19 LVSCDAM4 B19 LVSCDAM4 B19 LVSCDAM2 B18 LVSCDAM2 B18 LVSCDAM0 B17 LVSCDAPHM B17 LVSCDAPHM B17 LVSCDAPHM B22 LVSCDAPHM B23 LVBSYAM B24 LVBCYCM	54C5<> 65C1>         64C5<> 65C6>         64D51> 66C3> 64C4<>         64D51> 66C3> 64C4<>         64D51> 66C8> 64A4<>         64D51> 66C8> 64A4<>         64D51> 66C8> 64A4<>         64D51> 66C6> 64B4<>         64C51> 66C6> 64B4<         64C51> 66C3> 64A4<         64C51> 66C6> 64B4<         64C51> 66C3> 64B4<         64C51> 66C3> 64B4<         64C51> 66C3> 64C4<         64C51> 66C3> 64C4<         64C51> 66C3> 64C4<         64C523> 66C3> 64C4<         64C523> 66C4<         64C523> 64C4<	A LVSCDBP15 M2 LVSCDBP14 M4 SCDBP<13> LVSCDBP13 N1 SCDBP<13> LVSCDBP12 N3 SCDBP<12> LVSCDBP10 B6 SCDBP<10> LVSCDBP10 B6 SCDBP<9> LVSCDBP3 D5 SCDBP<9> LVSCDBP6 G3 SCDBP<8> LVSCDBP5 H1 SCDBP<5> LVSCDBP5 H1 SCDBP<5> LVSCDBP4 H3 SCDBP<3> LVSCDBP2 J3 SCDBP<3> LVSCDBP2 K4 SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<3> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<2> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<2> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<2> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1> SCDBP<1 SCDBP<1> SCDBP<1> SCDBP<1 SCDBP<1 SCDBP<1 SCDBP<1 SCDBP<1
в	63A3) 63A4) 65C5 64B7() 65C8 64B7() 65C8 64B7() 65C8 64B7() 65C8 64B7() 65C8 64B7() 65C8 64B7() 63A3) A1 63A4) A1 63A4)	LURSTAP         F           LUREDAP         I           LUREDAP         I           LUREDAP         I           LUREDAP         I           JUR 603         F           IC_CLKNP         I           J         J           IC_CLKNP         I           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J         J           J	125     RESETAP     RESETAP       126     RESETAP     RESETAP       126     SELAP     SELAP       126     CDAP     CDAP       124     REQAP     REQAP       125     IOAP     IOAP       124     REQAP     REQAP       125     DIFFSENSEA     LVREXT       126     PRST*     RSVD1       127     PRST*     RSVD1       128     RESV10     RSVD1       129     RESV10     RSVD1       124     EXPACTA     LEDATA       11     SCLKINP     WIDEPSA       110     SCLKINM     LDALTIDA	1     C24     LURSTAM       B26     LUSETAM       M     C24     LUMSGAM       B26     LUSETAM       M     C25     LUCDAM       M     D25     LUREQAM       M     D25     LUREQAM       B3     LUIOAM       B13       C3     4199K R681       B13       C3     5687       C44B4       M25       B13       C3     6687       J26       CHA_TERMEN       J23       K       M25       I       C3       C4.7K	B4983(> b5C4> 59853(> 56C3) 54C4(> 59853(> 56C5) 5484(> 59853(> 56C5) 5484(> 5685) 5484(> 5685) 5484(> 5685) 5484(> 5685) 5484(> 5685) 5484(> 5668) 5688(> 5668) 5688(> 5688(> 5688) 5688(> 5688(> 5688) 5688(> 5688(> 5688) 5688(> 5688(> 5688(> 568	LVSCDBPHP L2 LVSCDBPLP F3 SCDBPLP LVATNBP F1 ATNBP LVBSYBP E3 BSYBP LVACKBP E1 ACKBP LVACKBP E1 ACKBP LVACKBP E1 ACKBP LVACKBP E1 ACKBP LVACKBP E3 BSYBP LVACKBP E1 ACKBP LVACKBP E3 SCDBPLP ATNBP B3 CDBP C2 MSGBP C2 MSGBP C2 MSGBP C2 MSGBP C2 DBP LVREQBP B3 REQBP B3 M24 IDDATB
A		27843 <mark>IN)</mark> <u>P64H2_2_PA_RS1</u> 1-2 - NORMAL NO JMPR - HC	C C C C C C C C C C C C C C C C C C C	- VCC3 2 2 2 4.7K 1 2 4.7K 4.7K EMPTY		
						DRAWING_











	8	7	Б	5	4	З	
D			40 MIL 1 C1380 2	LVTRMPWR_A + 1 C1434 100F 207 160T 23528	34C5> 62A1<		
C 6088 6488 6488 6488 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 6487 648	15_ UT_LVSELAP 25 UT_LVREQAP 23 UVSCDAP8 20 LVSCDAP1018 UVSCDAP1018 UVSCDAP9 9 UVSCDAP9 9 UVSCDAP9 9 UVSCDAP9 7 UVSCDAP9 4 UVSCDAP 4 UVSCDAP 2	DS2119M DIFFSENSE TPWR1 28 27 PUR2 27 RP<9> RN<9> 26 LUSELAT 24 LUREDAT 24 LUREDAT 25 LUSEDAT RP<5> RN<5> 12 LUSEDAT RP<3> RN<3> 8 LUIOAM RP<2> RN<2> 5 LUCDAM RP<1> RN<1> 3 LUMSGAT	1         0         64B5<         60CB<           1         0         60B4<         60CB<           1         0         60B4<         60CB           1         0         60B4         60CB           1         0         60CB         60BB           1         0         60CB         60BB           60CB         60CB         60BB         60BB           1         0         60CB         60BB         60BB           0         0         60BB         60BB         60CB           0         0         60BB         60BB         60CB           0         0         60BB         60BB         60CB           0         0         60BB         60CB         60CB           0         0         60BB         60CB         60CB           0         0         60BB         60CB         60CB           0         0         60BB         60BB	SEA_R       BI       50000 + 5407 (>)         16       DIFFSENSE         15       DIFFSENSE         16       DIFFSENSE         18       RP < 9 >         19       LUSCDAP5 25         10       LUSCDAP5 25         11       RP < 6 >         11       RP < 6 >         11       RP < 5 >         11       RP < 2 >         11       LUSCDAP5 4         11       RP < 2 >         11       LUSCDAP4 2	U94 2119M TPWR1 28 TPWR2 27 RN<9> 26 LVSCDAM5 24 LUSCDAM7 RN<7> 21 LUATNAM RN<6> 19 LVBSYAM RN<5> 12 LURSTAM RN<5> 12 LURSTAM RN<5> 12 LURSTAM RN<3> 8 LUSCDAPLM RN<2> 5 LUSCDAM6 RN<1> 3 LUSCDAM4 COM COM COM COM COM COM COM COM COM COM	BB8         CSC473           BB8         CSC4743           SC4743	
В		DIFF_CAP HS_GND MSTR/SLV GND MSTR/SLV ISO 13 15 15 ISO 13 ISO 13 ISO 13 ISO 13 ISO 13 ISO 13 ISO 15 ISO 1		2 2 1 2 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 1 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C1384 C144 C1384 C1444 C1384 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C1444 C14444 C14444 C14444 C14444 C14444 C14444 C14444	ISO 13 ISTR/SLV 15 UREF 1 IC N IC N I		
A				50B5 TN CHA_TERMEN	TERMIN		
L	8	7	6	5	4	3	





	8	7	6	5	4	З	2	1	
		MH1 MTG_HOLE 2 4 5 6 7 7 8 9 9 9 1 MTG_SPOKE_PKG	MH3 MTG_HOLE 2 4 5 6 7 8 9	MH5 MTG_HOLE 2 3 4 5 6 7 8 9	MH7 MTG_HOLE 2 3 4 5 5 6 7 8 9	MH9 MTG_HOLE 2 3 4 5 5 7 8 9	MH11 MTG_HOLE 2 3 4 5 5 6 7 8 9		D
С		NC=1 MH2 MTG_HOLE A A A A A A A A A A A A A A A A A A A	MIG_SPOKE_PKG NC=1 MH4 MTG_HOLE 2 4 5 5 6 7 7 8 9 9 MTG_SPO NC=1	÷ MIG_SPOKE_PKG NC=1	MIG_SPORE_PKG NC=1 MHB MTG_HOLE	<pre> MTG_SPOKE_PKG NC=1  MH10  MTG_HOLE  A A A A A A A A A A A A A A A A A A</pre>	÷ MIG_SPOKE_PKG NC=1 DKE_PKG		С
в									В
A									A
	8	7	6	5	4	DRAWING_	NTING 2	$\begin{array}{c c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & &$	







8	7	6	5	4	3
D				1 ) ⁸	
с			UIII3 74ACT04 11 IC VCC=14 GND=7 VCC=VSI UCC=VSI	4 .ø .3Y5_Ø -3 25 UG8	$ \begin{array}{c}                                     $
В			HDR $J51 > \frac{1}{2}$	GND=7 +12V	T4LVCØØA 10 UCC3=14 GND=7
A			J51 / J51 / J51 / J51 / J51 / J51 / J52 / J53		
					_DRAWING_
. 8	7	б	5	4	З





CPU_GTLREF_0       4D4         CPU_IERR_N       4B7<>         CPU_LINT1_NMI       9A6<> 70B4> 4D4         CPU_OK       49A3         CPU_OK_N       49A3         CPU_DRC_HOT_3U_N       42B5> 40C5         CPU_PROC_HOT_3U_N       42D5> 40C6         CPU_PSI_N       42D5> 40C6         CPU_SMI_N       9A6<> 70B4> 4D4         CPU_PSI_N       42D5> 40C6         CPU_SMI_N       9A6<> 70B4> 4D4         CPU_SMI_N       9A6<> 70B4> 4D4         CPU_TEST<31>       4C3         CPU_THERMDA       4C2<> 7D4         CPU_THERMDA       4C2<> 7D4         CPU_THERMDA       4C2<> 7D4         CPU_UIDCSSENSE       4C3<>         CPU_UIDCSSENSE       4C3<>         DDRA_BA_R       12C4> 22B8<> 156         DDRA_CAS_N_R       12D4> 18D6<> 156         DDRA_CB&N_R       12D4> 18D6<> 156         DDRA_CB@R       15D7<> 15D2<> 17	DDRA_D019 DDRA_D029_R DDRA_D020_R DDRA_D021_R DDRA_D021_R DDRA_D021_R DDRA_D022 DDRA_D022_R DDRA_D023_R DDRA_D023_R DDRA_D024_R DDRA_D024_R DDRA_D025_R DDRA_D025_R DDRA_D025_R DDRA_D025_R DDRA_D026_R DDRA_D026_R DDRA_D027_R DDRA_D027_R DDRA_D028 S< 17A5< DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R DDRA_D029_R	1288(*)       1585(*)         1584(*)       1504(*)       1704(*)       1866(*)         1288(*)       1604(*)       1704(*)       186(*)         1288(*)       1505(*)       1584(*)       1704(*)       186(*)         1288(*)       1505(*)       1584(*)       1704(*)       186(*)         1288(*)       1505(*)       1584(*)       1704(*)       186(*)         1288(*)       1505(*)       1584(*)       1704(*)       186(*)         1288(*)       1505(*)       1584(*)       1704(*)       1806(*)         1288(*)       1505(*)       1504(*)       1704(*)       1806(*)         1288(*)       1505(*)       1504(*)       1704(*)       1806(*)         1288(*)       1505(*)       1504(*)       1704(*)       1806(*)         1288(*)       1505(*)       1704(*)       1806(*)       1288(*)       1505(*)         1504(*)       1504(*)       1704(*)       1808(*)       1288(*)       1505(*)         1504(*)       1605(*)       1704(*)       1808(*)       1288(*)       1505(*)         1504(*)       1605(*)       1704(*)       1808(*)       1288(*)       1505(*)         1288(*)       1505(*) <th>DDRA_DO61         12DR、15B           DDRA_DO61_R         15B7&lt;&gt;16D'           DDRA_DO62_R         12DR           DDRA_DO63_R         15C7&lt;&gt;16D'           DDRA_DO63_R         15C7&lt;&gt;16D'           DDRA_DO63_R         15C7&lt;&gt;16D'           DDRA_DO63_R         15C7&lt;&gt;16D'           DDRA_DOS0_R         15A4&lt;&gt;16D'           DDRA_DOS1_R         15A4&lt;&gt;16D'           DDRA_DOS1_R         15A4&lt;&gt;16D'           DDRA_DOS1_R         15A4&lt;&gt;16D'           DDRA_DOS2_R         15C4&lt;&gt;16D'           DDRA_DOS3_R         15C4&lt;&gt;16D'           DDRA_DOS4         1228&lt;&gt;15C'           DDRA_DOS5_R         15A7&lt;&gt;16D'           DDRA_DOS5_R         15A7&lt;&gt;16D'           DDRA_DOS5_R         15A7&lt;&gt;16D'           DDRA_DOS5_R         15B7&lt;&gt;15C'           DDRA_DOS5_R         15B7&lt;&gt;16D'           DDRA_DOS6_R         15B7&lt;&gt;16D'           DDRA_DOS7_R         15C'           DDRA_DOS7_R         15C'           DDRA_DOS8_R         15D'&lt;           DDRA_DOS8_R         15D'&lt;           DDRA_DOS9         12A8&lt;&gt;</th> <th>(&gt;)     17DE(&gt;)     18CB(&gt;)       B(&gt;)     17DE(&gt;)     18CB(&gt;)       3(&gt;)     17DE(&gt;)     18CE(&gt;)       3(&gt;)     17DE(&gt;)     18DE(&gt;)       3(&gt;)     17D3(&gt;)     18DE(&gt;)       3(&gt;)     17D5(&gt;)     18BE(&gt;)       3(&gt;)     17DE(&gt;)     18DE(&gt;)       3(&gt;)     17DE(&gt;)     18DE(&gt;)</th> <th>DDRB_CMDCLK1 13A4) DDRB_CMDCLK1_N 13A4) DDRB_CS0_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS3_N_R 13C4) DDRB_D00_R 19A4( DDRB_D01_R 19A4( DDRB_D01_R 19A4( DDRB_D02_13A8( DDRB_D02_R 19A4( DDRB_D02_R 19A4( DDRB_D03_R 19A4( DDRB_D04_R 19A4( DDRB_D05_R 19A4( DDRB_D05_R 19A4( DDRB_D05_R 19A4( DDRB_D06_R 19A4( DDRB_D06_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D09_R 19A4( DDRB_D010_13A8(</th> <th>&gt; 2144 &gt; 22C6 &gt; 20A5 &gt; 22C6 &gt; 20A5 &gt; 18B8 &gt; 21A5 &gt; 18B8 &gt; 21A5 &gt; 19A5 &gt; 2203 &gt; 21D3 &gt; 22A5 &gt; 19A5 &gt; 20D3 &gt; 21D3 &gt; 22A5 &gt; 19A5 &gt; 20D3 &gt; 21D3 &gt; 22A5 &gt; 19A5 &gt; 19A5 &gt; 20D3 &gt; 21D3 &gt; 22A5 &gt; 19A5 &gt; 20D3 &gt; 21D3 &gt; 22A6 &gt; 19A5 &gt; 20D3 &gt; 21D3 &gt; 22A6 &gt; 19B5 &gt; 20D3 &gt; 21D3 &gt; 22A8 &gt; 19B5 &gt; 20D3 &gt; 21D3 &gt; 22A8 &gt; 19B5 &gt; 20D3 &gt; 21D3 &gt; 22A8 &gt; 19D5 &gt; 22A8 &gt; 19D5</th>	DDRA_DO61         12DR、15B           DDRA_DO61_R         15B7<>16D'           DDRA_DO62_R         12DR           DDRA_DO63_R         15C7<>16D'           DDRA_DO63_R         15C7<>16D'           DDRA_DO63_R         15C7<>16D'           DDRA_DO63_R         15C7<>16D'           DDRA_DOS0_R         15A4<>16D'           DDRA_DOS1_R         15A4<>16D'           DDRA_DOS1_R         15A4<>16D'           DDRA_DOS1_R         15A4<>16D'           DDRA_DOS2_R         15C4<>16D'           DDRA_DOS3_R         15C4<>16D'           DDRA_DOS4         1228<>15C'           DDRA_DOS5_R         15A7<>16D'           DDRA_DOS5_R         15A7<>16D'           DDRA_DOS5_R         15A7<>16D'           DDRA_DOS5_R         15B7<>15C'           DDRA_DOS5_R         15B7<>16D'           DDRA_DOS6_R         15B7<>16D'           DDRA_DOS7_R         15C'           DDRA_DOS7_R         15C'           DDRA_DOS8_R         15D'<           DDRA_DOS8_R         15D'<           DDRA_DOS9         12A8<>	(>)     17DE(>)     18CB(>)       B(>)     17DE(>)     18CB(>)       3(>)     17DE(>)     18CE(>)       3(>)     17DE(>)     18DE(>)       3(>)     17D3(>)     18DE(>)       3(>)     17D5(>)     18BE(>)       3(>)     17DE(>)     18DE(>)	DDRB_CMDCLK1 13A4) DDRB_CMDCLK1_N 13A4) DDRB_CS0_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS2_N_R 13C4) DDRB_CS3_N_R 13C4) DDRB_D00_R 19A4( DDRB_D01_R 19A4( DDRB_D01_R 19A4( DDRB_D02_13A8( DDRB_D02_R 19A4( DDRB_D02_R 19A4( DDRB_D03_R 19A4( DDRB_D04_R 19A4( DDRB_D05_R 19A4( DDRB_D05_R 19A4( DDRB_D05_R 19A4( DDRB_D06_R 19A4( DDRB_D06_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D08_R 19A4( DDRB_D09_R 19A4( DDRB_D010_13A8(	> 2144 > 22C6 > 20A5 > 22C6 > 20A5 > 18B8 > 21A5 > 18B8 > 21A5 > 19A5 > 2203 > 21D3 > 22A5 > 19A5 > 20D3 > 21D3 > 22A5 > 19A5 > 20D3 > 21D3 > 22A5 > 19A5 > 19A5 > 20D3 > 21D3 > 22A5 > 19A5 > 20D3 > 21D3 > 22A6 > 19A5 > 20D3 > 21D3 > 22A6 > 19B5 > 20D3 > 21D3 > 22A8 > 19B5 > 20D3 > 21D3 > 22A8 > 19B5 > 20D3 > 21D3 > 22A8 > 19D5
CPU_GTLREF_0         4D4           CPU_IERR_N         4B7<>/td>           CPU_LINTI_NMI         9A6<> 70B4> 4D4           CPU_OK         49A3           CPU_OK_N         49A4<>/td>           CPU_OK_NR         49A3           CPU_OK_NR         49A3           CPU_PROC_HOT_N         42B5> 40C5           CPU_PROC_HOT_N         42B5> 42C1           CPU_SMI_N         9A6<> 70B4> 4D44           CPU_PSI_SU_N         42D5> 42C1           CPU_SMI_N         9A6<> 70B4> 4D44           CPU_TEST<31> 4C3         2C94	DDRA_D019 DDRA_D029 DDRA_D020 DDRA_D021 DDRA_D021_R DDRA_D021_R DDRA_D022 DDRA_D022 DDRA_D022 DDRA_D023_R DDRA_D023_R DDRA_D024 DDRA_D024_R DDRA_D024_R DDRA_D025_R	1288(x)       1585(x)         1584(x)       16D4(x)       17D4(x)       18A6(x)         1288(x)       1585(x)       1288(x)       15D5(x)         1288(x)       15C5(x)       1288(x)       15C4(x)         1288(x)       15D5(x)       15B4(x)       17D4(x)       18A6(x)         1288(x)       15D5(x)       15B4(x)       17D4(x)       18A6(x)         1288(x)       15D5(x)       15B4(x)       17D4(x)       18A6(x)         1288(x)       15D5(x)       15B4(x)       17D4(x)       18B6(x)         1288(x)       15C5(x)       15D5(x)       12B8(x)       15C5(x)         15284(x)       16D4(x)       17D4(x)       18D6(x)       12B8(x)       15C5(x)         15284(x)       16D4(x)       17D4(x)       18D5(x)       12B8(x)       15C5(x)         15284(x)       16D4(x)       17D4(x)       18D6(x)       12B8(x)       15C5(x)         15284(x)       16D4(x)       17D4(x)       18D6(x)       12B8(x)       15C5(x)	DDRA_DO61 12D8、158 DDRA_DO61_R 1587<>16D' DDRA_DO62_R 1587<>16D' DDRA_DO62_R 1507<>16D' DDRA_DO63_12D8<>15C7 DDRA_DO63_R 15C7<>16D' DDRA_DO50_R 15A<>16D' DDRA_DOS0_R 15A<>16D' DDRA_DOS1_R 15A<>16D' DDRA_DOS1_R 15A<>16D' DDRA_DOS1_R 15A<>16D' DDRA_DOS2_12B8<>15C5 DDRA_DOS2_R 15C4<>16D' DDRA_DOS3_R 15C4<>1	7<>17DE     18CB       8       7<>17DE     18CE       3       7<>17DE     18CE       3       7<>17DE     18CE       3       7<>17DE       18DE       3       17DE       18DE       5       3       17DE       18DE       5       3       17DE       18DE       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5       5	DDRB_CMDCLK1         13A4)           DDRB_CS0_N_R         13C4)           DDRB_CS1_N_R         13C4)           DDRB_CS2_N_R         13C4)           DDRB_CS2_N_R         13C4)           DDRB_CS3_N_R         13C4)           DDRB_CS3_N_R         13C4)           DDRB_DO0         1364           DDRB_D00_R         19A4           DDRB_D01_R         19A4           DDRB_D02_R         13A6           DDRB_D02_R         19A6           DDRB_D02_R         19A6           DDRB_D03_R         19A4           DDRB_D03_R         19A4           DDRB_D03_R         19A4           DDRB_D04_R         19A4           DDRB_D04_R         19A4           DDRB_D04_R         19A4           DDRB_D04_R         19A4           DDRB_D04_R         19A6	> 2144 > 22C6 > 20A5 > 22C6 > 20A5 > 18B8 > 21A5 > 18B8 > 21A5 > 19B5 20D3 20D3 20D3 21D3 22A5 > 20D3 21D3 22A5 > 20D3 21D3 22A5 > 20D3 22D3 22D3 22C5 > 19A5 > 20D3 22D3 22D3 22D3 22D3 22D3 22A5 22D3 22D3 22D3 22D3 22A5 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22D3 22
CPU_GTLREF_Ø 4D4< CPU_IERR_N 4B7<>	DDRA_D019 DDRA_D019_R DDRA_D020 DDRA_D020	1288<> 1585<> 1584<> 16D4<> 17D4<> 1886<> 1288<> 1555<> 1584<> 16D4<> 17D4<> 1885<>	DDRA_DQ61 12D8<> 15B( DDRA_DQ61_R 15B7<> 16D' DDRA_DQ62 12D8<> 15C0 DDRA_DQ62_R 15C7<> 16D' DDRA_DQ62_R 15C7<> 16D' DDRA_DQ63 12D8<> 15C7	70 17D50 18C80 30 70 17D50 18C80 30 70 17D50 18C50 30	DDRB_CMDCLK1         13A4;           DDRB_CMDCLK1_N         13A4;           DDRB_CS0_N_R         13C4;           DDRB_CS1_N_R         13C4;           DDRB_CS2_N_R         13C4;           DDRB_CS3_N_R         13C4;           DDRB_CS3_N_R         13C4;	> 2184< > 22C5<> 2085< > 22C5<> 2085< > 1888<> 2185< - 1888<> 2185< - 1888<> 2185<
CPUØ_BCLKØ_R         51B5<>           CPUØ_BCLK1_R         51B5<>           CPU_BCLK0         51B1>         4D2<	DDRA_D016_R DDRA_D017 DDRA_D017_R DDRA_D018 DDRA_D018_R	1584 16D4 17D3 18A6 1288 15C5 15C5 15C5 15C5 15C5 15C5 15C5 15	DDRA_DQ59         12D8<> 15C8           DDRA_DQ59_R         15C7<> 16D8           DDRA_DQ60         12D8<> 15B8           DDRA_DQ60_R         15B7<> 16D7	3<> 5<> 17D6<> 1888<> 3<>	DDRB_CMDCLKØ 13A4> DDRB_CMDCLKØ_N 13A4>	<ul> <li>20A4</li> <li>20A4</li> <li>21A4</li> </ul>
CONLEGEN 4581< CONLGREEN 4581< CONLKSYNC 4581< CONLKBDATA 5405< CONLKBDATA 5405< CONLKBDATA 5405< CONLMSDATA 5405< CONLGRED 4581< CONLGRED 4581<	DDRA_D012_R DDRA_D013_R DDRA_D013_R DDRA_D013_R DDRA_D014_R DDRA_D014_R DDRA_D015_R DDRA_D015_R DDRA_D015_R	12504(>)       15D4(>)       17D3(>)       18C6(>)         12584(>)       15A5(>)       15A4(>)       17D3(>)       18D6(>)         1288(>)       15A5(>)       15A4(>)       17D3(>)       18A6(>)         1288(>)       15A5(>)       15A4(>)       17D3(>)       18A6(>)         1288(>)       15A5(>)       15A5(>)       15A5(>)       15A5(>)         1284(>)       15A5(>)       17D3(>)       18A6(>)       12B8(>)       15B5(>)	DDRA_DOS5_R 12DB(> 15DF DDRA_DOS5_R 15DF(> 15DF DDRA_DOS5_R 15DF(> 15DF DDRA_DOS6_ 12DB(> 15CF DDRA_DOS6_R 15C7(> 16DF DDRA_DOS7_R 15C7(> 16DF DDRA_DOS7_R 15C7(> 16DF DDRA_DOS8_R 15C7(> 16DF	30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30       30 <td>DDRB_CE4_R         1965           DDRB_CE5_R         1965           DDRB_CE5_R         1966           DDRB_CE5_R         1966           DDRB_CE6_R         1964           DDRB_CE6_R         1964           DDRB_CE7_R         1964           DDRB_CB7_R         1964           DDRB_CKE         1964</td> <td>&gt; 2013         2103         2205           &gt; 2003         2103         2205           &gt; 2205         2044         214</td>	DDRB_CE4_R         1965           DDRB_CE5_R         1965           DDRB_CE5_R         1966           DDRB_CE5_R         1966           DDRB_CE6_R         1964           DDRB_CE6_R         1964           DDRB_CE7_R         1964           DDRB_CB7_R         1964           DDRB_CKE         1964	> 2013         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2003         2103         2205           > 2205         2044         214
COM_DTR1_N 53B6> 54C1< COM_RTIN 54C1> 53B6< COM_RTS1_N 53B6> 54C1< COM_RXD1 54C1> 53B6< COM_RXD1 54C1> 53B6 COM_PS_ON_N 70A4> 49C4< CON_DBLUE 45B1< CON_DDCCLK 45B1< CON_DDCCAT 45B1<	DDRA_D08 DDRA_D08_R DDRA_D09 DDRA_D09_R DDRA_D010 DDRA_D010_R DDRA_D010_R DDRA_D011_R DDRA_D011_R	1286(> 1585(>) 1584(> 1603(> 1703(> 1806(>) 1286(> 1585(>) 1286(> 1585(>) 1286(> 1503(> 1703(> 1806(>) 1286(> 1585(>) 1286(> 1585(>) 1584(> 1585(>) 1584(> 1585(>) 1286(> 1585(>) 1286(>) 1286(> 1585(>) 1286(>) 1286(> 1585(>) 1286(>) 1286(> 1585(>) 1286(>) 1286(> 1585(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(>) 1286(	DDRA_DOS0_R         1587         1606           DDRA_DOS1         1208         1586           DDRA_DOS1_R         1587         1606           DDRA_DOS2         1208         1586           DDRA_DOS2_R         1587         1606           DDRA_DOS3_R         1587         1606           DDRA_DOS3_R         1587         1606           DDRA_DOS3_R         1587         1606           DDRA_DOS3_R         1587         1606           DDRA_DOS4_R         1208         1587           DDRA_DOS4_R         1587         1606           DDRA_DOS4_R         1587         1606	i>i>i>i>i>i>i>i>i>i>i>i>i>i>i>i>i>i>i	DDRB_CB0 13A6K DDRB_CB0_R 19D6< DDRB_CB1 13A6K DDRB_CB1_R 18C6K DDRB_CB2 13A6K DDRB_CB2 13A6K DDRB_CB2 13A6K DDRB_CB3_R 19C4K DDRB_CB3_R 19C4K	<ul> <li>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;</li></ul>
CK408_ATHL_IN 51C7< CK408_ATAL_OUT 51C7<> CLK66_0 51B5<> CLK66_1 51B5<> CLK-14MHZ_SIO 51D5 53A3< COM_DC51_N 54C1> 53B6< COM_DC91_N 54C1> 53B6< COM_DC91_N 54C1> 53B6<	DDRA_D04_R DDRA_D05 DDRA_D05 DDRA_D05_R DDRA_D06 DDRA_D06 DDRA_D07 DDRA_D07_R	15D2(>)       15D3(>)       17D3(>)       22A8(>)         12A6(>)       15D3(>)       1         15D2(>)       16D3(>)       17D3(>)       22A8(>)         12A6(>)       15A5(>)       1         12A6(>)       15A5(>)       1       1         15A4(>)       16D3(>)       1       1       1         15A4(>)       16D3(>)       1       1       1       1	DDRA_D047_R 1547(> 16DE DDRA_D047_R 1547(> 16DE DDRA_D047_R 1547(> 16DE DDRA_D048_12C8(> 15BE DDRA_D048_R 15B7(> 16DE DDRA_D049_R 15B7(> 16DE DDRA_D049_R 15B7(> 16DE DDRA_D049_R 15B7(> 16DE DDRA_D050_12D8(> 15B(	30     30       30     17D50       30     18B80       30     18B80	DDRA_RCU_EN_IN         12034           DDRA_RCU_EN_OUT         1285           DDRA_RCU_EN_OUT         1285           DDRA_WE_N_R         12043           DDRBCVOL_B         1384           DDRB_BA0_R         13C43           DDRB_BA1_R         13C43           DDRB_CSS_N_R         13D43	22000 10H3( 1/H3( ) 1806() 16A5( 17A5( ) 1804() 20A4( 21A4( ) 22B6() 20A4( 21A4( ) 22B8() 20A5( 21A5(
CHB_TERMEN 6081> 66A5< CK408_TREF 51A5<> CK408_MULT0 51B5< CK408_PICSTP_N 51B5< CK408_S1 51A5< CK408_S2 51A5< CK408_S2 51A5< CK408_TTL_TPWRGD_N 51B7< CK408_TTL_TPWRGD_N 51272	DDRA_DO8_R DDRA_D01 DDRA_D01_R DDRA_D02 DDRA_D02_R DDRA_D03 DDRA_D03_R DDRA_D03_R	15D2↔       16D3↔       17D2↔       22A8↔         12A8↔       15A5↔	DDRA_D043         12C8<> 15AE           DDRA_D043_R         15A7<> 16DE           DDRA_D044_R         12C8<> 15CE           DDRA_D044_R         15C7<> 16DE           DDRA_D045_R         12C8<> 15AE           DDRA_D046         12C8<> 15AE           DDRA_D046         12C8<> 15AE	3<> 5<> 17D5<> 18D5<>> 3<> 5<> 17D5<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	DDRA_MA6_R         12D4>           DDRA_MA7_R         12D4>           DDRA_MA7_R         12D4>           DDRA_MA8_R         12D4>           DDRA_MA9_R         12D4>           DDRA_MA10_R         12D4>           DDRA_MA11_R         12D4>           DDRA_MA12_R         12D4>	1805         1645         1744           1848         1645         1745           1886         1645         1745           1886         1645         1745           1846         1645         1745           1846         1645         1745           1846         1645         1745           1846         1645         1745           1846         1645         1745           1846         1645         1745           1846         1645         1745           2846         1645         1745           2846         1645         1745
AIC-20LKNM_R 53A4> 52B7<> AIC_CLKNM_R 53A4> 52B7<> AIC_CLKNM_R 53A4> 50B8< AIC_CLKNP 53A3> 50B8< AIC_CLKNP_R 50B7< AUX_PWR 56B7< CHA_TERMEN 50B5> 55A5<	DDRA_CMDCLK1 DDRA_CMDCLK1_N DDRA_CS0_N_R DDRA_CS1_N_R DDRA_CS2_N_R DDRA_CS3_N_R DDRA_CS3_N_R DDRA_D00	1284>       17A4         1284>       17A4         12C4>       22C65>       16A5<	DDRA_D039_R         15C7         16D5           DDRA_D040         12C8<	<pre>ic&gt; 17D5⇔ 18A8↔ ic&gt; 17D5⇔ 18A8↔ ic&gt; 17D5⇔ 18B8↔ ic&gt; 17D5⇔ 18C6↔ ic&gt; 17D5⇔ 18C6↔ ic&gt; 17D5⇔ 18D6↔</pre>	DDRA_DRCOMP         12B3           DDRA_MA0_R         12D3           DDRA_MA1_R         12D4           DDRA_MA2_R         12D4           DDRA_MA3_R         12D4           DDRA_MA3_R         12D4           DDRA_MA3_R         12D4           DDRA_MA3_R         12D4           DDRA_MA3_R         12D4           DDRA_MA3_R         12D4           DDRA_MA5_R         12D4           DDRA_MA5_R         12D4	· 18D8<> 16A4< 17A4< · 18D8<> 16A5< 17A4< · 18A8<> 16A5< 17A4 · 18A8<> 16A5< 17A4 · 18B6 · 16A5 · 17A4 · 18B6 · 18A6 · 16A5 · 17A4 · 18B6 · 16A5 · 17A4 · 18B6 · 17A4 · 18B6 · 16A5 · 16A5 · 17A4 · 18B6 · 16A5 · 16A5 · 17A4 · 16A5 · 17A4 · 16A5 · 16A5 · 17A4 · 16A5 · 16A5 · 16A5 · 17A4 · 16A5 · 16A5
1929_VOS_P 47A3< 82544EI_TEST 56A4<> 56B2<> AIC7902_TERMPWRA 62C5   AIC7902_TERMPWRB 62C5   AIC7902_TEST0 62A8<> 62B5<>   AIC7902_TEST1 62A8<> 62B5<>   AIC7902_TEST3 59A3<> 62A8<>   AIC7902_TEST3 59A3<> 62A8<>	DDRA_CB5_R DDRA_CB6 DDRA_CB6_R DDRA_CB7 DDRA_CB7 DDRA_CC7_R DDRA_CC7_R DDRA_CC7_R DDRA_CM2LKØ DDRA_CM2LKØ	15D7(>> 16D3(>> 17D2(>> 18B6(>>) 12A8(>> 15D5(>>) 15D4(>> 16D3(>> 17D2(>> 18C8(>>) 12A8(>> 15D5(>>) 15D4(>> 16D3(>> 17D2(>> 18C8(>>) 12B4>> 16D3(>> 17D2(>> 18C8(>>) 12B4>> 18A6(>> 16A4(<>>) 12B4>> 16A4(<>>>)	DDRA_D035_R         15C7(>)         16D2           DDRA_D036         12C8(>)         15D2           DDRA_D036_R         15D4(>)         16D2           DDRA_D037_R         15D4(>)         16D2           DDRA_D037_R         15D4(>)         16D2           DDRA_D037_R         15D4(>)         16D2           DDRA_D038_R         12C8(>)         15A2           DDRA_D038_R         15A7(>)         16D2           DDRA_D039_C         15A7(>)         16D2	i       17D5       18A8         i       i       i         i       17D5       18A8         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i         i       i       i	DDRA_DOS14 12C84 DDRA_DOS14_R 15A74 DDRA_DOS15_R 15B74 DDRA_DOS15_R 15B74 DDRA_DOS15_R 15B74 DDRA_DOS16 12D84 DDRA_DOS16_R 15C74 DDRA_DOS16_R 15C74 DDRA_DOS17_R 12B94	<ul> <li>&gt; 1548↔</li> <li>&gt; 16D6↔ 17D5↔ 1848↔</li> <li>&gt; 15B8↔</li> <li>&gt; 16D6↔ 17D6↔ 1888↔</li> <li>&gt; 16D6↔ 17D6↔ 1886↔</li> <li>&gt; 16D7↔ 17D6↔ 1866↔</li> <li>&gt; 16D8↔</li> <li>&gt; 16D8↔</li> <li>&gt; 16D8↔</li> <li>&gt; 16D8↔</li> </ul>
for the entire desi 1_2_PGOOD 55D5> 4788< 1_05_AGND 68A4< 1_05_FBK 68A4< 1_8V_PGOOD 38B1> 48D8<> 51E 2_5V_PGOOD 4785> 48A4< 1_929_VOS M 4785<	BDRA_CB1_R DDRA_CB2_R DDRA_CB2_R DDRA_CB3_ DDRA_CB3_R DDRA_CB3_R DDRA_CB3_R DDRA_CB4_R DDRA_CB4_R DDRA_CB4_R DDRA_CB4_R	15070 15020 17020 18080 1280 15050 1540 15050 1280 15050 1280 15050 1540 15020 17020 18080 1280 15080 1280 15080 15070 15080 15070 15080	DDRA_D031_R 15D7<>16D5 DDRA_D032_R 15D7<>16D5 DDRA_D032_R 15D4<>16D5 DDRA_D033_R 15D4<>16D5 DDRA_D033_R 15D4<>16D5 DDRA_D033_R 15D4<>16D5 DDRA_D034_R 15A7<>16D5 DDRA_D034_R 15A7<>16D5	50 17D4⊖ 1886⊖ 50 17D4⊖ 1888⊖ 50 17D4⊖ 1888⊖ 50 17D5⊖ 1888⊖ 50 17D5⊖ 1886⊖ 80	DDRA_DOS10 12A84 DDRA_DOS10 12A84 DDRA_DOS10_R 15A44 DDRA_DOS11_R 15C44 DDRA_DOS11_R 15C44 DDRA_DOS12_R 15C44 DDRA_DOS12_R 15C44 DDRA_DOS13_R 15C74	15550         15650           15150         15050           15050         15050           15050         15050           15050         17040           16050         17040           16050         17040           16050         17050           16050         17050

З

2			1	
DDRB_DQ10_R	19C4<> 20D3	<> 21D3<> 22B8<>		
DDRB_DQ11	13A8<> 19C5			
DDRB_DQ11_R DDRB_DQ12	13A8<> 2003	<> 2104<> 2288<>		
DDRB_DQ12_R	19B4<> 20D4	<> 21D4<> 22A8<>		D
DDRB_DQ13_R	19B4<> 20D4	<> 21D4<> 22A8<>		
DDRB_DQ14	1388<> 1985 1984<> 2004	<>> 2104<> 2288<>		
DDRB_DQ15	1388<> 1985	<>		
DDRB_DQ15_R DDRB_DQ16	1984<> 2004 1388<> 1905	<> 21D4<> 2288<> <>		
DDRB_DQ16_R	1904<> 2004	<> 21D4<> 22A8<>		
DDRB_DQ17_R	1904<> 2004	<> 21D4<> 22A8<>		
DDRB_DQ18	1388<> 1905	<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>		
DDRB_DQ19	1388<> 1905	<>		
DDRB_DQ19_R	19D4<> 20D4	<> 21D4<> 22A8<>		
DDRB_DQ20_R	1904<> 2004	<> 21D4<> 22A8<>		
DDRB_DQ21 DDRB_DQ21_R	13B8<> 19C5 19C4<> 20D4	<> <> 21D4<> 2288<>		
DDRB_DQ22	1388<> 1905	<>		
DDRB_DQ22_R DDRB_DQ23	1388<> 1904	<> 2104<> 2286<>		
DDRB_DQ23_R	1904<> 2004	<> 21D4<> 22A8<>		
DDRB_DQ24_R	1904<> 2004	<> 21D4<> 22A6<>		
DDRB_DQ25 DDRB_DQ25_R	13B8<> 19D5 19D4<> 20D4	<> <>> 21D4<>22A6<>		
DDRB_DQ26	1388<> 19D5	<>		
DDRB_DQ26_R DDRB_DQ27	19D4<> 20D4 13B8<> 19A8	<> 21D4<> 22B6<>		
DDRB_DQ27_R	19A6<> 20D4	<> 21D5<> 22B6<>		
DDRB_DQ28_R	1388<> 1905	<> <> 21D5<> 22A6<>		
DDRB_DQ29	1388<> 1905	<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>		
DDRB_DQ30	1388<> 1905	() 2103() 2200()		
DDRB_DQ30_R DDRB_DQ31	19D4<> 20D5 13B8<> 19A8	<> 21D5<> 22B6<>		
DDRB_DQ31_R	19A6<> 20D5	<> 21D5<> 22D6<>		
DDRB_DQ32_R	1388<> 1988 1986<> 20D5	<> <> 21D5<> 22C6<>		
DDRB_DQ33	13C8<> 19C8	<>> 2105/> 2205/>		
DDRB_DQ34	13C8<> 19A8	() 2100() 2200()		
DDRB_DQ34_R DDRB_DQ35	19A6<> 20D5 13C8<> 19A8	<> 21D5<> 22B8<>		5
DDRB_DQ35_R	18D4<> 19A6	<> 20D5<> 21D5<>		Б
DDRB_DQ36_R	1986<> 1988	<> <> 21D5<> 22C6<>		
DDRB_DQ37	13C8<> 19C8	<>		
DDRB_DQ38	13C8<> 19A8	() 2103() 2208()		
DDRB_DQ38_R	19A6<> 20D5	<> 21D5<> 22B8<>		
DDRB_DQ39_R	18D4<> 19A6	<> 20D5<> 21D5<>		
DDRB_DQ40 DDRB_DQ40_R	13C8<> 19A8 19A6<> 20D5	<> <> 21D5<> 2288<>		
DDRB_DQ41	13C8<> 19B8	<>		
DDRB_DQ41_R DDRB_DQ42	1986<> 2005 13C8<> 1988	<> 21D5<> 22C8<>		
DDRB_DQ42_R	1986<> 2005	<> 21D5<> 22C8<>		
DDRB_DQ43_R	1986<> 2005	<> 21D6<> 22D8<>		
DDRB_DQ44	13C8<> 19A8	()		
DDRB_DQ45	13C8<> 19B8	<>		
DDRB_DQ45_R DDRB_DQ46	1986<> 2006 13C8<> 1988	<> 21D6<> 22C8< <>		
DDRB_DQ46_R	1986<> 2006	<> 21D6<> 22D8<>		
DDRB_DQ47_R	1986<> 20D6	<> <> 21D6<> 22D8<>		A
DDRB_DQ48	13C8<> 19C8	<>> 21D5/> 2205/>		
DDRB_DQ49	13C8<> 19C8			
DDRB_DQ49_R DDRB_DQ50	19C6<> 20D6 13C8<> 19D8	<> 21D6<> 22A6<>		
DDRB_DQ50_R	19D6<> 20D6	<> 21D6<> 22C8<>		
DDRB_DQ51 DDRB_DQ51_R	19C8<> 19C8 19C6<> 20D6	<> <> 21D6<> 22C8<>		
DDRB_DQ52	1308<> 1908	<>> 21DE() 220E()		
DOKD-D005-K	1900/ 5070	<pre>、 &lt; : : : : : : : : : : : : : : : : : :</pre>		
			PAGE REV	
			73 A2.1	
2			1	

			۱۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰	L
DIMM_A1_SAØ DIMM_A1_SA1	16A4< 16A4<	I2C_BUS0_CLK 49C7<> 69A1<> 70B7<> 70C5<> 52B7< I2C_BUS0_CLK_MUX 69D5<>	ICH3_PIROD_N 39B3<> 44C4> 44D2> ICH3_PIROE_GPIO2 39B3<> 44D2<>	LPC_CLK14 51D6> 52A5< LPC_CLK33 51C8> 52A7< 7286<
DIFFSENSEB	6083< 6084<> 6483> 66A7<>	HI_VSWING_C 11C4<	ICH3_PIROB_N 2985> 3983<> 44C4> 44D2> ICH3_PIROC_N 3881<> 3983<> 44C2> 44C7>	LINK_UP_N 56B1> 58C3< LODRV 47D4<
DIFFSENSEA DIFFSENSEA_R	6087< 6088<> 6487<> 65C5<>	HI_VREF_C 11C4< HI_VREF_D 11C4<	ICH3_PIORDY 43A6> 40C2< ICH3_PIRQA_N 25B5> 39B3<> 44C7> 44D2> 45C4>	LINK1000_N 56B1> 58B3< LINK_ACT_N 56B1> 58C3<
DDRCVO_B	1383	HI_VREF_B 11C5<	ICH3_PERR_N 3987<> 4482> 4484<>	LINK100_N 56B1> 58B3<
DDRCVOL_A	1284<	HI_RCOMP_D 11C4<>	ICH3_PDIOR_N 40C2> 43A6<	LED_LAD3 72A6<>
UDRB_RCV_EN_O DDRB_WE_N_R	UT 1385<> 1304> 2208<> 20A5< 21A5<	HI_RCOMP_B 11C6<> HI_RCOMP_C 11C4<>	ICH3_PDDACK_N 40C2> 43A6< ICH3_PDDREQ 43A6> 40C2<	LED_LAD1 72A6<> LED_LAD2 72A6<>
DDRB_RCV_EN_I	N 1385<	HI_RCOMP_A 11B5<	ICH3_PDD<150> 40C1<> 43A4<> 43A5<>	LED_LADØ 72A6<>
DDRB_MA12_R DDRB_RAS_N_P	13D4> 22A8<> 20A5< 21A5< 13D4> 18D4<> 20A5< 21A5<	HISWING_A 1186< HISWING_B 11C6<	ICH3_PDCS1_N 40C2> 43A6< ICH3_PDCS3_N 40C2> 43A4<	LAN_AGND 57C5> 58A3< 58B1< LAN_IDSEL 56C6<
DDRB_MA11_R	13D4> 2288<> 20A5< 21A5<	HIDRV 47D4<	ICH3_PDA2 40C2> 43A4<	KBCEK         53C3(>) 54C8(           KBDATA         53C3(>) 54D8(
DDRB_MA9_R	13D4> 22B8<> 20A5< 21A5<	GP31 53A4<>	ICH3_PDA0 40C2> 43A6<	JTAG_TMS 55A2<
DDRB_MA7_R DDRB_MA8_R	13D4> 22B6<> 20A5< 21A5< 13D4> 22A8<> 20A5< 21A5<	GND=AGND 72B4<> GP30 53A4<>	ICH3_PCIRST_N 39A5> 43B8< 44C7< 45A7< 52A5< 52C5< 53C7<	ITP_TRST_N 9D4> 4A6< JTAG_TCK 56A2<
DDRB_MA6_R	13D4> 22A6<> 20A5< 21A5<	FWH_WP_N 52D5<	ICH3_PAR 3987<> 4488<> 4587<	ITP_TMS_P 9D4> 4A6<
DDRB_MA4_R DDRB_MA5_R	13D4> 22B6<> 20A5< 21A5< 13D4> 22A8<> 20A5< 21A5<	FWH_J4BIT_4 52D7< FWH_TBL_N 52D5<	ICH3_MAJOR_BOARD_REV_MSB 40A2> 40A6< ICH3_MCH_ID	ITP_TDI_P 9D4> 4A5< ITP_TDO_P 4A6> 9D4<
DDRB_MA3_R	13D4> 22A6<> 20A5< 21A5<	FWH_J4BIT_1 52DB<	ICH3_MAJOR_BOARD_REV_LSB 40A2> 40C6<	ITP_TCK_P 9C4> 9D4> 4A6<
DDRB_MA1_R DDRB_MA2_R	13D4> 22D8<> 20A5< 21A5< 13D4> 22D5<> 20A5< 21A5<	FWH_IC 52D5< FWH_INIT_N 52C4<	ICH3_LINT0_INTR 9A6<> 39C3> 4D4< ICH3_LINT1_NMI 39C3> 70F7<	ITP_BPM ? 4A5> 9C4> ITP_DBRST_N 9C4> 4C2< 48A4<
DDRB_MA0_R	13D4> 18C8<> 20A5< 21A5<	FWH_FGP_14 52C4<	ICH3_LFRAME_N 40D2> 72A7<> 52A5< 52C6< 53C7<	ITP_BCLK1_R 51C5<>
DDRB_DQS17_R	18C8<> 19D6<> 20D3<> 21D3<>	FWH_FGP_12 52C4<	ICH3_LDRQ0_N 52A8> 53C8> 40D2<	ITP_BCLK1 51D1> 9C4<
DDRB_DQS16_R	1348<> 13D8<> 13H2> 50D(<> 51D(<> 558<>	FWH_FGP_10 52C4< FWH_FGP_11 52C4<	(2A7(<> ICH3_LAN_RST_N 41C5<	ITP_BCLKØ_CPU 51D1> 4C4< ITP_BCLKØ_R 51C5<>
DDRB_DQS16	13D8<> 19D2<>	FWH_CLK33 51C8> 52C6<	ICH3_LAD<30> 40C2<> 52A5<> 52A7<> 52D3<> 53C7<>	ITP_BCLKØ 51D1> 9C4<
DDRB_DQS15	13D8(> 19C8(> 19C6(> 20D6(> 21D5(> 22C5(>	FSB_H_CLKINP_R 5185<>	ICH3_IRQ14 39B3<> 43A6> ICH3_IRQ15 39B4<	IDE_PRI_RST_N 4386<
DDRB_DQS14 DDRB_DQS14_R	1986<>> 20D6<>> 21D6<>> 22C8<>>	FSB_H_CLKINN_R 51C5<> FSB_H_CLKINP 51C1> 10D6<	ICH3_INIKUUER_N (005> 4005< ICH3_IRDY_N 3987<> 4482> 4484<> 4587<	ICH3_VRMPWRGU 6801> 41C5< IDE_PRI_CBL_DET 43A4<> 40C6<
DDRB_DQS13_R	19A6<> 20D5<> 21D5<> 22B8<>	FSB_H_CLKINN 51C1> 10D6<	ICH3_INIT_N 9A6<> 39C3> 4D4< 52B1<	ICH3_VCC_RTC 41C7> 40D6<
DDRB_DQS12_R DDRB_DQS13	19D4<> 20D5<> 21D5<> 22B6<> 13C8<> 19A8<>	FSB_HYRCOMP 10D6< FSB_HYSWING 10D5<	ICH3_HITERM 3984< ICH3_IGNNE_N 9A6<> 39D3> 4D4<	ICH3_USB_RBIAS 40A6< ICH3_VBIAS 41B6<
DDRB_DQS12	13B8<> 19D5	FSB_HXSWING 10D5<	ICH3_HIREF 3984	ICH3_USB_OC5_N 4086<
UDRB_DQS11 DDRB_DQS11_R	1388<> 1905<> 1904<> 2004<> 2104<> 2286<>	FSB_HTRDY_N 10D3> 4A4< FSB_HXRCOMP 10D5<	ICH3_HI<110> 11A7<> 39C3<> ICH3_HICOMP 39B4<>	1CH3_USB_OC3_N 4086< ICH3_USB_OC4_N 4086<
DDRB_DQS10_R	1984<> 20D4<> 21D4<> 22A8<>	FSB_HREQ_N<40> 4A1<> 10D2<>	ICH3_GPI012 40C5<	ICH3_USB_OC2_N 40A6<
DDRB_DQS9_R DDRB_DQS10	19A4<> 20D3<> 21D3<> 22C6<> 13A8<> 19B5<>	FSB_HIT_N 4A2<> 10D3<> FSB_HLOCK_N 4A2<> 10D3<	ICH3_GNTØ_N 39A7> 44C7< ICH3_GNTA_N 39A7> 42C5<	ICH3_USB_OC0_N 43D3> 40A6< ICH3_USB_OC1_N 43C4> 40A6<
DDRB_DQS9	1388<> 1985<>	FSB_HITM_N 4A2<> 10D3<>	ICH3_FRAME_N 3987<> 4488<> 44C2<> 4587<	ICH3_USBP1P 4086<> 4383<>
DDRB_DQS8 DDRB_DQS8_R	13A8<> 19D8<> 18C8<> 19D6<> 20D3<> 21D3<>	FSB_DSTBP_N<30> 4A5<> 10C5<> FSB_HD<530> 4A8<> 10C2<>	ICH3_FERR_3V_N 39D4< ICH3_FERR_N 4B6> 39D1<	ICH3_USBP0P 4086<> 43C3<> ICH3_USBP1N 4086<> 43B3<>
DDRB_DQS7_R	19D1<> 20D7<> 21D7<> 22A6<>	FSB_DSTBN_N<30> 4A1<> 10D5<>	ICH3_DPSLP_N 9A6<> 39C3> 4D4<	ICH3_USBPØN 4085<> 43C3<>
DDRB_DQS6_R DDRB_DQS7	19D6<> 20D6<> 21D6<> 22C6<> 13D8<> 19D2<>	FSB_DEFER_N 10A6> 4A4< FSB_DRDY_N 4A4<> 10A6<>	ICH3_DEVSEL_N 39B7<> 44B2> 44B4<> 45B7< ICH3_DPSLPVR 41B6<>	ICH3_TP0 4186< ICH3_TRDY_N 3987<> 4482> 4488<> 4587
DDRB_DQS6	1308<> 1908<>	FSB_DBSY_N 4A4<> 10A6<>	ICH3_CPUSLP_N 9A6<> 39D3> 4D4<	ICH3_THRM_N 40D5<
DDRB_DQS5 DDRB_DQS5_R	13C8<> 19B8<> 19B6<> 20D6<> 21D6<> 22C8<>	FSB_CPURST_N 9C4> 10A6> 4A4< FSB_DBI_N<30> 4B6<> 10A6<>	ICH3_CLK66 51B4> 41D5< ICH3_CPUPWRGD 9A6<> 39C3> 4D4<	ICH3_STPCLK_R_N 39C4<> ICH3_SUSCLK 41C5> 53A3<
DDRB_DQS4_R	1946<> 2005<> 2105<> 2288<>	FSB_BREQ0_N 4A4<> 10A5<>	ICH3_CLK48 51B4> 41D5<	ICH3_STPCLK_N 96<> 39C2> 4D4<
DDRB_DQS3_R DDRB_DQS4	19D4<> 20D5<> 21D5<> 22B6<> 13C8<> 19A8<>	FSB_BNR_N 4A4<> 10A6<> FSB_BPRI_N 10A6> 4A4<	ICH3_CLK14 51D5> 41D5< ICH3_CLK33 51C8> 39B7<	ICH3_SPKR 4186> 42A5< 70D5< ICH3_STOP_N 39B7<> 4482> 4488<> 4587
DDRB_DQS3	1388<> 1905<>	FSB_N<313> 485<> 10A5<>	ICH3_CBE3_N 39B7<> 44C4<> 45C7<>	ICH3_SMI_N 39C3> 70B7<
DDRB_DQS2 DDRB_DQS2_R	1388<> 19C5<> 19C4<> 20D4<> 21D4<> 2288<>	FSB_ADSTB_N<10> 4D2<> 10C6<> FSB_ADS_N 4B4<> 10A6<>	ICH3_CBE1_N 39B7<> 44B4<> 45C7<> ICH3_CBE2_N 39B7<> 44B4<> 45C7<>	ICH3_SMBUS_SELØ 40C6> 69C8< ICH3_SMBUS_SEL1 40C6> 69C8<
DDRB_DQS1_R	1984<> 20D4<> 21D4<> 22A8<>	FP_SYS_FLT_LED 70C7<	ICH3_CBE0_N 39B7<> 44A8<> 45C7<>	ICH3_SMBDATA 40C5<> 69C8<>
DDRB_DQSØ_R DDRB_DQS1	19A4<> 20D3<> 21D3<> 22C6<> 13A8<> 19B5<>	FP_PWR_LED 70D2< FP_SLP_BTN_N 70D4<	ICH3_APICDØ 3984<> ICH3_APICD1 3984<>	ICH3_SMBALERT_N_GPI011 40C6< ICH3_SMBCLK 40C6<> 69C8<>
DDRB_DQSØ	1348<> 1945<>	FP_NMI_BTN_N 70C4<	ICH3_APICCLK 3984	ICH3_SLP_SS_N 41C5> 70B7<
DDRB_DQ63 DDRB. DQ63 P	13D8<> 19D8<> 19D6<> 20D7<> 21D7<> 22D5<>	FP_COOL_FLT_LED 70D8< FP_HD_ACT_N 43A6> 70D2<	ICH3_AD<310> 39D6<> 44A4<> 44A7<> 44C8> 45B7> 45C7<>	ICH3_SERIRQ 39B3<> 52A7<> 53C5> ICH3_SERR_N 39B7<> 44B2> 44B4> 45B7/
DDRB_DQ62_R	1906<> 2007<> 2107<> 2206<>	FAN_TACH<70> 70A3<> 70C3> 70C4>	ICH3_A20M_N 9A6<> 39D3> 4D4<	ICH3_SAFE_MODE 42C5> 40B6<
DDRB_DQ61_R DDRB, DQ62	19D1<> 20D7<> 21D7<> 22A6<> 13D8<> 19D8<>	EE_D0 56C4<>	I2C_BUS3_DAT_MUX 6986<> ICH3_A20GATE 5285> 53C3> 39C3<	ICH3_RTCX1 4186> 4106< ICH3_RTCX2 4188> 41054
DDRB_DQ61	1308(> 1902(>	EE_DI 56C4<>	69A1<> 70B4<>	ICH3_RTCRST_N 41C6<
DDRB_DQ60	13D8(> 19C8(> 19C6(> 20D7(> 21D7(> 22C8(>	DSO_N 53D5> 54A2<	I2C_BUS3_CLK_MUX 6985<>	ICH3_REQ4_N 44C2<> 39A7<
DDRB_DQ59_R	19D6<> 20D6<> 21D7<> 22D6<>	DSKCHG_N 54A2> 53C5<	69B1<>> 70B7<>	ICH3_REQ3_N 4402(> 3947(
DDRB_DQ58_R	19D6<> 20D6<> 21D6<> 22D6<>	DRVENØ 53D5> 54B2<	I2C_BUS2_DAT_MUX 6906(>	ICH3_REQ1_N 44C2(> 39A7(
UURB_DQ57_R DDRB_DQ58	19D8<> 20D6<> 21D6<> 22A6<> 13D8<> 19D8<>	DIMM_B2_SA2 21A4< DIR_N 53D6> 54A2<	I2C_BUS2_CLK_MUX 6985<> I2C_BUS2_DAT 7C4<> 11C5<> 69A1<> 70B4<>	ICH3_RCIN_N 52A5> 53C3> 39C3< ICH3_REQ0_N 44C2> 44C4> 39A7<
DDRB_DQ57	13D8<> 19D2<> 2275 - 2775	DIMM_B2_SA1 21A4<	I2C_BUS2_CLK 11C6<> 59A1<> 70B7<> 7C4<	ICH3_PWRBTN_N 41A6> 70C2> 41C5<
DDRB_DQ56 DDRB_DQ56_R	13D8<> 19C8<> 19C6<> 20D6<> 21D6<> 22C8<>	DIMM_B1_SA2 20A4< DIMM_B2_SA0 21A4<	36C7<> 37C7<> 38B5<> 69A1<> 70B4<> I2C_BUS1_DAT_MUX 69C6<>	ICH3_PSTRBF 1186> 3984<> ICH3_PSTRBS 1186> 3984<>
DDRB_DQ55_R	1905<> 2005<> 2105<> 2205<>	DIMM_B1_SA1 20A4<	I2C_BUS1_DAT 25C5<> 29B5<> 33C7<> 34C7<> 35C7<>	3987<> 44C8> 52A7<>
DDRB_DQ54_R DDRB, DQ55	19D6<> 20D6<> 21D6<> 22C6<> 13D8<> 19C8<>	DIMM_A2_SA2 17A3< DIMM_B1_SAØ 20A4<	36C7<> 37C7<> 38B5<> 69A1<> 70B7<> I2C_BUS1_CLK_MUX 59C5<>	ICH3_PLOCK_N 39B7<> 44B2> 44B4<> ICH3_PME_N 33D7> 34D7> 35D7> 35D7
DDRB_DQ54	13D8<> 19D8<>	DIMM_A2_SA1 17A3<	I2C_BUS1_CLK 25C5<> 29B5<> 33C7<> 34C7<> 35C7<>	ICH3_PIRQH_GPI05 39B3(> 44D2(>
nnko-napg-K	THCO() SEND() STIP() SSHP()			

б

З

D

LPC_CLKRUN_N	5267<
LPC_LDRQØ_N	52A7<
LPC_LDRQ1_N	52A5<
LPC_SMI_N	52A5> 53C2> 39A7<
LPC_SUS_STAT_N	53C8> 52A7<
LPT_ACK_N	54A7> 53B3<
LPT_ALF_N	53B3> 54B7<
LPT_ALF_N_R	5486<
LPI_BUST	54H() 53B3( E407) E3B3(
LPT_ERROR_N	53B3\ 54B7/
IPT INIT N R	54864
LPT_PDØ	53B3(> 54B7(>
LPT_PDØ_R	54B6<
LPT_PD1	53B3<> 54B7<>
LPT_PD1_R	54B6<
LPT_PD2	53B3<> 54B7<>
LPT_PD2_R	54B6<
LPT_PD3	53B3<> 54A7<>
LPT_PD3_R	54A6<
LPT_PD4	53B3<> 54A7<>
LPI_PU4_R	54H6K
	53B3() 54H7()
LPT_PDS_R	53B3/\ 5407/\
	54864
LPT_PD7	53B3(> 5487(>
LPT_PE	54A7> 53B3<
LPT_SELECTIN_N_	R 5486<
LPT_SLCT	54A7> 53B3<
LPT_SLCTIN_N	53B3> 54B7<
LPT_STROBE_N	53B3> 54B7<
LPT_STROBE_N_R	54B6<
LPT_V5_0	54B7<
LTP_PD7_R	5466
LVACKAM	60C5<> 6486<> 65C4>
LUACKAP	60C7(> 64B7(> 65C5>
	50C5() 54B5() 55C4)
	50C7() 54B7() 55C5)
	60B1 (> 64B2 (> 66C4)
LVATNBP	60B4<> 64B3<> 66C5>
LVBSYAM	60C5<> 6486<> 65C4>
LVBSYAP	60C7<> 64B7<> 65C5>
LVBSYBM	60B1<> 64B2<> 66C4>
LVBSYBP	60B4<> 64B3<> 66C5>
LVCDAM	60B5<> 64B6<> 65C6>
LVCDAP	60B7<> 64B7<> 65C8>
LVCDBM	60B1<> 64B2<> 66C6>
LVCDBP	60B4<> 64B3<> 66C8>
LUNSCOM	50B5() 54B5() 55B5)
LUMSGAP	60B7() 64B7() 65B8)
LVMSGBM	60B1<> 64B2<> 66B6>
LVMSGBP	60B4<> 64B3<> 66B8>
LVREQAM	60B5<> 64B6<> 65C6>
LVREQAP	60B7<> 64B7<> 65C8>
LVREQBM	60B1<> 64B2<> 66C6>
LVREQBP	60B4<> 64B3<> 66C8>
LVRSTAM	60B5<> 64B6<> 65C4>
LVRSTAP	60B7<> 64B7<> 65C5>
LVRSTBM	6081<> 6482<> 66C4>
LVRSTBP	6005() 5405() 5505)
L VSCDAM2	5005() 5405() 5501)
LVSCDAM3	60C5<> 6486<> 65C1>
LVSCDAM4	60C5<> 64B6<> 65B4>
LVSCDAM5	60C5<> 6486<> 65C4>
LVSCDAM6	60C5<> 6486<> 65C4>
LVSCDAM7	60C5<> 6486<> 65C4>
LVSCDAM8	60C5<> 6486<> 65C6>
LVSCDAM9	60C5<> 64A6<> 65C6>
LVSCDAM10	60C5<> 64A6<> 65C6>
LVSCDAM11	60C5<> 64A6<> 65C6>
LVSCDAM12	60C5<> 64C6<> 65B1>
	60C5<> 64C6<> 65C1>
LOSEBHITS	64C5<> 64C6<> 65C1>
LVSCDAM14	
LVSCDAM14 LVSCDAM15	
LVSCDAM14 LVSCDAM15 LVSCDAPØ	60C7() 64C7() 65C3)

PAGE REV 74 A2.1

	8	7	6	5	4	З	ł
D	LUSCDAP2         60C7<>> 64C7           LUSCDAP3         60C7<>> 64B7           LUSCDAP4         60C7<>> 64B7           LUSCDAP5         60C7<>> 64B7           LUSCDAP6         60C7<>> 64B7           LUSCDAP8         60C7<>> 64B7           LUSCDAP10         60C7<>> 64B7           LUSCDAP11         60C7<>> 64D7           LUSCDAP12         60C7<>> 64C7           LUSCDAP13         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP15         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP15         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP15         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAP14         60C7<>> 64C7           LUSCDAPHP         60C7<>> 64C7	7<> 65C3>         P64H2	L_CLK66 5188> 25C5< L_HI16 1183<> 25C2< L_HI17 1183<> 25C2> L_HI18 1183<> 25C2> L_HI20 11A3<> 25C2> L_HI21 11A3<> 25C2> L_HI21 11A3<> 25C2> L_HA2.5L0T2 2585< L_HPA_SL0T2 2585< L_HPA_SL0T2 2585< L_HPA_SL0T2 2585< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T2 2583< L_HPB_SL0T3 2583<	P64H2_1_PB_GNT1_N 24D4> 34D P64H2_1_PB_GNT3_N 24D5<> P64H2_1_PB_GNT3_N 24D4> 25E P64H2_1_PB_GNT5_N 24D4<> 25 P64H2_1_PB_GNT5_N 24D4<> 25 P64H2_1_PB_IRDY_N 24C4<> 31 P64H2_1_PB_IRD1 31C2<> 24A4 P64H2_1_PB_IRO2 31C2<> 24A4 P64H2_1_PB_IRO3 31D2<> 24A4 P64H2_1_PB_IRO3 31D2<> 34D5 P64H2_1_PB_IRO3 31C2<> 34D5 P64H2_1_PB_IRO3 31C2<> 34D5 P64H2_1_PB_IRO3 31C2<> 34D5 P64H2_1_PB_IRO3 31C2<> 34D5 P64H2_1_PB_IRO3 31C2<> 24A4 P64H2_1_PB_IRO3 31C2<> 24A4	17     P64H2.       17     P64H2.       18     P64H2.       188     P64H2.       188<	2_PA_DEVSEL_N 27C4<> 3285<> 59C3<> 2_PA_FRAME_N 27C4<> 3285<> 59C3<> 2_PA_GNT2_N 27C4<> 59D5 2_PA_GNT3_N 27D5<> 2_PA_GNT4_N 27D5<> 2_PA_GNT5_N 27D4> 29D8<> 2_PA_IR00 32A2<> 59D3> 27A4<	
С	LUSCLIAPLE         BdCS         64B;           LUSCDPLP         607.0         64B;           LUSCDBM0         601.0         64C;           LUSCDBM1         601.0         64C;           LUSCDBM3         601.0         64C;           LUSCDBM3         601.0         64B;           LUSCDBM4         601.0         64B;           LUSCDBM5         601.0         64B;           LUSCDBM5         601.0         64B;           LUSCDBM6         601.0         64B;           LUSCDBM6         601.0         64B;           LUSCDBM6         601.0         64B;           LUSCDBM7         602.1         64B;           LUSCDBM18         602.1         64B;           LUSCDBM10         602.1         64C;           LUSCDBM11         602.1         64C;           LUSCDBM13         602.1         64C;           LUSCDBM13         602.1         64C;           LUSCDBM14         602.1         64C;           LUSCDBM13         602.1         64C;           LUSCDBM14         602.1         64C;           LUSCDBP1         602.4         64C;           LUSCDBP1         602.4 <th>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;</th> <th>L_PA_RCK6_N_31B6() 33B3() 23D4( L_PA_RCK6_N_31B6() 33B7() 33A2() 33A7() 33C7() 1_PA_CEEL_N_23B4() 33B7() L_PA_CEEL_N_23B4() 33C2() L_PA_CEEL_N_23B4() 33C2() L_PA_CEES_N_23B4() 31D8() 33A3() L_PA_CEES_N_23B4() 31D8() 33A3() L_PA_CEES_N_23C4() 31D8() 33A3() L_PA_CENS_N_23C4() 31D8() 33C7() L_PA_FRAME_N_23C4() 31D8() 33C7() L_PA_CRIT_N_23C4() 25B8() L_PA_CRIT_N_23C4() 25B8() L_PA_CRIT_N_23C4</th> <th>P64H2_I_PB_IR013 31B2&lt;&gt; 24B P64H2_I_PB_IR013 31D2&gt;&gt; 24B P64H2_I_PB_IR013 31C2&gt;&gt; 24B P64H2_I_PB_IR013 31C2&gt;&gt; 24B P64H2_I_PB_IR015 31B2&lt;&gt; 24B P64H2_I_PB_IR015 31B2&lt;&gt; 24B P64H2_I_PB_MCSEN 31A2&lt;&gt; 34B P64H2_I_PB_PAR54 24C4&lt;&gt; 34B7 P64H2_I_PB_PAR54 24C4&lt;&gt; 34B7 P64H2_I_PB_PCLK0 24B2&gt; 56B6 P64H2_I_PB_PCLK0 24B2&gt; 34D3 P64H2_I_PB_PCLK1 24B2&gt; 34D3 P64H2_I_PB_PCLK1 24B2&gt; 34D3 P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_PCLK1 24B5&lt;&gt; P64H2_I_PB_RC0LN 31A4&lt;&gt; 56 P64H2_I_PB_RE02N 31B2&lt;&gt; 24 P64H2_I_PB_RE02N 31B2&lt;&gt; 24 P64H2_I_PB_RE03N 31B2&lt;&gt; 24 P64H2_I_PB_RE04N 31B2&lt;&gt; 24 P64H2_I_PB_RE04N 31B2&lt;&gt; 24 P64H2_I_PB_RE04N 31B2&lt;&gt; 24 P64H2_I_PB_RE04N 31B2&lt;&gt; 24 P64H2_I_PB_RE04N</th> <th>344         P64H2.           344         P64H2.           345         P64H2.           346         P64H2.           347         S666           P64H2.         P64H2.           3401         P64H2.           3401         P64H2.           3401         P64H2.           3401         P64H2.           964H2.         P64H2.           96442.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.</th> <th>2_PA_IR01 32C6\&gt; 27H4 2_PA_IR011 32C6\&gt; 27B4 2_PA_IR011 32C6\&gt; 27B4 2_PA_IR013 32C6\&gt; 27B4 2_PA_IR013 32C6\&gt; 27B4 2_PA_IR013 32C6\&gt; 27B4 2_PA_IR013 32C6\&gt; 27B4 2_PA_IR013 32C6\&gt; 27B4 2_PA_IR015 32C6\&gt; 27B4 2_PA_R05 32C6 2_PA_PRR 27C4 32C6 2_PA_PRR 27C4 32C8 2_PA_PCIX0P 27D5 2_PA_PCIX0P 27D5 2_PA_PCIX0P 27D5 2_PA_PCLK0 27B5 32D6 2_PA_PCLK0 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_RC01 32A6 55D3 27C4 2_PA_RE01_N 32A6 2_PA_RC02_N 32A6 2_</th> <th></th>	>>>>>>>>>>>>>>>>>>>>>>>>>>>>	L_PA_RCK6_N_31B6() 33B3() 23D4( L_PA_RCK6_N_31B6() 33B7() 33A2() 33A7() 33C7() 1_PA_CEEL_N_23B4() 33B7() L_PA_CEEL_N_23B4() 33C2() L_PA_CEEL_N_23B4() 33C2() L_PA_CEES_N_23B4() 31D8() 33A3() L_PA_CEES_N_23B4() 31D8() 33A3() L_PA_CEES_N_23C4() 31D8() 33A3() L_PA_CENS_N_23C4() 31D8() 33C7() L_PA_FRAME_N_23C4() 31D8() 33C7() L_PA_CRIT_N_23C4() 25B8() L_PA_CRIT_N_23C4() 25B8() L_PA_CRIT_N_23C4	P64H2_I_PB_IR013 31B2<> 24B P64H2_I_PB_IR013 31D2>> 24B P64H2_I_PB_IR013 31C2>> 24B P64H2_I_PB_IR013 31C2>> 24B P64H2_I_PB_IR015 31B2<> 24B P64H2_I_PB_IR015 31B2<> 24B P64H2_I_PB_MCSEN 31A2<> 34B P64H2_I_PB_PAR54 24C4<> 34B7 P64H2_I_PB_PAR54 24C4<> 34B7 P64H2_I_PB_PCLK0 24B2> 56B6 P64H2_I_PB_PCLK0 24B2> 34D3 P64H2_I_PB_PCLK1 24B2> 34D3 P64H2_I_PB_PCLK1 24B2> 34D3 P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_PCLK1 24B5<> P64H2_I_PB_RC0LN 31A4<> 56 P64H2_I_PB_RE02N 31B2<> 24 P64H2_I_PB_RE02N 31B2<> 24 P64H2_I_PB_RE03N 31B2<> 24 P64H2_I_PB_RE04N 31B2<> 24 P64H2_I_PB_RE04N 31B2<> 24 P64H2_I_PB_RE04N 31B2<> 24 P64H2_I_PB_RE04N 31B2<> 24 P64H2_I_PB_RE04N	344         P64H2.           345         P64H2.           346         P64H2.           347         S666           P64H2.         P64H2.           3401         P64H2.           3401         P64H2.           3401         P64H2.           3401         P64H2.           964H2.         P64H2.           96442.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.           9642.         P64H2.	2_PA_IR01 32C6\> 27H4 2_PA_IR011 32C6\> 27B4 2_PA_IR011 32C6\> 27B4 2_PA_IR013 32C6\> 27B4 2_PA_IR013 32C6\> 27B4 2_PA_IR013 32C6\> 27B4 2_PA_IR013 32C6\> 27B4 2_PA_IR013 32C6\> 27B4 2_PA_IR015 32C6\> 27B4 2_PA_R05 32C6 2_PA_PRR 27C4 32C6 2_PA_PRR 27C4 32C8 2_PA_PCIX0P 27D5 2_PA_PCIX0P 27D5 2_PA_PCIX0P 27D5 2_PA_PCLK0 27B5 32D6 2_PA_PCLK0 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_PCLK1 27B5 2_PA_RC01 32A6 55D3 27C4 2_PA_RE01_N 32A6 2_PA_RC02_N 32A6 2_	
В	LUSCDBP4         60C4<>         64B3           LUSCDBP5         60C4<>         64B3           LUSCDBP6         60C4<>         64B3           LUSCDBP7         60C4<>         64B3           LUSCDBP8         60C4<>         64B3           LUSCDBP9         60C4<>         64B3           LUSCDBP10         60C4<>         64B3           LUSCDBP11         60C4<>         64C3           LUSCDBP12         60C4<>         64C3           LUSCDBP13         60C4<>         64C3           LUSCDBP14         60C4<>         64C3           LUSCDBP15         60C4<>         64C3           LUSCDBP14         60C4<>         64C3           LUSCDBP15         60C4<>         64C3           LUSCDBPHM         60B4<<>         64C3           LUSCDBPHM         60B4<<>         64C3	3<> 6655>         P64H2_1           3<> 66C5>         P64H2_1           3<> 66C5>         P64H2_1           3<> 66C5>         P64H2_1           3<> 66C6>         P64H2_1           3<> 66C8>         P64H2_1           3<> 66C3>         P64H2_1           3<> 66C3>         P64H2_1           3<< 66C3>         P64H2_1	L_PA_IR04 31D5<> 23A4< L_PA_IR05 31D5<> 23A4< L_PA_IR05 31D5<> 23A4< L_PA_IR05 31D5<> 23A4< L_PA_IR09 31D5<> 23A4< L_PA_IR09 31D5<> 23A4< L_PA_IR010 31D5<> 23A4< L_PA_IR010 31D5<> 23A4< L_PA_IR010 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR013 31A5<> 23A4< L_PA_IR015 31A5<> 23A4< L_	P64H2_1_PB_RE04_N 31A2<> 24           P64H2_1_PB_RE05_N 31D2<> 24           P64H2_1_PB_RE064_N 31D4<> 31           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_STON           P64H2_1_PB_TRDY_N           P64H2_1_PSTRBF           P64H2_1_PSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_PUSTRBF           P64H2_1_ROMP           P64H2_1_ROMP           P64H2_1_TEST_N           P64H2_1_TEST_N           P64H2_1_TEST_N           P64H2_1_TEST_N           P64H2_1_TEST_N	IC4< P64H2. IC4< P64H2. IC4< P64H2. IC4< P64H2. IC3(> 44A2> 56C1(> P64H2. IC3(> 44A2> 56C1(> P64H2. IC3(> 44A2> 56C1(> P64H2. IC4(> 34C7(> 56C6(> P64H2. IC4(> P64	2_PA_REOS_N 3266<> 27C4 2_PA_REO64_N 27D4<> 32C8<> 59D3<> 2_PA_RST_N 27B4> 6007 2_PA_SERR_N 32B6<> 59C3<> 2_PA_SERR_N 32B6<> 59C3<> 2_PA_STOP_N 27C4<> 32B6<> 59C3<> 2_PA_TRDY_N 27C4<> 32B6<> 59C3<> 2_PB_ACK64_N 28D4<> 32A2<> 35B3<> 36B3<> 37B3<> 36A2<> 35A2<> 35A2<> 35A7<>> 37A7<> 36A5<> 36C7<> 36A7<>> 36C4<> 36C4<>> 36C4<>> 36C7<>> 36B7<>>> 36C4<>>> 36C4<>>> 36C7<>>>> 36C7<>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	> < > < >
	LUSCUBPLP 6081<>6483 LUSCUBPLP 608<<>6483 LUSELAP 6087<>6483 LUSELAP 6087<>6483 LUSELBP 6081<>6483 LUSELBP 6084<>6483 LUTR/HPWR_A 6405>6281<           LUSELBP 6084<>6483 LUTR/HPWR_B 6405>6283           MCH_AP_0_N 687>1086           MCH_AP_0N 697>1086	2<>         bbC47         P64H2_1           3<>         65C5>         P64H2_1           5<>         65C6>         P64H2_1           7<>         65C6>         P64H2_1           2<>         66C6>         P64H2_1           2<>         66C6>         P64H2_1           2<>         66C6>         P64H2_1           2<         66C6>         P64H2_1           2<         66C8>         P64H2_1           2<         66C8>         P64H2_1           2         66D5<         P64H2_1           2         66D5         P64H2_1	LPA_PAR64 23C4<> 31Bc> 33A(<) LPA_PCIXCAP 33C2<> 23D1 LPA_PCLK0P 33C3<> 23D3 LPA_PCLK0E 23B5<> LPA_PCLKE 23B5<> LPA_PCLKE 23B5<> LPA_PCCKE 23B5<> LPA_PC0X-N 23C4<> 31B6<> 33C2<> LPA_PC0X-N 23C4<> 31B5<> 33C2<> LPA_RC0NN 31B6<> 23C4< 3D3C2<> LPA_RC0NN 31B6<> 23C4< 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20C4 20	P54H2_1_UREF 25C2< P54H2_1_V8ING 25C2< P54H2_2_APICCLK 29B5< P54H2_2_APICD 29B5<> P54H2_2_APICD 29B5<<> P54H2_2_CK200 29C5< P54H2_2_CK200 29C5< P54H2_2_CK200 29C5 <br P54H2_2_CLK56 51B8 29C5           P54H2_2_CLK56 51B8 29C5           P54H2_2_LH15 11D7<>29C2           P54H2_2_H17 11D7<>29C2	P64H2. P64H2. P64H2. P64H2. P64H2. P64H2.	3885() 2_PB_CBE1_N 2884() 3583() 36B3() 37B3() 3888() 2_PB_CBE2_N 2884() 35C3() 36C3() 37C3() 2_PB_CBE3_N 2884() 35C3() 36C3() 37C3() 38C8() 2_PB_CBE4_N 2884() 32D4() 35A3() 36A3() 37A3() 38D3() 2_PB_CBE5_N 2884() 32D4() 35A7() 36A7()	
A	mich_H_N(3532)         SC2>         10265           MCH_BINIT_N         SE2>         1046           MCH_CLK66         S184>         1186           MCH_DP_N(30)         SC6>         1046           MCH_GTL_VREF         1003           MCH_RSP_N         SE2>         1026           MCH_XERR_N         SE2>         1026           MDI1         S642<>         S886           MDI2         S642<>         S886           MDI2         S642<>         S886           MDI3         S642<>         S886           MDI3         S642<>         S886           MDI0         S642         S886	P64H2_1           P64H2_2           P64H2_1           P64H2_2           P64H2_1           P64H2_2           P64H2_2           P64H2_2           P64H2_2           P64H2_2           P64H2_2           P64H2_2           P64H2_2           P64H2_2 <td< th=""><th>L_PA_REU2_N JIHG&amp; 23C4           L_PA_RE03_N JIAG         23C4           L_PA_RE04_N JIAG         23C4           L_PA_RE05_N JIC6         23C4           L_PA_RE064_N JIAG         23C4           L_PA_RE064_N 23D6         23C4           L_PA_RE064_N 23D6         33B7           L_PA_SERR_N JIAG         33D7           L_PA_SERR_N 23D4         31B6           J_PA_SERR_N 31B6         33C7           L_PA_STOP_N 23C4         31B6           J_PB_TDN_N 23C4         31B6           J_PB_AC664_N 24D4         31B2           J_PB_AD         23L4           J_PB_C664_N 24D4         31B2           J_PB_C6530         24D6           J_PB_C6530         24D6           J_PB_C550         34D7           L_PB_C651.N 24B4         34B3           J_PB_C651.N 24B4         34B3           J_PB_C651.N 24B4         34B3           J_PB_C652.N 24B4         34B3           J_PB_C652.N 24B4         34B3           J_PB_C652.N 24B4         34C3           J_PB_C654.N 24C4         34B3           J_PB_C654.N 24C4         34B3           J_PB_C654.N 24C4         34B3</th><th>P64H2_2_H118 11D7&lt;&gt; 29C2 P64H2_2_H120 11D6&lt;&gt; 29C2 P64H2_2_H121 11D6&lt;&gt; 29C2 P64H2_2_H121 11D6&lt;&gt; 29C2 P64H2_2_HPA_SLOTD 29A5&lt; P64H2_2_HPA_SLOTD 29A5&lt; P64H2_2_HPA_SLOTD 29A5&lt; P64H2_2_HPA_SLOTD 29A3&lt; P64H2_2_HPB_SLDTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_CK64_N 32A6&lt;&gt; 5 P64H2_2_PA_CBE0_N 27B4&lt;&gt; 59 P64H2_2_PA_CBE0_N 27B4&lt;&gt; 59 P64H2_2_PA_CB_</th><th>(·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·)</th><th>3/H(&lt;) 3BUI() 2_PB_CBE6_N 28C4() 32D4() 35A3() 36A3() 37A3() 38D3() 2_PB_CBE7_N 28C4() 32D4() 35B7() 36B7() 37B7() 38D1() 2_PB_DEVSELN 28C4() 32B2() 35C3() 36C3() 37C3() 38B8() 2_PB_FRAME_N 28C4() 32B2() 35C7() 36C7() 37C7() 38C5() 2_PB_GNT2_N 28C4() 35D7( 2_PB_GNT2_N 28C4) 35D7( 2_PB_GNT3_N 28C4) 35D7( 2_PB_GNT3_N 28C4) 37D7( 2_PB_GNT3_N 28C4) 37D7( 2_PB_GNT3_N 28C4) 29D8() 2_PB_GNT4_N 28D4) 29D8() 2_PB_GNT5_N 28C4() 22D8() 2_PB_GNT5_N 28C4() 22D8() 2_PB_GNT4_N 28D4() 29D8() 2_PB_GNT4_N 28D4() 29D8() 2_PB_GNT5_N 28C4() 32D7() 35C3() 35C3() 37C3() 38B8()</th><th></th></td<>	L_PA_REU2_N JIHG& 23C4           L_PA_RE03_N JIAG         23C4           L_PA_RE04_N JIAG         23C4           L_PA_RE05_N JIC6         23C4           L_PA_RE064_N JIAG         23C4           L_PA_RE064_N 23D6         23C4           L_PA_RE064_N 23D6         33B7           L_PA_SERR_N JIAG         33D7           L_PA_SERR_N 23D4         31B6           J_PA_SERR_N 31B6         33C7           L_PA_STOP_N 23C4         31B6           J_PB_TDN_N 23C4         31B6           J_PB_AC664_N 24D4         31B2           J_PB_AD         23L4           J_PB_C664_N 24D4         31B2           J_PB_C6530         24D6           J_PB_C6530         24D6           J_PB_C550         34D7           L_PB_C651.N 24B4         34B3           J_PB_C651.N 24B4         34B3           J_PB_C651.N 24B4         34B3           J_PB_C652.N 24B4         34B3           J_PB_C652.N 24B4         34B3           J_PB_C652.N 24B4         34C3           J_PB_C654.N 24C4         34B3           J_PB_C654.N 24C4         34B3           J_PB_C654.N 24C4         34B3	P64H2_2_H118 11D7<> 29C2 P64H2_2_H120 11D6<> 29C2 P64H2_2_H121 11D6<> 29C2 P64H2_2_H121 11D6<> 29C2 P64H2_2_HPA_SLOTD 29A5< P64H2_2_HPA_SLOTD 29A5< P64H2_2_HPA_SLOTD 29A5< P64H2_2_HPA_SLOTD 29A3< P64H2_2_HPB_SLDTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_HPB_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_SLOTD 29A3 P64H2_2_PA_CK64_N 32A6<> 5 P64H2_2_PA_CBE0_N 27B4<> 59 P64H2_2_PA_CBE0_N 27B4<> 59 P64H2_2_PA_CB_	(·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·) (·)	3/H(<) 3BUI() 2_PB_CBE6_N 28C4() 32D4() 35A3() 36A3() 37A3() 38D3() 2_PB_CBE7_N 28C4() 32D4() 35B7() 36B7() 37B7() 38D1() 2_PB_DEVSELN 28C4() 32B2() 35C3() 36C3() 37C3() 38B8() 2_PB_FRAME_N 28C4() 32B2() 35C7() 36C7() 37C7() 38C5() 2_PB_GNT2_N 28C4() 35D7( 2_PB_GNT2_N 28C4) 35D7( 2_PB_GNT3_N 28C4) 35D7( 2_PB_GNT3_N 28C4) 37D7( 2_PB_GNT3_N 28C4) 37D7( 2_PB_GNT3_N 28C4) 29D8() 2_PB_GNT4_N 28D4) 29D8() 2_PB_GNT5_N 28C4() 22D8() 2_PB_GNT5_N 28C4() 22D8() 2_PB_GNT4_N 28D4() 29D8() 2_PB_GNT4_N 28D4() 29D8() 2_PB_GNT5_N 28C4() 32D7() 35C3() 35C3() 37C3() 38B8()	
	MSCLK 53C3<> 54CE MSDATA 53C3<> 54CE MTRO_N 53DE> 54A2< P64H2_1_APICDØ 25B5<> P64H2_1_APICDØ 25E5<> P64H2_1_CK2ØØ_N 25C5< P64H2_1_CK2ØØ_N 25C5<	3< P64H2_1 3< P64H2_1 5< P64H2_1 P64H2_1 P64H2_1 P64H2_1 P64H2_1	LPB_CBE4_N 24C4(> 31B2(> 34A3(> 56C6(> LPB_CBE5_N 24C4(> 31B2(> 34A3(> 56C6(> LPB_CBE5_N 24C4(> 31D4(> 34A3(> 56C6(> LPB_CBE7_N 24C4(> 31D4(> 34B7(> 56C6(> LPB_DEV3EL_N 24C4(> 34C3(> 44A2> 56C6(> LPB_FRAME_N 24C4(> 34C3(> 44A2> 56C6(> LPB_FRAME_N 24C4(> 31C2(> 34C7(> 56C6(> LPB_GNTØ_N 24C4(> 56B6(	P64H2_2_PA_CBE1_N 27B4<> 59 P64H2_2_PA_CBE2_N 27B4<> 59 P64H2_2_PA_CBE3_N 27B4<> 59 P64H2_2_PA_CBE3_N 27B4<> 32 P64H2_2_PA_CBE5_N 27C4<> 32 P64H2_2_PA_CBE5_N 27C4<> 32 P64H2_2_PA_CBE6_N 27C4<> 32 P64H2_2_PA_CBE7_N 27C4<> 32	IC3<> IC3<> IC3<> IC3<> P64H2. 286<> 59C3<> P64H2. 286<> 59C3<> P64H2. 286<> 59C3 P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2. P64H2.	3/C3(> 3BB8(> 2_PB_IRO@ 32C2(> 35D5> 28A4< 2_PB_IRO1 32C2(> 35D5> 28A4< 2_PB_IRO2 32C2(> 35D5> 28A4< 2_PB_IRO3 32C2(> 35D5> 28A4 2_PB_IRO4 32C2(> 35D5> 28A4 2_PB_IRO5 32C2(> 36D5> 28A4< 2_PB_IRO5 32C2(> 36D3> 28A4<	
						_DRAWING_	
L	8	7	б	5	4	3	
							_

1

D

С

В

Α

P64H2_2_PB_IRQ6	32C2<> 36D6> 28A4<	
P64H2_2_PB_IRQ7	32C2<> 36D3> 28A4<	
P64H2_2_PB_IRQ8	32C2(> 37D6> 28A4(	
P64H2_2_PB_IRQ1	0 32C2<> 37D6> 28A4<	
P64H2_2_PB_IRQ1	1 32C2<> 37D3> 28A4<	
P64H2_2_PB_IRQ1	2 32D2<> 38D5> 28B4<	
P64H2_2_PB_IRQ1	3 32D2<> 38D8> 28B4<	
P64H2_2_PB_IRQ1	5 3202() 3808) 2884(	
P64H2_2_PB_M66E	N 28D2<> 32A6<> 35B2> 36B2> 37B2>	
	3888>	
P64H2_2_PB_PAR	28C4<> 35B7<> 36B7<> 37B7<> 38B5<>	
P64H2_2_P8_PAR6	4 2804() 3282() 3587() 3687() 3787() 3801()	
P64H2_2_PB_PCIX	CAP 28D2<> 35C3<> 36C3<> 37C3<>	
	3888<>	
P64H2_2_PB_PCLK	Ø 28B1> 35D3<	
P64H2_2_PB_PCLK	0_R 28B5<>	
P64H2_2_PB_PCLK	1 28B1> 36D3<	
P64H2_2_PB_PCLK	1_R 2885() 2 2881\ 3703/	
P64H2_2_PB_PCLK	2_R 2885<>	
P64H2_2_PB_PCLK	3 2881> 38C8<	
P64H2_2_PB_PCLK	3_R 28B5<>	
P64H2_2_PB_PCLK	6 28B5<>	
P64H2 2 PR PFPP	N 2804() 3282() 3503() 3603()	
	37C3<> 38B8<>	
P64H2_2_PB_PLOC	K_N 28A4> 32B2<> 35C3<> 36C3<>	
	37C3<> 38B8<>	
P64H2_2_PB_REQ0	_N 32A2<> 28C4< 35D3<	
P64H2_2_PB_REQ1	_N 3206() 2804( 3503( N 3206() 2804( 3703(	
P64H2_2_PB RE03	_N 32A2<> 28C4< 38C8<	
P64H2_2_PB_REQ4	_N 32C6<> 28C4<	
P64H2_2_PB_REQ5	_N 32A2<> 28C4<	
P64H2_2_PB_REQ6	4_N 32B2<> 35B7<> 36B7<> 37B7<>	
	38A5<> 28D4<	
P64H2_2_PB_R31_	N 3282() 35(3() 36(3() 37(3()	
I OHIELEI DEOLIN	3888<> 2804<	
P64H2_2_PB_STOP	_N 28C4<> 32B2<> 35C7<> 36C7<>	
	37C7<> 38B5<>	
P64H2_2_PB_TRDY	_N 28C4<> 32B2<> 35C7<> 36C7<>	
	3707<> 3885<>	
P64H2_2_PSTRB	1105() 2902()	
P64H2_2_PUSTRBF	11C6<> 29C2<>	
P64H2_2_PUSTRBS	11C6<> 29C2<>	
P64H2_2_RASERR_	N 29C6> 7ØB7<	
P64H2_2_RCOMP	29034>	
P64H2 2 UREF	2903<	
P64H2_2_VSWING	29C3<	
P64H2_2_VSWING PCI33_ACK64_N	29C3< 31B2<> 44A4<>	
P64H2_2_VSWING PCI33_ACK64_N PCI33_CLK33	29C3< 31B2<> 44A4<> 51C8> 44C4<	
P64H2_2_VSWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLKRUN_N	29C3< 31B2<> 44A4<> 51CB> 44C4< 44C7<	
P64H2_2_VSWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLKRUN_N PCI33_IDSEL PCI33_DME_N	29C3< 31E2<> 44A4<> 51CB> 44C4< 44C7< 44C7< 44C7<	
P64H2_2_VSMING PCI33_ACK64_N PCI33_CLK33 PCI33_CLKRUN_N PCI33_IDSEL PCI33_PME_N PCI33_PRSNT1	29C3< 31B2<> 44A4<> 51C8> 44C4< 44C7< 44C7< 44C7< 44C7< 44C5<	
PG4H2_2_VSWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLKRUN_N PCI33_IDSEL PCI33_PME_N PCI33_PRSNT1 PCI33_PRSNT2	29C3< 31B2<> 44A4<> 51C8> 44C4< 44C7< 44C7< 44C7 44C7 44C5	
PG4H2_2_VSWING PG133_ACK64_N PCI33_CLK33 PCI33_CLK33 PCI33_ID5EL PCI33_PME_N PCI33_PR5NT1 PCI33_PR5NT2 PCI33_RE054_N	29C3< 31E2<> 44P4<> 51C8> 44C4 44C7< 44C7< 44C7< 44C7 44C5 31E2<> 44P8<>	
PG4H2_2_USWING PCI33_ACK54_N PCI33_CLK33 PCI33_CLK33 PCI33_ID5EL PCI33_ID5EL PCI33_PR5NT1 PCI33_PR5NT2 PCI33_RE054_N PCI33_SB0_N PCI33_SB0_N	29C3< 31B2<> 4404<> 51C8> 44C4< 44C7< 44C7< 44C7< 44C5< 44C5< 31B2<> 4408<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8<> 44B8 44B8<> 44B8 44B8	
PG4H2_2_USWING PG133_ACK64_N PC133_CLK33 PC133_CLKRUN_N PC133_IDSEL PC133_PRSN1 PC133_PRSN1 PC133_PRSN1 PC133_RS064_N PC133_SB0_N PC133_SD0NE PC133_SD0NE	29C3( 31B2<> 44A4<> 51CB> 44C4< 44C7< 44C7< 44C7< 44C7< 44C5< 31B2<> 44B8<> 44B2> 44B2> 44B8<> 44B2> 44B2> 44B8<> 44B2> 44B2> 44B8<> 44B2> 44B2> 44B8<> 44B2> 44B2>	
PG4H2_2_USWING PG133_ACK64_N PCI33_CLK33 PCI33_CLK8UN_N PCI33_DSEL PCI33_PRSNT1 PCI33_PRSNT2 PCI33_RSNT2 PCI33_RS064_N PCI33_SD0NE PCI33_SD0NE PCI33_TDI PCI33_TMS	29C3           29C3           31E2         44A4<>           31E2         44C4           44C7         44C7           44C7         44C7           44C7         44C7           44C5         31E2           31E2         44B8<>           44E2         44B8<>           44E2         44B8<>           44A2         44C7<	
PG4H2_2_USWING PG4H2_2_USWING PCI33_CCK8UN_N PCI33_CLK8UN_N PCI33_CLK8UN_N PCI33_PG5L PCI33_PR5NT1 PCI33_PR5NT2 PCI33_RC664_N PCI33_SD0_N PCI33_SD0_N PCI33_SD0NE PCI33_TDI PCI33_UAUX	29C3< 31E2<> 44R4<> 51C8> 44C4< 44C7< 44C7< 44C7< 44C5< 44C5 44C5 44C5 44E2> 44R8<> 44B2> 44B8<> 44B2> 44B8<> 44C7<	
P64H2_2_USWING P64H2_2_USWING PCI33_CLK33 PCI33_CLK33 PCI33_CLK20N_N PCI33_DSEL PCI33_PRSN1 PCI33_PRSN12 PCI33_RS664_N PCI33_SD0NE PCI33_SD0NE PCI33_SD0NE PCI33_TDI PCI33_TM5 PCI33_TM5 PCI33_VAUX	29C3< 31B2<> 44R4<> 51C8> 44C4< 44C7< 44C7< 44C7< 44C5< 31B2<> 44R8<> 44B2> 44R8<> 44B2> 44B8<> 44B2> 44B8<> 44B2> 44B7<> 44B2> 44B7<> 44D2< 44C7< 44D2< 44D7<> 44D2< 44D7<	
PG4H2_2_USWING PG4H2_2_USWING PCI33_CLK8JN PCI33_CLK8JN_N PCI33_DRSL PCI33_PRSNT1 PCI33_PRSNT1 PCI33_PRSNT2 PCI33_RE064_N PCI33_SBONE PCI33_SDONE PCI33_TDI PCI33_TDI PCI33_TMS PCI33_VAUX PCIRST2_5_N	29C3( 31E2<> 44A4<> 51CB> 44C4< 44C7( 44C7( 44C7( 44C7( 44C5( 31E2<> 44A8<> 44E2< 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44A8<> 44C7( 34A2> 44C7(> 39A5) 11B8< 16A4< 17A3< 20A4< 21A4<	
PG4H2_2_USWING PG133_CK64_N PCI33_CLK33 PCI33_CLKRUN_N PCI33_IDSEL PCI33_PRSNT2 PCI33_PRSNT2 PCI33_RS0A PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TD1 PCI33_TM5 PCI33_UAUX PCIRST2_5_N PCIRST2_2N	29C3( 31E2<> 44P4<> 51CB> 44C4< 44C7< 44C7< 44C7 44C7 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C5 44C6 44C7 44C5 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7	
PG4H2_2_USWING PG4H2_2_USWING PG133_GCK64_N PG133_CLKRUN_N PG133_DSEL PG133_PRSN1 PG133_PRSN1 PG133_PRSN12 PG133_REG64_N PG133_SBO_N PG133_SDONE PG133_TD1 PG133_TM5 PG133_UAUX PGIRST2_S_N PGIRST2_S_N PGIRST2_N	29C3( 31E2(> 44P4(>) 51CB) 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2(> 44P8(>) 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44C7( 39A5) 11B8( 15A4( 17A3( 20A4( 21A4( 39A5) 25B5( 29B5( 38B3( 72B5( 72C3( 33D2() 34D3() 35D3() 35D3() 37D3()	
PG4H2_2_USWING PG4H2_2_USWING PG133_CCK84_N PC133_CCK8UN_N PC133_CLK8UN_N PC133_DPSN1 PC133_PRSN11 PC133_PRSN12 PC133_RSN2 PC133_SBO_N PC133_SBO_N PC133_SBO_N PC133_TDI PC133_UAUX PC1RST2_S_N PCIRST2_S_N PCIRST2_N	29C3< 31E2> 44P4<> 51CB> 44C4< 44C7< 44C7< 44C7< 44C5< 31E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31E2<> 31	
PG4H2_2_USWING PG4H2_2_USWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLK8UN_N PCI33_IDSEL PCI33_PRSN1 PCI33_PRSN12 PCI33_PRSN12 PCI33_RG64_N PCI33_SD0NE PCI33_SD0NE PCI33_SD0NE PCI33_TDI PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCIRST_2_N PCI_SLOTS_TCK	29C3< 31E2> 44P4<> 51C8> 44C4< 44C7< 44C7< 44C7< 44C5< 31E2> 44B4> 44C5 44E2> 44B4> 44E2> 44B4> 44E2> 44B4> 44E2> 44B4> 44E2> 44B4> 44E2> 44B4> 44E2> 44B4> 44C7< 39A5> 11B8< 16A4< 17A3< 20A4< 21A4< 39A7> 25E5< 29E5< 38E3< 72E5< 72C3< 33E2<> 34D3<> 35D3<> 35D3<> 37D3<> 38D7<> 44D4<> N 33D8<> 34D5<> 35D5<> 35D5<> 35D5<> 37D5<>>	
PG4H2_2_USWING PG4H2_2_USWING PCI33_CLK8JN PCI33_CLK8UN_N PCI33_IDSEL PCI33_PME_N PCI33_PRSNT1 PCI33_PRSNT2 PCI33_RG64_N PCI33_SD0NE PCI33_SD0NE PCI33_SD0NE PCI33_TDI PCI33_TDI PCI33_TDS PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCIRST_2_N	29C3( 31E2> 44P4<> 51CB> 44C4< 44C7( 44C7( 44C7( 44C7( 44C5<) 31E2> 44P8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 31E2<> 44P8(> 44C7( 39P7) 25E5< 29E5< 38B3< 72E5< 72C3	
PG4H2_2_USWING PG4H2_2_USWING PCI33_CLK33 PCI33_CLK33 PCI33_CLKRUN_N PCI33_DFSL PCI33_PRSNT2 PCI33_PRSNT2 PCI33_REG64_N PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TD1 PCI33_TD1 PCI33_TM5 PCI33_UAUX PCIRST2_5_N PCIRST2_5_N PCIRST2_5_N PCI_SLOT5_TCK PCI_SLOT5_TRST_ PME_N PCI_SCOT5_TCST_	29C3( 31E2() 44P4() 51CB) 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2() 44P8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44C7() 44C7( 39A5) 11E8( 16A4( 17A3( 20A4( 21A4( 39A7) 25E5( 29E5( 38E3( 72E5( 72C3( 39D7) 44D4() 39D7() 44D4() 39D7() 44D4() 39D5() 34D5() 35D5() 35D5() 37D5() 38D7() 44D7() 56E7()	
P64H2_2_USWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLK33 PCI33_CLKRUN_N PCI33_PEN PCI33_PRSNT1 PCI33_PRSNT2 PCI33_REG64_N PCI33_SBO_N PCI33_SDONE PCI33_TDI PCI33_TDI PCI33_TMS PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCN PCI_OPTION PS_ON_N	29C3( 31E2(> 44P4(>) 51C8) 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2(> 44P8(>) 44E2) 44P8(>) 44E2) 44B8(> 44E2) 44B8(> 44E2) 44B8(> 44E2) 44C7( 39A5) 11B8( 16P4( 17P3( 20P4( 21P4( 39A7) 25E5( 29E5( 38B3( 72E5( 72C3( 33D2(> 34D3() 35D3(> 35D3(> 37D3(>) 38D7(> 44D4(>) N 33D8(> 34D6(> 35D6(> 35D6(> 37D6(>) 38D7(> 44D7(>) 56B7(>) 56B7(>) 72B3(> 44D7(>) 56B7(>) 72B3(> 44D7(>) 56B7(>) 72B3(> 44D7(>) 56B7(>) 72B3(> 44D7(>) 56B7(>) 72B3(> 44D7(>) 56B7(>) 72B3(>) 44D2(>) 56B7(>) 72B3(>) 44D2(>) 56B7(>) 72B3(>) 44D2(>) 56B7(>) 56B7(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>) 72B3(>)	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLK8UN_N PCI33_CLK8UN_N PCI33_DPSNT2 PCI33_PRSNT2 PCI33_RSNT2 PCI33_RSNT2 PCI33_SBO_N PCI33_SBO_N PCI33_SBO_N PCI33_SDONE PCI33_TMS PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SDON_N PS_DWRCD	29C3< 31E2<> 44P4<> 51CB> 44C4 44C7 44C7 44C7 44C7 44C5 31E2<> 44P8<> 44E2< 44B8<> 44E2< 44B8<> 44C7 31E2<> 31E2<> 34B8<> 35D3<> 35D3<> 35D3<> 35D3<> 37D3<> 38D7<> 44D4<> 33D2<> 34D3<> 35D3<> 35D3<> 35D3<> 37D3<> 38D5<> 44D7<> 56B7<> 72B3<> 49C3 72B4 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C3 44C	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLK8UN_N PCI33_CLK8UN_N PCI33_DESL PCI33_PRSN12 PCI33_PRSN12 PCI33_PRSN12 PCI33_SBO_N PCI33_SBO_N PCI33_SBO_N PCI33_SDONE PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCIRST2_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_PURGD PS_PURGD_SYS	29C3< 31E2> 44P4<> 51CB> 44C4< 44C7< 44C7< 44C7< 44C5< 31E2> 44P8<> 44E2> 44P8 <br 3505<> 3505<> 3505<> 3505<> 3505<> 3505<> 3505<> 3705<> 3505<> 3505<> 3505<> 3705<> 3505<> 3705<> 3505<> 3705<> 3505<> 3705<> 3505<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 3705<> 37	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLK8UN_N PCI33_IDSEL PCI33_PRSN1 PCI33_PRSN12 PCI33_PRSN12 PCI33_RC664_N PCI33_SD0NE PCI33_SD0NE PCI33_SD0NE PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PME_N PORT_OPTION PS_ON_N PS_PURGD PS_PURGD_SYS PWROK_0	29C3( 31E2> 44P4<> 51CB> 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2> 44P8(> 44E2 44B8(> 44E2 44B8(> 31E2< 34D8(> 31E2<> 34D8(> 35D3(> 35D3(> 37D3(> 37D3(> 32D3(> 35D3(> 37D3(> 35D3(> 37D3(> 35D3(> 37D3(> 35D3(> 37D3(> 32D3(> 33D3(> 35D3(> 37D3(> 33D3(> 33D3(> 35D3(> 35D3(> 35D3(> 37D3(> 33D3(> 35D3(> 35D3(> 35D3(> 35D3(> 35D3(> 37D3(> 33D3(> 35D3(> 35D3(> 35D3(> 35D3(> 37D3(> 33D3(> 35D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 37D3(> 35D3(> 37D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35D3(> 35D3(> 35D3(> 37D3(> 35D3(> 35	
P64H2_2_USWING PCI33_ACK64_N PCI33_CLKRUN_N PCI33_CLKRUN_N PCI33_DSEL PCI33_PRSNT2 PCI33_PRSNT2 PCI33_REG64_N PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TDI PCI33_TMS PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_ON_N PS_PWRGD PS_PWRGD PS_PWRGD_SYS PWROK_RST_N	29C3( 31E2(> 44P4() 51C8) 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2(> 44P8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44C7() 44C7( 39A7) 25E5( 29E5( 3EB3( 72E5( 72C3( 39D7) 44D4() 39D7) 44D4() 39D7) 44D4() 39D7) 44D4() 39D5() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 44D7() 56E7() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3() 72E3()	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLKRUN_N PCI33_CLKRUN_N PCI33_DFSL PCI33_PRSNT1 PCI33_PRSNT2 PCI33_RSO64_N PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TDI PCI33_TDI PCI33_TMS PCI33_UAUX PCIRST2_S_N PCIST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_PRRGD PS_PRRGD PS_PRRGD PS_PRRGD PS_PRRGD PS_PRRGD_SYS PWROK_RST_N RCS051_ENABLE PD7DOW	29C3   29C3   31E2<> 44P4<>   31E2<> 44P4<>   44C7   44C7   44C7   44C7   44C5   31E2<> 44P8<>   44E2   44B2<> 44B8<>   44P2   44P7   44P2   44B2   44B2   44D7   44C7   39A5   11B8   15P4   39D7   24D2   38D7<> 44D4<>   39D7<> 44D4<>   39B5<> 44D7<>   38D7<> 44D4<>   38D7<> 7024   72B3   49C3   48P3   48P3   48P3   48P3   48P3   7025   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057   5057  <	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLKRUN_N PCI33_DSEL PCI33_PRSN1 PCI33_PRSN12 PCI33_PRSN12 PCI33_RSN12 PCI33_SBO.N PCI33_SBO.N PCI33_SDONE PCI33_TDI PCI33_TMS PCI33_TMS PCI33_VAUX PCIRST2_S_N PCIRST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_PURCD PS_PURCD PS_PURCD PS_PURCD_SYS PUROK_0 PUROK_RST_N RCSØS1_ENABLE RDATA_N	29C3< 31E2<> 44P4<> 51CB> 44C4 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44C7 44E2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2 44B2<	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLKRUN_N PCI33_CLKRUN_N PCI33_DPSNT2 PCI33_PRSNT2 PCI33_PRSNT2 PCI33_SBO_N PCI33_SBO_N PCI33_SBO_N PCI33_SDONE PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI33_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI34_UAUX PCI3	29C3   29C3   31E2<> 44P4<>   51C8> 44C4   44C7   44C7   44C7   44C5   31E2<> 44P8<>   44E2   44B2   44C7   442   44C7   442   44C5   31E2<> 44P8<>   442   44C7   442   442   447   442   447   442   447   442   447   39A7   25B5   39B2   34D3   35D3	
P64H2_2_USWING P64H2_2_USWING PCI33_RCK64_N PCI33_CLK8UN_N PCI33_CLK8UN_N PCI33_DESL PCI33_PRSN12 PCI33_PRSN12 PCI33_RSN12 PCI33_SBO_N PCI33_SBO_N PCI33_SBO_N PCI33_UAUX PCIRST2_S_N PCIRST2_S_N PCIRST2_S_N PCISSLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_PWRGD PS_PWRGD_SYS PWROK_RST_N RCSØSI_ENABLE RDATA_N	29C3( 31E2> 44P4(>) 51CB) 44C4( 44C7( 44C7( 44C7( 44C7( 44C5( 31E2> 44P8(>) 44E2 44B8(>) 44E2 44B8(>) 44E2 44B8(>) 44E2 44B8(>) 44E2 44B8(>) 44E2 44D7(>) 44C7( 39P5) 11B8( 16P4( 17P3( 20P4( 21P4( 39P7) 25B5( 29E5( 38E3( 72E5( 72C3( 39D2(>) 34D3(>) 35D3(>) 35D3(>) 37D3(>) 38D7(> 44D4(>) 38D7(> 44D4(>) 56B7(>) 72E3(>) 49C3 702F( 49C3 702F( 49C3 702F( 49C3 702F( 49C3 702C) 47D8( 54P2( 53C5( 2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2000)) 56C3(2	
P64H2_2_USWING P64H2_2_USWING PCI33_ACK64_N PCI33_CLK33 PCI33_CLKRUN_N PCI33_IDSEL PCI33_PRSNT1 PCI33_PRSNT2 PCI33_REG64_N PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TDI PCI33_TDI PCI33_TDI PCI33_UAUX PCIRST2_S_N PCIST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TRST_ PNRT_OPTION PS_ON_N PS_PWRGD PS_PWRGD PS_PWRGD_SYS PWROK_RST_N RC5051_ENABLE RDATA_N	29C3( 31E2> 44P4<> 51CB> 44C4< 44C7( 44C7( 44C7( 44C5( 31E2> 44P8<> 44E2> 44B8<> 44E2> 44B8<> 44C7< 39P5> 11B8< 16P4< 17P3< 20P4< 21P4	
P64H2_2_USWING P64H2_2_USWING PCI33_CLKRUN_N PCI33_CLKRUN_N PCI33_DSCL PCI33_PRSNT2 PCI33_PRSNT2 PCI33_RESNT2 PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TDI PCI33_TDI PCI33_TDI PCI33_TMS PCI33_TMS PCI33_UAUX PCIRST2_SN PCIRST2_SN PCIST2_SN PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI_SLOTS_TRST_ PCI	29C3∢ 31E2<> 44P4<>> 51CB> 44C4< 44C7< 44C7< 44C7< 44C5< 44C5< 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44B8<> 44E2> 44D7<> 44C7< 39A5> 11B8< 16A4< 17A3< 20A4< 21A4< 39A7> 25E5< 29E5< 38B3< 72E5< 72C3< 33D2<> 34D3<> 35D3<> 36D3<> 37D3<>> 38D7<> 44D4<> N 3DB5> 34D5<> 35D5<> 36D5<> 37D5<>> 38D5<> 34D5<> 35D5<> 36D5<> 37D5<>> 38D5<> 34D5<> 35D5<> 36D5<>> 37D5<>> 38D5<> 34D7< 4493 4493 4493 4407<> 56B7<> 72E3<> 4407< 4407 56B7<> 4404< 7027> 72B4< 49C3> 70C2> 47D8< 54A2> 53C6<	AGE   REV
P64H2_2_USWING PCI33_ACK64_N PCI33_CLKRUN_N PCI33_CLKRUN_N PCI33_DSEL PCI33_PRSNT2 PCI33_PRSNT2 PCI33_REG64_N PCI33_SBO_N PCI33_SDONE PCI33_SDONE PCI33_TDI PCI33_TMS PCI33_TMS PCI33_UAUX PCIRST2_S_N PCIST2_S_N PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PCI_SLOTS_TCK PS_ON_N PS_PWRGD PS_PWRGD PS_PWRGD_SYS PWROK_RST_N RCSØSI_ENABLE RDATA_N	29C3( 31E2() 44P4() 51C8) 44C4( 44C7( 44C7( 44C7( 44C5( 31E2() 44P8() 44E2) 44B8() 44E2) 44B8() 44E2) 44B8() 44E2) 44C7() 44C7( 39A5) 11E8( 16A4( 17A3( 20A4( 21A4( 39A7) 25E5( 29E5( 38B3( 72E5( 72C3( 33D2() 34D3() 35D3() 35D3() 37D3() 38D7() 44D4() N 33D8() 34D6() 35D5() 35D5() 37D5() 38D5() 44D7() 56B7() 72B3() 49B3) 70A7( 49C3) 70B4( 72B7) 48A4( 49A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3( 48A3(	AGE REV

	8	7	6	5	4	З
D	RJ45_P10 58A2< RJ45_P12 58A2< RTCR5T_PD 41D8< RTCR5T_PD 41D8 RTCR5T_PU 41C7< R_ICH3_INIT_N 52B2< SCSI_CORE_UCC 53B2 51D8< SCSI_CORE_UCCA 52C4 SCSI_CORE_UCCA 52C4 SCSI_SEECK 59A4<> SCSI_SEECK 59A4<> SCSI_SEEDI 59A4<> SCSI_SEEDI 59A4<> SCSI_SEEDI 59A4<> SCSI_SEEDI 59A4<> SCSI_3A_0 62B4< SCSI_V3_3A_0 62B4<	E2C7> 63C4< 52D1< UCC1_2. UCC1_2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL2. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. UCCAL3. U	LL 5583< LL 48D6 2 14A65 300D 68865 48A4 16A75 17A65 20A75 21A75 4985 16A75 17A65 20A75 21A75 4985 UE 45855 45C15 45B3 CCLK 45855 45C15 45B3 CCLK 45855 45C15 45B3 CCLK 45C55 45D15 45A4 D 45C15 45C5 45D15 45A4 D 45C15 45C5 45D3 (NC 45C55 45D1 45A4 D 45C15 45D5 45A4 CLK14 51D5 45B7 CLK14 51D5 45B7 CLK33 51C88 45D7 			
С	SCSI_UCC         63B6>         61CS           SCSI_UCC         63B6>         61CS           SER_DCD         54C3         SER_DCD           SER_DTR         54C3<	<pre></pre>	LIDEL 45D7 PERR_N 45B7 SET 45B5 STNDBY_N 45B7 C_SS 50B3 S0D 50B3 S0B3 S0B3 S0B3 S0B3 S0B3 S0B3 S0B3 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S0B4 S	2188<		
В	SLOT_IB_TIM 34D5           SLOT_IB_TMS 34D5           SLOT_2A_JUALX 35D5           SLOT_2A_IDSL 35D5           SLOT_2A_PME_N 35D6           SLOT_2A_PME_N 35D6           SLOT_2A_TMS 35D6           SLOT_2B_JUALX 36D6           SLOT_2B_MALX 36D6           SLOT_2B_TMS 35D6           SLOT_2B_TMS 36D6           SLOT_2B_TMS 36D6           SLOT_2B_TMS 36D6           SLOT_2B_TMS 36D6           SLOT_2C_MMLX 37D6           SLOT_2C_TMS 37D6           SLOT_2C_TMS 37D6           SLOT_2C_TMS 37D6           SLOT_2D_TMLX 38C5<>/td>           SLOT_2D_TDI 38C5<>/td>           SLOT_2D_TMS 38D5           SLOT_2D_TMS 38D5           SLOT_2D_TMS 38D5	UXB_HI UXB_HI UXB_PS UXB_PS UXB_PU UXB_PU WDATA_I WGATE_I WGATE_I WGATE_I XTAL1 XTAL2 ZN_COMI	20 1113(> 3883(> 21 1113(> 3883(> (150) 11C3(> 38A4(> TRB5 11C3(> 38A4(> TRB5 11C3(> 38A4(> STRB5 11C3(> 38B4(> STRB5 11C3(> 38B4(> N 53D5 54A2( N 53D5 54A2( N 53D5 54A2( N 54A2) 53C5( EP 49C5( 56A2(> 56A2(> 56A2(> 56A2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(> 56C2(>			
A	SMC_SYSBPT       53C4<>         STEP_N       53D6> 54A2         SYS_PAROK_1       48B1> 10A6         SYS_SLP_SS_N       784> 49B5         SYS_SLP_SS_N       784> 49B5         TBI_MODE       56C2         THERM_EN       783> 49A5         THERM_EN       785         THERM_EN_SBY       785         TRKO_N       54A2         VI_25ENSE_N       785         VI_25ENSE_N       55B3         VI_25ENSE_P       48C6         VI_B5ENSE_P       48C6         VI_25SENSE1_P       47A3         V2_5SENSE2_P       47A5         V2_5SENSE2_P       47A5         V2_5SL2       47A4         V3_CLK_A       51A4> 51B4>         V3_OK       7B5         V5_KB_RT       54D7	5686< 2985< 41C5< 69A7<				
						_DRAWING_
	8	7	Б	5	4	З

2	1	
		D
		С
		В
		A
2	PAGE REV 76 A2.1 1	

	8	7	Б	5	4	З
D	**** Unit Cross-Refere for the entire BH1 BATT_HLDR_3P 41BB C1 CAPN 4C5 C2 CAPN 4B5 C3 CAPN 4C5 C4 CAPN 4B5 C5 CAPN 4C5 C6 CAPN 4C5 C7 CAPN 4C5 C8 CAPN 4B5 C9 CAPN 4B5 C9 CAPN 4B4 C10 CAPN 4B4 C11 CAPN 8B5 C12 CAPN 8B5 C12 CAPN 8B5	ence *** e design C85 C90 C91 C93 C94 C297 C298 C299 C300 C305 C305 C306 C308 C308 C308	CAPN         10D1           CAP-P         14C1           CAPN         58A7           CAPN         58B2           CAPN         58E2           CAPN         58C2           CAPN         58C2           CAPN         58C2           CAPN         58C2           CAPN         8C2           CAPN         8C2           CAPN         8C2           CAPN         8C2           CAPN         8C2           CAPN         8C2           CAPN         8C3           CAPN         8C3           CAPN         8C3           CAPN         8C3	C528         CAPN         45A7           C530         CAP-P         48D4           C531         CAP-P         48D4           C532         CAP-P         48D4           C533         CAP-P         48D4           C533         CAP-P         48D4           C533         CAP-P         48C4           C589         CAPN         1008           C596         CAPN         1008           C595         CAPN         11C8           C596         CAPN         11B8           C597         CAPN         11B8           C513         CAPN         39C2           C614         CAPN         39B1           C615         CAPN         39B1           C616         CAPN         39C1           C617         CAPN         41C7	C725 C726 C727 C760 C761 C762 C763 C763 C764 C765 C765 C765 C766 C767 C768 C768 C768 C768 C770 C770 C771 C771	CAPN         14D1           CAPN         14D1           CAPN         14D1           CAP-N         15B1           CAP-P         15B1           CAP-P         15B1           CAP-P         15B1           CAP-P         15B1           CAP-P         15B1           CAP-P         15C1           CAP-P         19C1           CAP-P         19A1           CAP-P         19A1           CAP-P         19A1           CAP-P         19A2           CAP-P         19A2
С	C14       CAPN       BB5         C15       CAP-P       BB5         C16       CAP-P       BB4         C17       CAP-P       BB4         C18       CAP-P       BB4         C19       CAP-P       BB4         C20       CAPN       BB4         C21       CAP-P       BB4         C22       CAPN       BB4         C23       CAPN       BB3         C24       CAP-P       BB3         C25       CAPN       BB3         C26       CAP-P       BB3         C27       CAPN       BB3         C28       CAP-P       BB3         C29       CAPN       BB2         C30       CAP-P       BB2         C31       CAP-P       BB2         C32       CAP-P       BB2         C33       CAP-P       BB2         C34       CAP-P       BB2         C35       CAP-P       BB2         C34       CAP-P       BB2         C35       CAP-P       BB2         C34       CAP-P       BB2         C35       CAP-P       BB1 <td>C405 C405 C407 C408 C409 C410 C411 C412 C413 C414 C415 C415 C416 C417 C416 C417 C418 C419 C420 C421 C422 C423 C423 C424</td> <td>CAPN         35D1           CAPN         35D1           CAPN         35D2           CAPN         35D2           CAPN         35C1           CAPN         35C1           CAPN         35D2           CAPN         35D1           CAPN         35C1           CAPN         35D2           CAPN         35D1           CAPN         35D2           CAPN         35D1           CAPN         36D2           CAPN         36D1           CAPN         36D1           CAPN         36D1           CAPN         36C1           CAPN         36E1           CAPN         36B1           CAPN         37D2           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37C1</td> <td>C612         CAPN         41B7           C620         CAPN         44C4           C621         CAPN         44C3           C622         CAPN         45B2           C623         CAPN         45B2           C623         CAPN         45B2           C623         CAPN         45B2           C624         CAPN         45B2           C625         CAPN         45A1           C626         CAPN         45A2           C630         CAPN         45A2           C631         CAPN         45A2           C632         CAPN         47A8           C633         CAPN         47A6           C633         CAPN         47B2           C634         CAPN         47B2           C635         CAPN         47A4           C635         CAPN         47B4           C635         CAPN         48C2           C636         CAPN         48C2           C636         CAPN         48B5           C640         CAPN         48B5           C642         CAPN         48B5           C644         CAPN         48D8</td> <td>C778 C779 C780 C781 C782 C783 C783 C784 C785 C786 C786 C787 C786 C787 C788 C788 C789 C789 C790 C791 C792 C793 C794 C793 C794 C795 C795 C797 C797</td> <td>APN         12B1           APN         12B1           APN         12A2           APN         13A2           APN         13A2           APN         13A2           APN         13B2           APN         13B2           APN         14A2           APN         14A1           APN         14A2           APN         14A1           APN         14A2           APN         14B2           APN         14B1           APN         14B1           APN         14B1           APN         14B2</td>	C405 C405 C407 C408 C409 C410 C411 C412 C413 C414 C415 C415 C416 C417 C416 C417 C418 C419 C420 C421 C422 C423 C423 C424	CAPN         35D1           CAPN         35D1           CAPN         35D2           CAPN         35D2           CAPN         35C1           CAPN         35C1           CAPN         35D2           CAPN         35D1           CAPN         35C1           CAPN         35D2           CAPN         35D1           CAPN         35D2           CAPN         35D1           CAPN         36D2           CAPN         36D1           CAPN         36D1           CAPN         36D1           CAPN         36C1           CAPN         36E1           CAPN         36B1           CAPN         37D2           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37D1           CAPN         37C1	C612         CAPN         41B7           C620         CAPN         44C4           C621         CAPN         44C3           C622         CAPN         45B2           C623         CAPN         45B2           C623         CAPN         45B2           C623         CAPN         45B2           C624         CAPN         45B2           C625         CAPN         45A1           C626         CAPN         45A2           C630         CAPN         45A2           C631         CAPN         45A2           C632         CAPN         47A8           C633         CAPN         47A6           C633         CAPN         47B2           C634         CAPN         47B2           C635         CAPN         47A4           C635         CAPN         47B4           C635         CAPN         48C2           C636         CAPN         48C2           C636         CAPN         48B5           C640         CAPN         48B5           C642         CAPN         48B5           C644         CAPN         48D8	C778 C779 C780 C781 C782 C783 C783 C784 C785 C786 C786 C787 C786 C787 C788 C788 C789 C789 C790 C791 C792 C793 C794 C793 C794 C795 C795 C797 C797	APN         12B1           APN         12B1           APN         12A2           APN         13A2           APN         13A2           APN         13A2           APN         13B2           APN         13B2           APN         14A2           APN         14A1           APN         14A2           APN         14A1           APN         14A2           APN         14B2           APN         14B1           APN         14B1           APN         14B1           APN         14B2
В	C36         CAP-P         BB1           C37         CAPN         BB1           C38         CAP-P         BB1           C39         CAPN         BB1           C40         CAPN         SØB8           C41         CAPN         SØB8           C42         CAPN         SØB7           C43         CAPN         SØA7           C43         CAPN         SØA7           C44         CAPN         SØA6           C45         CAPN         SØA6           C46         CAPN         SØA6           C46         CAPN         SØA6           C47         CAPN         SØA6           C47         CAPN         SØA6           C47         CAPN         SØA7           C50         CAPN         SØA7           C51         CAPN         SØA7           C52         CAPN         SØA7           C53         CAPN         SØA7           C53         CAPN         SØA7           C53         CAPN         SØA7           C53         CAPN         SØA7           C54         CAPN         SØA1           C55	C427 C428 C428 C429 C430 C431 C432 C433 C435 C435 C435 C435 C436 C437 C438 C439 C449 C441 C441 C442 C443 C443 C443 C444 C445 C445 C446 C445	CAPN         37B2           CAPN         37B1           CAPN         38A5           CAPN         38A5           CAPN         38A5           CAPN         38A5           CAPN         38A5           CAPN         38A3           CAPN         38A4           CAPN         44A2           CAPN         44A2           CAPN         44A3           CAPN         44A3           CAPN         44A3           CAPN         44A3           CAPN         49D2           CAPN         49D2           CAPN         49C3           CAPN         49C3           CAPN         49C3	C649         CAPN         49D2           C650         CAPN         49C1           C651         CAPN         49B1           C655         CAP-P         47A1           C657         CAP-P         47A1           C658         CAP-P         43D2           C659         CAP-P         43D2           C659         CAP-P         43D2           C659         CAP-P         43C3           C658         CAP-P         35B1           C681         CAP-P         35B2           C683         CAP-P         35B1           C684         CAPN         36C1           C685         CAP-P         36B1           C686         CAP-P         36B2           C688         CAPN         36C1           C689         CAP-P         36B2           C680         CAP-P         37B1           C690         CAP-P         37B1           C692         CAP-P         37B1           C693         CAP-P         37B1           C694         CAP-P         37B2           C692         CAPN         38A3           C693         CAPN         38A3 <td>C 800 C 801 C 802 C 803 C 804 C 805 C 805 C 806 C 807 C 808 C 807 C 807 C 808 C 807 C 807 C 807 C 808 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 811 C 812 C 813 C 814 C 815 C 817 C 816 C 817 C 818 C 827 C 828 C 827 C 827 C 828 C 827 C 827 C</td> <td>CAPN       14A1         CAPN       14B2         CAPN       14A1         CAPN       14A2         CAPN       14A2         CAPN       14A1         CAPN       14A2         CAPN       14A1         CAPN       14A2         CAPN       14B1         CAPN       14B2         CAPN       14A1         CAPN       14A1         CAPN       14A1</td>	C 800 C 801 C 802 C 803 C 804 C 805 C 805 C 806 C 807 C 808 C 807 C 807 C 808 C 807 C 807 C 807 C 808 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 807 C 811 C 812 C 813 C 814 C 815 C 817 C 816 C 817 C 818 C 827 C 828 C 827 C 827 C 828 C 827 C	CAPN       14A1         CAPN       14B2         CAPN       14A1         CAPN       14A2         CAPN       14A2         CAPN       14A1         CAPN       14A2         CAPN       14A1         CAPN       14A2         CAPN       14B1         CAPN       14B2         CAPN       14A1         CAPN       14A1         CAPN       14A1
A	CS9       CAPN       68D5         C60       CAPN       68C5         C51       CAPN       50D4         C52       CAPN       50D4         C53       CAPN       50D4         C54       CAPN       50D4         C55       CAPN       50D4         C55       CAPN       50A4         C55       CAPN       50A3         C56       CAPN       50A3         C57       CAPN       50A3         C58       CAPN       50A3         C59       CAPN       50A3         C59       CAPN       50A2         C70       CAPN       50A2         C71       CAPN       50A2         C72       CAPN       50A2         C73       CAPN       68B7         C74       CAPN       68D5         C75       CAPN       68D5         C76       CAPN       50D7         C78       CAPN       68D5         C80       CAP-P       68D5         C83       CAPN       50D5         C84       CAPN       50B5         C85       CAPN       50B5      <	C 450 C 451 C 452 C 453 C 454 C 459 C 500 C 500 C 500 C 503 C 505 C 505 C 506 C 505 C 506 C 507 C 508 C 509 C 510 C 520 C 521 C 522 C 523 C 524 C 527	CAPN     4981       CAPN     4981       CAPN     4981       CAPN     4901       CAPN     4901       CAPN     4901       CAPN     4901       CAPN     4901       CAPN     4901       CAPN     4902       CAPN     4982       CAPN     4981       CAPN     4902       CAPN     4902       CAPN     4902       CAPN     4903       CAPN     4904       CAPN     4905       CAPN     4902       CAPN     4902 <t< td=""><td>C700       CAPN       44A2         C701       CAPN       44A3         C702       CAPN       47B2         C703       CAPN       47B2         C704       CAPN       47B2         C705       CAPN       47B2         C706       CAPN       47B2         C705       CAPN       47B2         C705       CAP-P       48D1         C706       CAP-P       48C6         C711       CAP-P       48C6         C712       CAP-P       52D2         C712       CAP-P       53A8         C713       CAPN       14D2         C714       CAPN       14D2         C715       CAPN       14D2         C716       CAPN       14D2         C717       CAPN       14D1         C720       CAPN       14D1         C721       CAPN       14D1         C722       CAPN       14D1         C723       CAPN       14D1         C724       CAPN       14D1         C724       CAPN       14D1</td><td>C823 C824 C825 C833 C836 C839 C840 C841 C842 C843 C843 C843 C845 C845 C851 C852 C853 C853 C853 C853 C854 C855 C853 C853 C854 C855 C853 C855 C853 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C85 C8</td><td>CAPN       14C2         CAPN       14B1         CAPN       19B1         CAPN       15B2         CAPN       15C2         CAPN       19C2         CAPN       19B2         CAPN       19B2         CAPN       19C2         CAPN       19C2         CAPN       19C1         CAPN       51A1         CAPN       51A1</td></t<>	C700       CAPN       44A2         C701       CAPN       44A3         C702       CAPN       47B2         C703       CAPN       47B2         C704       CAPN       47B2         C705       CAPN       47B2         C706       CAPN       47B2         C705       CAPN       47B2         C705       CAP-P       48D1         C706       CAP-P       48C6         C711       CAP-P       48C6         C712       CAP-P       52D2         C712       CAP-P       53A8         C713       CAPN       14D2         C714       CAPN       14D2         C715       CAPN       14D2         C716       CAPN       14D2         C717       CAPN       14D1         C720       CAPN       14D1         C721       CAPN       14D1         C722       CAPN       14D1         C723       CAPN       14D1         C724       CAPN       14D1         C724       CAPN       14D1	C823 C824 C825 C833 C836 C839 C840 C841 C842 C843 C843 C843 C845 C845 C851 C852 C853 C853 C853 C853 C854 C855 C853 C853 C854 C855 C853 C855 C853 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C855 C85 C8	CAPN       14C2         CAPN       14B1         CAPN       19B1         CAPN       15B2         CAPN       15C2         CAPN       19C2         CAPN       19B2         CAPN       19B2         CAPN       19C2         CAPN       19C2         CAPN       19C1         CAPN       51A1         CAPN       51A1
						_DRAWING_
L	8	7	б	5	4	З

2	1	
C866 CAPN 51A2		
C867 CAPN 51A2		
C868 CAPN 51A2 C869 CAPN 51A2		
C870 CAPN 51A3		п
C871 CAPN 51A3		D
C872 CAPN 51A3 C873 CAPN 51A3		
C874 CAPN 51A2		
C875 CAPN 51A2		
C876 CHPN 51H2 C881 CAP-P 51A1		
C882 CAPN 48C3		
C883 CAPN 53D2 C884 CAPN 53D1		
C885 CAPN 53A8		
C886 CAPN 53A8		_
C8887 CHPN 5347 C888 CAPN 53A7		
C889 CAPN 53A7		
C893 CAPN 52D2		
C895 CAPN 52D1		
C897 CAPN 6184		
C898 CAPN 61C4 C899 CAPN 63C8		
C900 CAPN 53C8		_
C901 CAPN 53C7		С
C902 CHPN 6385 C903 CAPN 6383		
C904 CAPN 10C1		
C905 CAPN 11C2		
C907 CAPN 11B1		
C908 CAPN 1182		
C909 CAPN 11B2		
C911 CAPN 11C1		
C912 CAPN 11B1		-
C913 CHPN 1188 C914 CAPN 1188		
C915 CAPN 11C8		
C915 CAPN 11C8		
C922 CAPN 18B3		
C923 CAPN 18B3		
C924 CAPN 18B3		
C926 CAPN 18B3		
C927 CAPN 1883	H	В
C928 CAPN 1883 C929 CAPN 1882		
C930 CAPN 18B2		
C931 CAPN 1882		
C932 CAPN 1882 C933 CAPN 1884		
C934 CAPN 18B4		
C935 CAPN 1884		
C937 CAPN 18B3		
C938 CAPN 1883		
C939 CAPN 1883 C940 CAPN 1883		
C941 CAPN 18B3		
C942 CAPN 1882		
C943 CHPN 1882		
C945 CAPN 18B2		
C945 CAPN 1882		
C948 CAPN 18A4		
C949 CAPN 18A3		
C950 CAPN 18A3 C951 CAPN 18A3		~
C952 CAPN 18A3		Н
C953 CAPN 18A3		
C954 CHPN 1883		
C955 CAPN 18C4		
C957 CAPN 18C4		
C959 CAPN 18C3		
C960 CAPN 18C3		
C961 CHPN 18C3 C962 CAPN 18C3		
	PAGE REV	
2	1	

	8	7	б	5	4	З
נ	C953         CAPN         18C3           C954         CAPN         18C3           C955         CAPN         18C3           C956         CAPN         18C2           C956         CAPN         18C2           C958         CAPN         18C2           C959         CAPN         18C2           C959         CAPN         18C2           C970         CAPN         18D3           C971         CAPN         18D3           C972         CAPN         18D3           C973         CAPN         18D3           C974         CAPN         18D3           C975         CAPN         18D3           C975         CAPN         18D3           C976         CAPN         18D3           C977         CAPN         18D3           C976         CAPN         18D3           C977         CAPN         18D4	C1048 C1049 C1050 C1051 C1052 C1053 C1055 C1055 C1056 C1056 C1059 C1059 C1050 C1050 C1050 C1050 C1050 C1051	CAPN         25A5           CAPN         25A5           CAPN         25A5           CAPN         25A4           CAPN         25A4           CAPN         25A4           CAPN         25A4           CAPN         29D1           CAPN         29D1           CAPN         29C1           CAPN         29C1           CAPN         30A5           CAPN         30A6           CAPN         30A6           CAPN         30B4	C1174 CAPN 25A3 C1175 CAPN 25A3 C1175 CAPN 25A2 C1176 CAPN 25A2 C1177 CAPN 25A2 C1178 CAPN 25A2 C1179 CAPN 25A2 C1180 CAPN 25A2 C1180 CAPN 25A1 C1181 CAPN 25A1 C1183 CAPN 25A1 C1185 CAPN 30A1 C1185 CAPN 30A1 C1185 CAPN 30A1 C1185 CAPN 30A1 C1188 CAPN 30A1	C1271 C1272 C1273 C1274 C1276 C1277 C1277 C1278 C1279 C1281 C1282 C1283 C1284 C1285 C1286 C1285 C1286 C1287 C1287 C1287	CAPN         56B1           CAPN         57A5           CAPN         57A6           CAPN         57A6           CAPN         57C5           CAPN         57C5           CAPN         57C5           CAPN         57A4           CAPN         57A4           CAPN         57A4           CAPN         57A3           CAPN         57A3           CAPN         57A3           CAPN         57A3
	C979         CAPN         18D4           C980         CAPN         18B4           C981         CAPN         22A2           C982         CAPN         22A2           C983         CAPN         22A2           C984         CAPN         22A2           C985         CAPN         22A2           C985         CAPN         22A2           C985         CAPN         22A2           C985         CAPN         22A1           C986         CAPN         22A3           C987         CAPN         22A3           C988         CAPN         22A3           C989         CAPN         22A3           C998         CAPN         22A3           C992         CAPN         22A2           C991         CAPN         22A2           C992         CAPN         22A2           C993         CAPN         22A2           C994         CAPN         22A2           C995         CAPN         22A1           C995         CAPN         22B2           C996         CAPN         22B2           C997         CAPN         22B2	C1064 C1078 C1079 C1085 C1085 C1085 C1085 C1085 C1090 C1091 C1091 C1094 C1095 C1095 C1095 C1097 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1098 C1095 C1098 C1095 C1098 C1095 C1098 C1095 C1097 C1098 C1097 C1085 C1097 C1085 C1097 C1085 C1098 C1099 C1098 C1099 C1097 C1098 C1099 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1077 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1097 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C1077 C10777 C1077 C1077 C10777 C1077 C10777 C10777 C10777 C107777 C1077	CAPN         3086           CAPN         41C7           CAPN         41A5           CAPN         41A5           CAPN         41A5           CAPN         41A3           CAPN         41B2           CAPN         41B2           CAPN         41B2           CAPN         41C3           CAPN         41C2           CAPN <th>C1190         CAPN         30A2           C1191         CAPN         30A2           C1192         CAPN         30A2           C1193         CAPN         30A2           C1193         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1196         CAPN         30A3           C1197         CAPN         30A3           C1198         CAPN         30A4           C1200         CAPN         30A4           C1202         CAPN         30A2           C1202         CAPN         30B3           C1203         CAPN         30B4           C1204         CAPN         30B3           C1205         CAPN         30B4           C1208         CAPN</th> <th>C1290 C1291 C1293 C1293 C1295 C1296 C1296 C1297 C1298 C1297 C1298 C1300 C1302 C1302 C1303 C1304 C1305 C1305 C1306 C1306 C1307 C1308 C1308 C1308 C1308 C1308 C1309 C1310</th> <th>CAPN         57A6           CAPN         57C5           CAPN         57C3           CAPN         57C3           CAPN         57C3           CAPN         57C4           CAPN         57A5           CAPN         58A7           CAPN         58A7           CAPN         58A8           CAPN         58A5           CAPN         58A5           CAPN         58A6           CAPN         58A5           CAPN         58A6           CAPN         58A5           CAPN         58A5           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN</th>	C1190         CAPN         30A2           C1191         CAPN         30A2           C1192         CAPN         30A2           C1193         CAPN         30A2           C1193         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1195         CAPN         30A3           C1196         CAPN         30A3           C1197         CAPN         30A3           C1198         CAPN         30A4           C1200         CAPN         30A4           C1202         CAPN         30A2           C1202         CAPN         30B3           C1203         CAPN         30B4           C1204         CAPN         30B3           C1205         CAPN         30B4           C1208         CAPN	C1290 C1291 C1293 C1293 C1295 C1296 C1296 C1297 C1298 C1297 C1298 C1300 C1302 C1302 C1303 C1304 C1305 C1305 C1306 C1306 C1307 C1308 C1308 C1308 C1308 C1308 C1309 C1310	CAPN         57A6           CAPN         57C5           CAPN         57C3           CAPN         57C3           CAPN         57C3           CAPN         57C4           CAPN         57A5           CAPN         58A7           CAPN         58A7           CAPN         58A8           CAPN         58A5           CAPN         58A5           CAPN         58A6           CAPN         58A5           CAPN         58A6           CAPN         58A5           CAPN         58A5           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN         58A6           CAPN
3	C1001       CAPN       22B2         C1002       CAPN       22B1         C1003       CAPN       22B1         C1004       CAPN       22B1         C1005       CAPN       22B1         C1005       CAPN       22D3         C1005       CAPN       22D3         C1005       CAPN       22D3         C1005       CAPN       22D2         C1010       CAPN       22D2         C1011       CAPN       22D2         C1012       CAPN       22D2         C1013       CAPN       22D2         C1015       CAPN       22C1         C1015       CAPN       22C1         C1015       CAPN       22C1         C1015       CAPN       22C2         C1018       CAPN       22C2         C1019       CAPN       22C2         C1020       CAPN       22C2         C1021       CAPN       22C2         C1022	C1110 C1111 C1112 C1113 C1114 C1115 C1124 C1125 C1126 C1127 C1128 C1128 C1129 C1128 C1129 C1130 C1131 C1131 C1132 C1134 C1135 C1134 C1135 C1136 C1137 C1143 C1144	CAPN     45A7       CAPN     45B7       CAPN     47B1       CAPN     47B6       CAPN     47B8       CAPN     47B6       CAPN     47B6       CAPN     47B6       CAPN     47B6       CAPN     48D6       CAPN     48D6       CAPN     48D4       CAPN     48D5       CAPN     48C4       CAPN     48C5       CAPN     48C6       CAPN     48C5       CAPN     48C5       CAPN     48C5       CAPN     48C5       CAPN     12A3	C1212         CAPN         30A5           C1213         CAPN         33B1           C1214         CAPN         33B2           C1215         CAPN         33B2           C1216         CAPN         33B1           C1216         CAPN         33B1           C1216         CAPN         33C1           C1216         CAPN         33C1           C1217         CAPN         33C1           C1218         CAPN         33A1           C1220         CAPN         33A2           C1221         CAPN         34B1           C1222         CAPN         34B1           C1223         CAPN         34D1           C1224         CAPN         34D1           C1225         CAPN         34D2           C1225         CAPN         34D1           C1225         CAPN         34D1           C1225         CAPN         34D1           C1226         CAPN         34D1           C1226         CAPN         34D2           C1226         CAPN         34D1           C1228         CAPN         34D1           C1240         CAPN	C1313 C1314 C1315 C1315 C1316 C1317 C1318 C1320 C1320 C1322 C1322 C1323 C1324 C1324 C1325 C1326 C1326 C1326 C1326 C1326 C1327 C1328 C1328 C1328 C1328 C1328 C1328 C1328 C1338 C1331 C1332 C1334	CAPN         61A3           CAPN         61C3           CAPN         61B3           CAPN         61B3           CAPN         61B3           CAPN         61A2           CAPN         61B3           CAPN         61B4           CAPN         61B3           CAPN         61B3           CAPN         61B3           CAPN         61B4           CAPN         61C3           CAPN         61C3           CAPN         61C3           CAPN         61C3           CAPN         61C3           CAPN         62B3           CAPN         62B3           CAPN         62B3           CAPN         62C3
À	C1023       CAPN       22C2         C1024       CAPN       22C3         C1025       CAPN       22C3         C1026       CAPN       22C3         C1027       CAPN       22C3         C1028       CAPN       22C3         C1029       CAPN       22C3         C1030       CAPN       22C3         C1031       CAPN       22C2         C1032       CAPN       22C2         C1033       CAPN       22C2         C1034       CAPN       22C2         C1035       CAPN       22C2         C1036       CAPN       22C2         C1037       CAPN       22C2         C1038       CAPN       22C2         C1036       CAPN       22C2         C1037       CAPN       22C2         C1038       CAPN       22C1         C1039       CAPN       22C1         C1039       CAPN       22C1         C1040       CAPN       22D1         C1041       CAPN       25D1         C1042       CAPN       25D1         C1044       CAPN       25D1         C1045	C1145 C1146 C1147 C1148 C1149 C1152 C1153 C1155 C1157 C1158 C1159 C1160 C1161 C1162 C1163 C1164 C1165 C1166 C1166 C1166 C1168 C1169 C1170 C1170 C1172 C1173	CAPN       12A3         CAPN       13A4         CAPN       13A4         CAPN       13A4         CAPN       13A4         CAPN       16A7         CAPN       1787         CAPN       2087         CAPN       2683         CAPN       2682         CAPN       2682         CAPN       2682         CAPN       2684         CAPN       2684         CAPN       2684         CAPN       2684         CAPN       2683         CAPN	C1246       CAPN       54A6         C1247       CAPN       54A4         C1248       CAPN       54A4         C1250       CAPN       54A5         C1251       CAPN       54A5         C1252       CAPN       54A5         C1254       CAPN       54A5         C1255       CAPN       54A5         C1255       CAPN       54A6         C1257       CAPN       54A6         C1257       CAPN       54A6         C1258       CAPN       54A6         C1258       CAPN       54A6         C1258       CAPN       54A6         C1250       CAPN       54A6         C1251       CAPN       54A5         C1262       CAPN       54B3         C1265	C1335 C1336 C1337 C1338 C1339 C1340 C1341 C1342 C1343 C1344 C1345 C1346 C1347 C1348 C1346 C1347 C1348 C1349 C1350 C1352 C1353 C1352 C1353 C1354 C1354 C1358 C1358 C1359	CAPN         62D3           CAPN         62A5           CAPN         62A5           CAPN         62A4           CAPN         62A4           CAPN         62A4           CAPN         62A4           CAPN         62A4           CAPN         62A4           CAPN         63D8           CAPN         63D8           CAPN         63D7           CAPN         63D6           CAPN         63D6           CAPN         63D6           CAPN         63D6           CAPN         63D5           CAPN         63D5           CAPN         63D5           CAPN         63D4           CAPN         63D4           CAPN         63D4
						DRAWING_
ť	8	7	6	5	4	З

2		1		
		-		
C1350 COPN	6303			
C1361 CAPN	63D3			
C1362 CAPN C1363 CAPN	63C3			
C1364 CAPN C1365 CAPN	63C2			D
C1366 CAPN	63C2			
C1367 CAPN C1368 CAPN	63C2 63C1			
C1369 CAPN	63C7			
C1371 CAPN	63C7			
C1372 CAPN C1373 CAPN	63C5 63C5			
C1374 CAPN	63A6			
C1375 CAPN C1375 CAPN	6385 6382			
C1377 CAPN C1378 CAPN	63A2 63A3			
C1379 CAPN	6388			
C1380 CAPN C1381 CAPN	65D6 65B7			
C1382 CAPN	65B4			
C1384 CAPN	65B5			
C1385 CAPN C1386 CAPN	66B1 66B4			
C1387 CAPN	66B7			С
C1388 CAPN C1389 CAPN	66B5			
C1390 CAP-P C1391 CAP-P	26B4 26B4			
C1392 CAP-P	26A5			
C1393 CAP-P C1394 CAP-P	26A6 30A6			
C1395 CAP-P	30A6 3085			
C1397 CAP-P	30B3			
C1398 CAPN C1399 CAPN	33B1 33C1			
C1400 CAP-P	33A1			
C1401 CAP-P C1402 CAP-P	33H1 34B1			
C1403 CAP-P C1404 CAPN	34B1 34D1			
C1405 CAPN	34C1			
C1410 CAP-P C1411 CAP-P	57B4 57B3			
C1414 CAP-P	57D8 57D7			_
C1415 CAP-P	5707			В
C1419 CAP-P C1421 CAP-P	57B6 57B4			
C1422 CAP-P	61B3			
C1423 CAP-P C1424 CAP-P	61B2 61C2			
C1425 CAP-P	61A3			
C1427 CAP-P	61A3			
C1428 CAP-P C1429 CAP-P	62D3 62C2			
C1430 CAP-P	62C2			
C1431 CAP-P C1432 CAP-P	62B1			
C1433 CAP-P C1434 CAP-P	63B8 65D5			
C1435 CAP-P	65B7			
C1436 CAP-P C1437 CAP-P	65B2			
C1438 CAP-P	66B2 66B4			
C1440 CAP-P	6687			
C1441 CAP-P C1448 CAPN	66D5 54C6			_
C1449 CAPN	54D6			П
C1451 CAPN	5406 54C6			
C1452 CAPN C1453 CAPN	54C6 54C6			
C1479 CAP-P	47D4			
C1481 CAP-P C1482 CAP-P	4701 47D1			
C1483 CAP-P	47D1 47D2			
C1496 CAPN	14A3			
L				
		Pr	AGE RFU	
			78 A2.1	
2		1		

		8	7	Б	5	4	3
	J	C1497       CAPN       14A4         C1498       CAPN       14A6         C1492       CAPN       14A6         C15Ø1       CAPN       14A6         C15Ø2       CAPN       47D7         C15Ø2       CAPN       47D7         C15Ø2       CAPN       47D7         C15Ø2       CAPN       47D8         C15Ø2       CAPN       47D8         C15Ø5       CAPN       47D8         C15Ø5       CAPN       47D2         C15Ø5       CAPN       70C1         C1513       CAPN       70C1         C1515       CAPN       70A1         C1515       CAPN       70A1         C1515       CAPN       70A1         C1515       CAPN       70A1         C1516       CAPN       70A1	C1612 C C1613 C C1614 C C1615 C C1615 C C1617 C C1618 C C1619 C C1629 C C1620 C C1622 C C1622 C C1624 C C1624 C C1625 C C1625 C C1625 C C1627 C	CAPN         5783           CAPN         5705           CAPN         5705           CAPN         5705           CAPN         5705           CAPN         5705           CAPN         5705           CAPN         5704           CAPN         5785           CAPN         5803           CAPN         5783           CAP-P         5705	FB17 FBPAK4L 54C7 54D7 FB18 FERR_BD 54D6 FB27 FERR_BD 45D3 FB28 FERR_BD 45A3 FB29 FERR_BD 45A3 FB30 FERRITE 57C3 FB31 FERRITE 63C4 J1 CONN184_DDR_ECC 16C7 J4 2X3HDR 49A6 J5 CONN184_DDR_ECC 17C7 J6 2X3HDR 49A6 J9 CONN184_DDR_ECC 21C7 J10 CON2XUSB 43C1 J11 CONPCI 44D6 J12 PCI_X_VXB 38D2 38D6 J15 PCI_X_VXB 45B	POT1 F POT2 F 01 m 02 m 03 m 04 m 05 m 06 m 07 m 08 m 010 m 010 m 011 m 021 m 021 m 021 m	POT_TC03       47C8         POT_TC03       47C8         POT_TC03       47C8         POSFETN       47B3         10SFETN       47A5         10SFETN       47A5         10SFETN       47B3         10SFETN       47B3         10SFETN       47A4         10SFETN       47A4         10SFETN       48C6         10SFETN       48C5         10SFETN       58C3
Class Edit         Class E		C1510       CAPN       7081         C1520       CAPN       7081         C1521       CAPN       7081         C1522       CAPN       7081         C1523       CAPN       4401         C1530       CAPN       45D3         C1531       CAPN       45D3         C1532       CAPN       70C2         C1533       CAPN       70C2         C1543       CAPN       70C2         C1543       CAPN       70C2         C1543       CAPN       70C2         C1543       CAPN       70C2         C1544       CAPN       55C3         C1545       CAPN       55D4         C1540       CAPN       55C4         C1551       CAPN       55C1         C1551       CAPN       55C4         C1551       CAPN       55C4         C1551       CAPN       55C4         C1551	C1629 C C1639 C C1631 C C1641 C C1642 C C1643 C C1643 C C1664 C C1665 C C1665 C C1665 C C1665 C C1665 C C1667 C C1669 C C1669 C C1671 C C1670 C C1671 C C1670 C C1671 C C1671 C C1671 C C1671 C C1672 C C1672 C C1673 C C1673 C C1673 C C1674 C C1674 C C1674 C C1675 C C16	APP-P         57107           APP-P         5705           APP-P         5706           APPN         47C8           APN         6904           APN         6924           APN         6924           APN         6984           APN         6984           APN         1201           APN         1201           APN         49C5           APN         49C7           APN         50A7           APN         50A7	J116 2X20HDR20 43B5 J20 PCI_X_3U 33D5 J21 PCI_X_3U 34D5 J22 PCI_X_3U 34D5 J23 PCI_X_3U 35D5 J24 PCI_X_3U 35D5 J25 PCI_X_3U 37D5 J27 1X4HDR 52D7 J28 1X2HDR 49A5 J29 CONVGAEDGE 45B1 J31 DSUB25TALL_B 54B4 J34 2X17HDR5 54B3 J35 DSUB9 54D2 J37 4X175CSIRA 64C6 J38 4X175CSIRA 64C6 J38 4X175CSIRA 64C6 J38 4X175CSIRA 64C6 J38 4X175CSIRA 64C6 J38 4X175CSIRA 64C6 J38 2X15HDR 70D4 J43 2X15HDR 70D4 J43 2X15HDR 70D4 J43 CONN_5HA 51D7 J50 2X30RCPT 52B6 J51 1X3HDR 71A5 71B5	023 025 025 027 032 033 041 043 044 043 044 044 048 049 059 052 057 058 057 058 R1 R2 R1 R2 R3 R4	NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 502 NOFETN 4204 NOFETN 47D3 NOFETN 47D3 NOFETN 47D3 NOFETN 553 NOFETN 553 NOFETN 553 NOFETN 554 NOFETN 5554 NOFETN 5554 NOFETN 5555 NOFETN 55555 NOFETN 55555 NOFETN 5555 NOFETN 55555 NOFETN 55555 NOFETN 5
CLUEBD CAPN         STR3         CRS2         J293         LX34/DF         DSC2         R33           CLUEBD CAPP         SEQ         CRS3         LICSOT335         SC2         J244/DF         DSC2         R33           CLUEBD CAPP         LA45         CRS3         LICSOT335         SC2         J244/LX34/DF         GB22         R33           CLUED CAPP         LA41         CR74         SC40T/LX47         TAVE         L2         INULCTOR         GB2         R33           CLUED CAPP         LA44         CR74         SC40T/LX47         TAVE         L2         INULCTOR         SC1         R33           CLUED CAPN         A322         CR78         DIODE         SSC4         L3         INULCTOR         SC1         R33           CLUED CAPN         A322         CR80         DIODE         A7C7         LB         INULCTOR         A733         R34           CLUED CAPN         A522         CR81         LD         INULCTOR         A733         R34           CLUED CAPN         S7C3         CR81         FEX         L12         INULCTOR         A733         R34           CLEBD CAPN         S7C4         FEX         FEX         FEX         FEX <t< td=""><td>— Э</td><td>C1553 CAPN 55C1 C1554 CAPN 55B1 C1555 CAP-P 55D2 C1555 CAP-P 55D2 C1556 CAP-P 55B1 C1558 CAP-P 55B1 C1558 CAPN 55B7 C1560 CAPN 55B5 C1561 CAPN 55C8 C1562 CAPN 55C8 C1563 CAPN 55C7 C1564 CAPN 55C3 C1565 CAPN 55C3 C1565 CAPN 55A2 C1565 CAPN 55A2 C1565 CAPN 55A2 C1565 CAP-P 18A1 C1565 CAP-P 18A1 C1565 CAP-P 18A1 C1565 CAP-P 22A4 C1575 CAP-P 22A4 C1575 CAPN 47A6 C1575 CAPN 47A6 C1577 CAP-P 47D4 C1584 CAPN 51C8 C1585 CAPN 51C8</td><td>CR1 CR2 C CR3 C CR3 C CR4 C CR5 C CR5 C CR6 C CR7 C CR8 C CR10 C CR10 C CR11 S CR12 S CR12 S CR13 S CR14 S CR14 S CR14 S CR15 C CR15 C CR15 C CR15 C CR15 C CR15 C CR16 C CR17 C CR18 C CR17 C CR18 C CR18 C CR18 C CR18 C CR18 C CR18 C CR18 C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR10 C C C C C C C C C C C C C C C C C C C</td><td>IIOSOT23C     41C7       IIODE     41B5       IIODE     48D6       IIODE     47A4       IIODE     47B6       IIODE     48B3       SCHOTTKY     50A2       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58C2       SCHOTTKY     50A2       SCHOTTKY     50A2   <td>J52       1×3HDR       71A5         J53       1×3HDR       71A5         J71       C0NN-2×15_SM       70B5         J100       C0NN24_WTX_MAIN       49D8         J101       C0NN24_WTX_DIG       49D5         J102       C0NN124_WTX_DIG       49D5         J4009       C0NN1×28_MT       9B6         JP1       1×2HDR       42C6         JP2       1×2HDR       42C6         JP4       1×3HDR       41C7         JP4       1×2HDR       42A5         JP14       1×2HDR       56A6         JP19       1×2HDR       50A6         JP24       1×3HDR       23C2         JP26       1×2HDR       23C3         JP28       1×3HDR       23C2         JP28       1×3HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       27C3         JP32       1×3HDR       28C2         JP34       1×2HDR       28C2         JP34       1×2HDR       28C2         JP35       1×3HDR       <td< td=""><td>R5 F R6 F R7 F R8 F R1 F R10 F R12 F R12 F R14 F R15 F R15 F R15 F R15 F R16 F R17 F R18 F R19 F R20 F R21 F R22 F R23 F R24 F R25 F R23 F R24 F R25 F R25 F</td><td>EESN     4C2       EESN     4C1       EESN     4C3       EESN     4B3       EESN     5026       EESN     5026       EESN     5026       EESN     5027       EESN     50267       EESN     5027       EESN     5027       EESN     5027       EESN     50267       EESN     50267       EESN     50267       EESN     50267       EESN     50266       EESN     50266       EESN     50266       EESN     5025       EESN     5025</td></td<></td></td></t<>	— Э	C1553 CAPN 55C1 C1554 CAPN 55B1 C1555 CAP-P 55D2 C1555 CAP-P 55D2 C1556 CAP-P 55B1 C1558 CAP-P 55B1 C1558 CAPN 55B7 C1560 CAPN 55B5 C1561 CAPN 55C8 C1562 CAPN 55C8 C1563 CAPN 55C7 C1564 CAPN 55C3 C1565 CAPN 55C3 C1565 CAPN 55A2 C1565 CAPN 55A2 C1565 CAPN 55A2 C1565 CAP-P 18A1 C1565 CAP-P 18A1 C1565 CAP-P 18A1 C1565 CAP-P 22A4 C1575 CAP-P 22A4 C1575 CAPN 47A6 C1575 CAPN 47A6 C1577 CAP-P 47D4 C1584 CAPN 51C8 C1585 CAPN 51C8	CR1 CR2 C CR3 C CR3 C CR4 C CR5 C CR5 C CR6 C CR7 C CR8 C CR10 C CR10 C CR11 S CR12 S CR12 S CR13 S CR14 S CR14 S CR14 S CR15 C CR15 C CR15 C CR15 C CR15 C CR15 C CR16 C CR17 C CR18 C CR17 C CR18 C CR18 C CR18 C CR18 C CR18 C CR18 C CR18 C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR19 C C CR10 C C C C C C C C C C C C C C C C C C C	IIOSOT23C     41C7       IIODE     41B5       IIODE     48D6       IIODE     47A4       IIODE     47B6       IIODE     48B3       SCHOTTKY     50A2       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58B4       SCHOTTKY     58C2       SCHOTTKY     50A2       SCHOTTKY     50A2 <td>J52       1×3HDR       71A5         J53       1×3HDR       71A5         J71       C0NN-2×15_SM       70B5         J100       C0NN24_WTX_MAIN       49D8         J101       C0NN24_WTX_DIG       49D5         J102       C0NN124_WTX_DIG       49D5         J4009       C0NN1×28_MT       9B6         JP1       1×2HDR       42C6         JP2       1×2HDR       42C6         JP4       1×3HDR       41C7         JP4       1×2HDR       42A5         JP14       1×2HDR       56A6         JP19       1×2HDR       50A6         JP24       1×3HDR       23C2         JP26       1×2HDR       23C3         JP28       1×3HDR       23C2         JP28       1×3HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       27C3         JP32       1×3HDR       28C2         JP34       1×2HDR       28C2         JP34       1×2HDR       28C2         JP35       1×3HDR       <td< td=""><td>R5 F R6 F R7 F R8 F R1 F R10 F R12 F R12 F R14 F R15 F R15 F R15 F R15 F R16 F R17 F R18 F R19 F R20 F R21 F R22 F R23 F R24 F R25 F R23 F R24 F R25 F R25 F</td><td>EESN     4C2       EESN     4C1       EESN     4C3       EESN     4B3       EESN     5026       EESN     5026       EESN     5026       EESN     5027       EESN     50267       EESN     5027       EESN     5027       EESN     5027       EESN     50267       EESN     50267       EESN     50267       EESN     50267       EESN     50266       EESN     50266       EESN     50266       EESN     5025       EESN     5025</td></td<></td>	J52       1×3HDR       71A5         J53       1×3HDR       71A5         J71       C0NN-2×15_SM       70B5         J100       C0NN24_WTX_MAIN       49D8         J101       C0NN24_WTX_DIG       49D5         J102       C0NN124_WTX_DIG       49D5         J4009       C0NN1×28_MT       9B6         JP1       1×2HDR       42C6         JP2       1×2HDR       42C6         JP4       1×3HDR       41C7         JP4       1×2HDR       42A5         JP14       1×2HDR       56A6         JP19       1×2HDR       50A6         JP24       1×3HDR       23C2         JP26       1×2HDR       23C3         JP28       1×3HDR       23C2         JP28       1×3HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       24D2         JP31       1×2HDR       27C3         JP32       1×3HDR       28C2         JP34       1×2HDR       28C2         JP34       1×2HDR       28C2         JP35       1×3HDR <td< td=""><td>R5 F R6 F R7 F R8 F R1 F R10 F R12 F R12 F R14 F R15 F R15 F R15 F R15 F R16 F R17 F R18 F R19 F R20 F R21 F R22 F R23 F R24 F R25 F R23 F R24 F R25 F R25 F</td><td>EESN     4C2       EESN     4C1       EESN     4C3       EESN     4B3       EESN     5026       EESN     5026       EESN     5026       EESN     5027       EESN     50267       EESN     5027       EESN     5027       EESN     5027       EESN     50267       EESN     50267       EESN     50267       EESN     50267       EESN     50266       EESN     50266       EESN     50266       EESN     5025       EESN     5025</td></td<>	R5 F R6 F R7 F R8 F R1 F R10 F R12 F R12 F R14 F R15 F R15 F R15 F R15 F R16 F R17 F R18 F R19 F R20 F R21 F R22 F R23 F R24 F R25 F R23 F R24 F R25 F R25 F	EESN     4C2       EESN     4C1       EESN     4C3       EESN     4B3       EESN     5026       EESN     5026       EESN     5026       EESN     5027       EESN     50267       EESN     5027       EESN     5027       EESN     5027       EESN     50267       EESN     50267       EESN     50267       EESN     50267       EESN     50266       EESN     50266       EESN     50266       EESN     5025       EESN     5025
	Ĥ	C1587 CAPN 57A3 C1588 CAPN 57A3 C1588 CAP-P 58D2 C1590 CAP-P 14A5 C1591 CAP-P 14A3 C1592 CAP-P 14A3 C1592 CAPN 43C2 C1594 CAPN 43B2 C1595 CAPN 43B2 C1595 CAPN 43C2 C1597 CAPN 43C2 C1597 CAPN 43C2 C1597 CAPN 56D4 C1500 CAP-P 57C4 C1500 CAP-P 57C4 C1601 CAP-P 57C4 C1602 CAPN 57C4 C1602 CAPN 57C4 C1602 CAPN 57C4 C1605 CAPN 57C4 C1605 CAPN 57C4 C1605 CAPN 57B4 C1609 CAPN 57B4 C1609 CAPN 57B3 C1611 CAPN 57B3	CR31 L CR52 L CR53 L CR53 L CR53 L CR74 L CR74 L CR74 L CR79 L CR79 L CR80 L	IIIIS01235       45C2         IIIIS01235       45C2         IIIIS01235       45C2         IIIIS01235       45C2         IIIIS01235       48C4         SCHOTTKY       47D2         IIIODE       55C4         IIODE       55A4         SCHOTTKY       55D4         ERR_BD       45B2         ERR_BD       45B2         ERR_BD       45B2         ERRITE       51A1         ERRITE       51A1         ERRITE       522         ERRITE       522         ERRITE       6222	JP38       IX3HDR       69C2         JP40       IX3HDR       69C2         JP41       IX3HDR       69C2         L1       INDUCTOR       68B4         L2       INDUCTOR       47B2         L8       INDUCTOR       47A4         L12       INDUCTOR       14A4         L20       INDUCTOR       14A4         L21       INDUCTOR       14A4         L22       INDUCTOR       55C3         MH1       MTG_HOLE       67D7         MH3       MTG_HOLE       67D5         MH4       MTG_HOLE       67D5         MH7       MTG_HOLE       67D3         MH10       MTG_HOLE       67D3         MH11       MTG_HOLE       67D3	R28   R29   R30   R31   R32   R33   R34   R35   R36   R37   R40   R41   R42   R42   R42   R43   R44   R45   R45   R45   R46   R46   R47   R48   R47   R48   R45   R48   R48   R45   R48   R48   R45   R48   R45   R48   R48   R48   R48   R48   R45   R48   R45   R48   R48   R45   R48   R48   R45   R48   R48   R45   R46   R45   R46   R46   R46   R46   R46   R47   R48   R46   R56   R56	KESN         5000           KESN         4C5           KESN         6846           KESN         6846           KESN         5045           KESN         5044           KESN         5044           KESN         5044           KESN         5044           KESN         6883           KESN         6883           KESN         5026           KESN         5025           KESN         5085           KESN         5081           KESN         5021           KESN         5021           KESN         5021           KESN         495           KESN         1385           KESN         1244           KESN         4903           KESN         1345           KESN         1345           KESN         5006
							DRAWING
8 7 6 5 4		8	7	Б	5	4	З

2	1					
R53 RESN 5086 R54 RESN 68D2						
R55 RESN 9C5						
R56 RESN 25B7 R57 RESN 25A2		D				
R58 RESN 6B3		Ц				
R59 RESN 45A8 R60 RESN 50C2						
R61 RESN 6B3						
R63 RESN 49A2 R64 RESN 49D3						
R65 RESN 50D2						
R66 RESN 51D3						
R68 RESN 51C2						
R69 RESN 6884						
R71 RESN 946						
R72 RESN 9A5						
R74 RESN 945						
R75 RESN 5185						
R76 RESN 984 R77 RESN 985						
R78 RESN 9D4						
R80 RESN 4903						
R82 RESN 5185		С				
R83 RESN 905 R84 RESN 906						
R85 RESN 42D3						
R86 RESN 68B3						
R88 RESN 4C6						
R89 RESN 985						
R91 RESN 10D7						
R92 RESN 10C8						
R94 RESN 1007						
R95 RESN 1008						
R96 RESN 1002						
R98 RESN 10C1						
R99 RESN 1102 R100 RESN 1102						
R1Ø1 RESN 11C1						
R102 RESN 11C1 R103 RESN 11B2						
R104 RESN 11B1		в				
R105 RESN 11B2 R105 RESN 11B2		2				
R107 RESN 11C7						
R108 RESN 11C8						
R110 RESN 11D8						
R111 RESN 11B7						
R112 RESN 11B0						
R114 RESN 11B8						
R115 RESN 1202 R116 RESN 986						
R117 RESN 1284						
R118 RESN 1284 R119 RESN 6888						
R120 RESN 13D2						
R121 RESN 68C7 R122 RESN 68C6						
R123 RESN 40B1						
R124 RESN 1385 R125 RESN 705						
R126 RESN 7C6						
R127 RESN 7C6						
R129 RESN 16A3		н				
R130 RESN 16A3						
R132 RESN 16A3						
R133 RESN 16A3						
R135 RESN 485						
R135 RESN 984						
R138 RESN 404						
R139 RESN 4C4						
J L						
	ן יש איני. 1					
2	1					
<u>~</u>	±					
	8	7	Б	5	4	3
-------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
D C C	B       R140     RESN     68B8       R141     RESN     49D3       R143     RESN     40A4       R144     RESN     40A1       R143     RESN     40A1       R144     RESN     40A1       R145     RESN     40A2       R147     RESN     6B2       R148     RESN     49D3       R149     RESN     9A5       R150     RESN     17A3       R153     RESN     17A2       R155     RESN     17A2       R157     RESN     20A3       R166     RESN     20A3       R167     RESN     20A3       R167     RESN     20A3       R168     RESN     20A3       R167     RESN     20A3       R168     RESN     20A3       R164     RESN     20A3       R167     RESN     20A3       R168     RESN     20A3       R167     RESN	7     R255     R256     R257     R258     R259     R251     R252     R253     R254     R255     R257     R258     R259     R251     R252     R253     R254     R255     R256     R257     R273     R274     R333     R334     R344     R344     R344     R344     R344     R355     R356     R357     R358     R359     R351     R355	ESN     6007       ESN     4204       ESN     2901       ESN     2901       ESN     2901       ESN     2907       ESN     2906       ESN     2907       ESN     3005       ESN     3006       ESN     3001       ESN     3021       ESN     3021       ESN     3021 <th>5       R429     RESN     4788       R430     RESN     4788       R431     RESN     4781       R433     RESN     4781       R434     RESN     4781       R435     RESN     4781       R435     RESN     4805       R453     RESN     4805       R454     RESN     4805       R455     RESN     4805       R456     RESN     4807       R457     RESN     4807       R458     RESN     4807       R456     RESN     4583       R466     RESN     4583       R467     RESN     4583       R467     RESN     4583       R467     RESN     4583       R467     RESN     4583       R470     RESN     4583       R477     RESN     4584       R477     RESN     5203       R484     RESN     5203       R486     RESN<th>4 R553 R559 R562 R565 R568 R569 R571 R571 R572 R574 R576 R578 R588 R589 R589 R589 R589 R589 R589 R563 R653 R653 R653 R653 R654 R661 R662 R663 R664 R665 R667 R667 R668 R669 R667 R677 R668 R669 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R677</th><th>3       RESN     51B3       RESN     54A2       RESN     54A2       RESN     54A2       RESN     23D4       RESN     23D4       RESN     23D4       RESN     25A6       RESN     25A2       RESN     25A2       RESN     25A2       RESN     25B4       RESN     26B4       RESN     26B4       RESN     26B4       RESN     26B1       RESN     56C1       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7</th></th>	5       R429     RESN     4788       R430     RESN     4788       R431     RESN     4781       R433     RESN     4781       R434     RESN     4781       R435     RESN     4781       R435     RESN     4805       R453     RESN     4805       R454     RESN     4805       R455     RESN     4805       R456     RESN     4807       R457     RESN     4807       R458     RESN     4807       R456     RESN     4583       R466     RESN     4583       R467     RESN     4583       R467     RESN     4583       R467     RESN     4583       R467     RESN     4583       R470     RESN     4583       R477     RESN     4584       R477     RESN     5203       R484     RESN     5203       R486     RESN <th>4 R553 R559 R562 R565 R568 R569 R571 R571 R572 R574 R576 R578 R588 R589 R589 R589 R589 R589 R589 R563 R653 R653 R653 R653 R654 R661 R662 R663 R664 R665 R667 R667 R668 R669 R667 R677 R668 R669 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R677</th> <th>3       RESN     51B3       RESN     54A2       RESN     54A2       RESN     54A2       RESN     23D4       RESN     23D4       RESN     23D4       RESN     25A6       RESN     25A2       RESN     25A2       RESN     25A2       RESN     25B4       RESN     26B4       RESN     26B4       RESN     26B4       RESN     26B1       RESN     56C1       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7</th>	4 R553 R559 R562 R565 R568 R569 R571 R571 R572 R574 R576 R578 R588 R589 R589 R589 R589 R589 R589 R563 R653 R653 R653 R653 R654 R661 R662 R663 R664 R665 R667 R667 R668 R669 R667 R677 R668 R669 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R678 R677 R677	3       RESN     51B3       RESN     54A2       RESN     54A2       RESN     54A2       RESN     23D4       RESN     23D4       RESN     23D4       RESN     25A6       RESN     25A2       RESN     25A2       RESN     25A2       RESN     25B4       RESN     26B4       RESN     26B4       RESN     26B4       RESN     26B1       RESN     56C1       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7       RESN     56A7
Ĺ	R236   RES   28C3     R237   RESN   72D2     R238   RESN   72D2     R239   RESN   72D2     R240   RES   29B7     R240   RES   29B7     R241   RESN   29C5     R242   RESN   72C2     R243   RESN   72B2     R244   RESN   72B2     R245   RESN   72B2     R246   RESN   72B1	R402 F R403 F R404 F R405 F R421 F R422 F R422 F R422 F R425 F R425 F R426 F R428 F	ESN 44C7 ESN 44C7 ESN 44C7 ESN 44C8 ESN 47B7 ESN 47A8 ESN 47A8 ESN 47A8 ESN 47A8 ESN 47B2 ESN 47B2 ESN 47B2 ESN 47B2	R537   RESN   51A6     R538   RESN   51B5     R539   RESN   51A6     R540   RESN   51C3     R541   RESN   51C3     R544   RESN   51B3     R545   RESN   51C2     R546   RESN   5122     R547   RESN   51B2     R550   RESN   51B2     R551   RESN   51D5     R552   RESN   51D5	R754 R755 R755 R757 R759 R759 R760 R761 R763 R764 R765 R765	RESN   51/2     RESN   51/03     RESN   51/03     RESN   53/04     RESN   53/04     RESN   56/05     RESN   6/082     RESN   6/085     RESN   14/04     RESN   6/087
						_DRAWING_
	8	7	Б	5	4	З

2	1	
R768 RESN 48A4 R77Ø RESN 48A4		
R771 RESN 48A4		
R772 RESN 49B3 R773 RESN 49B5		_
R774 RESN 49B4		Ы
R775 RESN 12A4 R776 RESN 10D6		
R777 RESN 69D4		
R779 RESN 6903		
R78Ø RESN 69C3		
R781 RESN 6903		
R788 RESN 6982		
R790 RESN 70D1		
R792 RESN 70D3		
R794 RESN 70D4		
R797 RESN 55B2		
R799 RESN 23C2		
R800 RESN 24D2 R801 RESN 25B7		
R803 RESN 2587		
R804 RESN 25B7 R805 RESN 27D2		С
R806 RES 2906		_
R807 RES 29D7 R808 RES 29D7		
R809 RES 29D7		
R812 RES 29A6 R813 RESN 55D5		
R814 RESN 55C2		
R815 RESN 5582 R816 RESN 5587		
R817 RESN 55C5		
R818 RESN 5582		
R824 RESN 7A7		
R835 RESN 7A6		
R838 RESN 9A4		
R843 RESN 13C3		
R894 RESN 51B7 R895 RESN 51B7		
R896 RESN 5107		
R897 RESN 51B4 R898 RESN 51B5		в
R899 RESN 51D5		
R900 RESN 56A6 R908 RESN 70D1		
R909 RESN 70C7		
R910 RESN 70C8 R920 RESN 39C2		
R923 RESN 12A3		
R924 RESN 12A3 R925 RESN 12A3		
R926 RESN 13A3		
R928 RESN 13A4		
R929 RESN 51D8		
R931 RESN 5104		
R932 RESN 53C7		
R933 RESN 5665		
R935 RESN 56A4		
R937 RESN 56A2		
R938 RESN 56C1		_
R948 RESN 12A5		нΙ
R949 RESN 51C7 R951 RESN 51C7		
R952 RESN 51C7		
R953 RESN 51C7 R954 RESN 51C7		
R955 RESN 51B5		
R957 RESN 47C5 R957 RESN 47B5		
R958 RESN 5105		
KADA KEDM 21C1		
	PAGE REU	
2	1	
	1	

		8	(	Ь	5	4	3
Image: Solution of the second of th							
Ч     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N		R950 RESN 52A7 R951 RESN 52A4	R4001 F R4002 F	RESN 31D3 RESN 31C3	RP142 RPAK4C-4R 31C1 31D1 31 RP144 RPAK4C-4R 31D1	IDI RP239 RP240	RPAK4C-4R 1897 RPAK4C-4R 1897 1887
L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L     L		R962 RESN 52A7 R963 RESN 53C7	R4003   R4004	RESN 31C3 RESN 31B1	RP145 RPAK4C-4R 31C3 RP146 RPAK4C-4R 31C3	RP241 RP242	RPAK4C-4R 18B7 RPAK4C-4R 18B7
0     γ     0     γ     0     γ     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     1     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0		R965 RESN 33D6 R965 RESN 33D7	R4005 I R4005 J	RESN 31A1	RP147 RPAK4C-4R 31B3 31C3 RP148 RPAK4C-4R 31B3	RP243	RPAK4C-4R 22A5 22B5 RPAK4C-4R 22A5
		R967 RESN 34D7	R4007 F	RESN 31A1	RP149 RPAK4C-4R 31A3	RP245	RPAK4C-4R 22A5
		R968 RESN 34D6 R969 RESN 35D7	R4008   R4008   R4009	RESN 32A5 RESN 32A5	RP150 RPAK4C-4R 31A3 RP153 RPAK4C-4R 32A1 32B1	RP246	RPAK4C-4R 22A5 RPAK4C-4R 22A5
8     х     5     6     4     5       1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1		R970 RESN 3506	R4010	RESN 3245	RP154 RPAK4C-4R 32B1	RP248	RPAK4C-4R 22B5
N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N     N		R971 RESN 36D7 R972 RESN 36D6	R4011   RP1	RESN 32A5 RPAK4C-4R 49A6	RP155 RPAK4C-4R 32D4 RP156 RPAK4C-4R 32C4	RP249 RP250	RPAK4C-4R 2285 RPAK4C-4R 2285
1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1		R973 RESN 37D7	RP2 I	RPAK4C-4R 49A6	RP157 RPAK4C-4R 32B4	RP251	RPAK4C-4R 22B5 22C5
Image: Section of the secti		R974 RESN 3706	RP7	RPAK4C-4R 6D3 6D4	RP158 RP4K4C-4R 32C1 RP159 RP4K4C-4R 32C1	RP252	RPAK4C-4R 22C5
0     7     C     5     4     3       0     7     C     5     4     3	_	R977 RESN 25C6 R978 RESN 29C6		RPAK4C-4R 31A5 RPAK4C-4R 31A1	RP160 RPAK4C-4R 32C1 RP161 RPAK4C-4R 32D1	RP254	RPAK4C-4R 22C5 RPAK4C-4R 22D7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R996 RESN 2384</td> <td>RP13 I</td> <td>RPAK4C-4R 15D7</td> <td>RP162 RPAK4C-4R 32C4</td> <td>RP256</td> <td>RPAK4C-4R 22D5</td>		R996 RESN 2384	RP13 I	RPAK4C-4R 15D7	RP162 RPAK4C-4R 32C4	RP256	RPAK4C-4R 22D5
N     N     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P     P		R997 RESN 2483 R998 RESN 2483	RP14   RP15	RPAK4C-4R 1507 RPAK4C-4R 15C7 15D7	RP163 RP4K4C-4R 32C4 RP164 RP4K4C-4R 32B4	RP257	RPAK4C-4R 22D5 RPAK4C-4R 22D7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1<		R999 RESN 2784	RP16 P	RPAK4C-4R 15C7	RP165 RPAK4C-4R 32B4	RP259	RPAK4C-4R 22C7 22D7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </td <th></th> <td>R1001 RESN 2882</td> <td>RP18</td> <td>RPAK4C-4R 1587</td> <td>RP167 RPAK4C-4R 32A4</td> <td>RP261</td> <td>RPAK4C-4R 22C7</td>		R1001 RESN 2882	RP18	RPAK4C-4R 1587	RP167 RPAK4C-4R 32A4	RP261	RPAK4C-4R 22C7
1     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0		R1002 RESN 28B2 R1003 RESN 28B2	RP19   RP20	RPAK4C-4R 1587 RPAK4C-4R 1587	RP168 RPAK4C-4R 32B1 RP169 RPAK4C-4R 32A1	RP262	RPAK4C-4R 22C7 RPAK4C-4R 22B7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R1005 RESN 23C4</td> <td>RP21 I</td> <td>RPAK4C-4R 15A7</td> <td>RP170 RPAK4C-4R 32A5</td> <td>RP264</td> <td>RPAK4C-4R 22B7</td>		R1005 RESN 23C4	RP21 I	RPAK4C-4R 15A7	RP170 RPAK4C-4R 32A5	RP264	RPAK4C-4R 22B7
3 2 6 5 4 9   3 2 6 5 4 9	С	R1006 RESN 2703 R1007 RESN 62A4	RP23 1	RPAK4C-4R 15A7 RPAK4C-4R 15A7	RP171 RPHK4C-4R 3285 RP172 RPAK4C-4R 32A7	RP265	RPAK4C-4R 22B7 RPAK4C-4R 22B7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R1008 RESN 5282</td> <td>RP24 I</td> <td>RPAK4C-4R 15D5</td> <td>RP173 RPAK4C-4R 32A7</td> <td>RP267</td> <td>RPAK4C-4R 22A7</td>		R1008 RESN 5282	RP24 I	RPAK4C-4R 15D5	RP173 RPAK4C-4R 32A7	RP267	RPAK4C-4R 22A7
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R1010 RESN 62A2</td> <td>RP26</td> <td>RPAK4C-4R 15C5</td> <td>RP175 RPAK4C-4R 32B7</td> <td>RP269</td> <td>RPAK4C-4R 22A7</td>		R1010 RESN 62A2	RP26	RPAK4C-4R 15C5	RP175 RPAK4C-4R 32B7	RP269	RPAK4C-4R 22A7
Normalization     Normalinstation in		R1011 RESN 62A7 R1012 RESN 63A4	RP27   RP28	RPAK4C-4R 15C5 RPAK4C-4R 15C5	RP176 RPAK4C-4R 32C7 RP177 RPAK4C-4R 32C7	RP270 RP271	RPAK4C-4R 22A7 RPAK4C-4R 22A7
1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1     1		R1013 RESN 53A4	RP29 I	RPAK4C-4R 1585	RP178 RPAK4C-4R 32C5	RP277	RPAK4C-4R 56C1
International and the state in the		R1015 RESN 4847 R1017 RESN 48A1	RP31 I	RPAK4C-4R 1585 RPAK4C-4R 1585 1585 1585	RP179 RP4K4C-4R 32C5 RP180 RPAK4C-4R 32C5	RP280	RPAK4C-4R 58H3 58H4 RPAK4C-4R 62A7
Note that is more that the set of the set o		R1018 RESN 69D6 R1019 RESN 69B7	RP32 I RP33 I	RPAK4C-4R 15A5 RPAK4C-4R 15A5	RP181 RPAK4C-4R 32B5 RP182 RPAK4C-4R 32B7	RP282 RP283	RPAK4C-4R 6088 RPAK4C-4R 54D7 54D8 54D8
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R1020 RESN 69C8</td> <td>RP34</td> <td>RPAK4C-4R 15A5</td> <td>RP183 RPAK4C-4R 32C7</td> <td>RP288</td> <td>RPAK4C-4R 70A2 70B2</td>		R1020 RESN 69C8	RP34	RPAK4C-4R 15A5	RP183 RPAK4C-4R 32C7	RP288	RPAK4C-4R 70A2 70B2
0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0		R1021 RESN 49A3 R1022 RESN 49A2	RP35 I	RPAK4C-4R 1502 RPAK4C-4R 19B4 19C4	RP184 RPAK4C-4R 32D7 RP185 RPAK4C-4R 32B5	RF289	FUSE_SMT 43D3
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 <th></th> <td>R1025 RESN 9A5 R1032 RESN 59C8</td> <td>RP67 I RP68 I</td> <td>RPAK4C-4R 19B7 19C7 RPAK4C-4R 19D2</td> <td>RP186 RPAK4C-4R 32A5 RP196 RPAK4C-4R 38D4 38D4 38</td> <td>RT2</td> <td>FUSE_SMT 43C3 FUSE_SMT 64D6</td>		R1025 RESN 9A5 R1032 RESN 59C8	RP67 I RP68 I	RPAK4C-4R 19B7 19C7 RPAK4C-4R 19D2	RP186 RPAK4C-4R 32A5 RP196 RPAK4C-4R 38D4 38D4 38	RT2	FUSE_SMT 43C3 FUSE_SMT 64D6
Image: Section of the sectio		R1033 RESN 6908	RP69	RPAK4C-4R 19D7	RP197 RPAK4C-4R 4087 4088	RT4	FUSE_SMT 64D3
Start Res     Start Res <t< td=""><th></th><td>R1035 RESN 7C7 R1036 RES 7B4</td><td>RP70   RP71  </td><td>RPAK4C-4R 19C7 19C7 19D7 19D7 RPAK4C-4R 19C7</td><td>RP198 RPAK4C-4R 44D1 RP199 RPAK4C-4R 44C1 44D1</td><td>RT5</td><td>THERMISTOR 54D7 SWSPST_PB_SM 41A7</td></t<>		R1035 RESN 7C7 R1036 RES 7B4	RP70   RP71	RPAK4C-4R 19C7 19C7 19D7 19D7 RPAK4C-4R 19C7	RP198 RPAK4C-4R 44D1 RP199 RPAK4C-4R 44C1 44D1	RT5	THERMISTOR 54D7 SWSPST_PB_SM 41A7
Decision construction     Decision construction construction     Decision construction construction     Decision construction construction construction construction     Decision construction		R1037 RESN 786	RP72 I	RPAK4C-4R 1907	RP200 RPAK4C-4R 44C1	59	SWSPST_PB_SM 48A5
BRUES BESK 402     Free state     BRUE BESK 402     BRUE BESK		R1038 RESN 786 R1039 RESN 784	RP73   RP74	RPAK4C-4R 1987 RPAK4C-4R 1987	RP201 RPAK4C-4R 44B1 44C1 RP202 RPAK4C-4R 44B1		SHAR 4283 SWSPST_PB_SM 7282
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th>в</th> <td>R1040 RESN 7A5 R1042 RES 28C4</td> <td></td> <td>RPAK4C-4R 19A7 RPAK4C-4R 19A7</td> <td>RP203 RPAK4C-4R 44B1 RP204 RPAK4C-4R 4461</td> <td></td> <td>LTC1929 4787 BANIAS HS 483 407 403 504 502 505 507</td>	в	R1040 RESN 7A5 R1042 RES 28C4		RPAK4C-4R 19A7 RPAK4C-4R 19A7	RP203 RPAK4C-4R 44B1 RP204 RPAK4C-4R 4461		LTC1929 4787 BANIAS HS 483 407 403 504 502 505 507
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R1043 RESN 29A5</td> <td>RP77</td> <td>RPAK4C-4R 19A7</td> <td>RP205 RPAK4C-4R 54A2</td> <td>UB</td> <td>QS3384 72A6</td>		R1043 RESN 29A5	RP77	RPAK4C-4R 19A7	RP205 RPAK4C-4R 54A2	UB	QS3384 72A6
Image: Note of the set of the se		R1044 RESN 4007 R1047 RESN 48B3	RP78   RP79	RPAK4C-4R 1904 RPAK4C-4R 1904	RP206 RPAK4C-4R 5484 RP207 RPAK4C-4R 54A7		MOSFETN_8P 6885
Image: State is constant in the constant in t		R1048 RESN 24C3 R1050 RES 2965	RP80 I RP81 I	RPAK4C-4R 19C4 19D4 RPAK4C-4R 19C4	RP208 RPAK4C-4R 5485 5486 RP209 RPAK4C-4R 5487		EPM7064 72C4
Image: State in the state i		R1051 RES 29A6	RP82	RPAK4C-4R 19C4	RP210 RPAK4C-4R 5487		LED_DISPLAY_10P 72C2
B2000 BDSN 4624 BPES BPM.4C-42 (304 BPES BPM.4C-42 (307 U14 BPM.8C 3205 B20 365 B25 365 B25 B25 B25 B25 B25 B25 B25 B25 B25 B2		R1053 RESN 53C7 R1502 RESN 39C4	RP83 I RP84 I	RPAK4C-4R 1984 RPAK4C-4R 1984	RP211 RPAK4C-4R 5486 RP212 RPAK4C-4R 5485	U11 U12	NE1617A 7D2 MBT3904DUAL 42B3
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <th></th> <td>R2000 RESN 49C4</td> <td>RP85 P</td> <td>RPAK4C-4R 19A4</td> <td>RP213 RPAK4C-4R 18D7 RP214 RPAK4C-4R 18D3</td> <td>U14 U15</td> <td>P64H2A 23D5 24D5 25D3 26C6 26D6 P64H2A 27D5 28D5 29C3 30D5 30D7</td>		R2000 RESN 49C4	RP85 P	RPAK4C-4R 19A4	RP213 RPAK4C-4R 18D7 RP214 RPAK4C-4R 18D3	U14 U15	P64H2A 23D5 24D5 25D3 26C6 26D6 P64H2A 27D5 28D5 29C3 30D5 30D7
R 2000 REN 4200 REN 420		R2002 RESN 49C6	RP87	RPAK4C-4R 19A4	RP215 RPAK4C-4R 18D5	U16	QS3384 49B7
8288 RESN 1895 P218 RPMc4-c48 3155 P218 RPM		R2003 RESN 49C5 R2005 RESN 49C5	RP88   RP119	RPAK4C-4R 1907 RPAK4C-4R 31A5	RP216 RPAK4C-4R 18D5 RP217 RPAK4C-4R 18C5 18D5	U17 U18	QS3384 49A7 LT1761 48C3
Robit Fesh Sibit PP123 EPRK4-44 3155 PP223 EPRK4-44 1865 US4 ESSUE 4054 US4 ESSUE 4054   Robit Fesh 4162 PP123 EPRK4-44 3157 PP224 EPRK4-44 1865 US5 US4 ESSUE 4054   Robit Fesh 4161 PP123 EPRK4-48 3177 PP224 EPRK4-48 1865 US5 US5 US4 US4 US4 ESSUE 4054   Robit Fesh 2000 PP123 EPRK4-48 3177 PP224 EPRK4-48 1865 US5 US5 US4		R2005 RESN 18A5	RP120 P	RPAK4C-4R 31D5	RP218 RPAK4C-4R 18C5		LTC1735_1 48D7
Realing RESM 4149 Realing RESM 4149 Realing RESM 4149   Realing RESM 4149 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Realing RESM 4140 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Realing RESM 4140 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Realing RESM 4140 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Realing RESM 4140 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Realing RESM 4140 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 4120 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 1162 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 1162 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 1162 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 1161 Reiting ResM Reiting ResM Reiting ResM Reiting ResM   Reiting ResM 1161 Reiting ResM Reiting ResM		R2011 RESN 51B8	RP122 1	RPAK4C-4R 31C5	RP220 RPAK4C-4R 1865	U54	69000     45D5     46D4
R2814 RESh 41n1 R223 RESh 2800 US9 L1536 487   R3833 RESh 2805 R2357 RESh 2805 R2347 R244 R245 R246 R245 R245 R245 <t< td=""><th></th><td>R2012 RESN 41A2 R2013 RESN 41A2</td><td>RP123   RP124  </td><td>RPAK4C-4R 31B7 31C7 RPAK4C-4R 31C7</td><td>RP221 RPAK4C-4R 18A5 RP222 RPAK4C-4R 18A5</td><td></td><td>LPC47B27 53D5 74LVC00A 49A3 49A4 71B3 71C3</td></t<>		R2012 RESN 41A2 R2013 RESN 41A2	RP123   RP124	RPAK4C-4R 31B7 31C7 RPAK4C-4R 31C7	RP221 RPAK4C-4R 18A5 RP222 RPAK4C-4R 18A5		LPC47B27 53D5 74LVC00A 49A3 49A4 71B3 71C3
R 2023 FEBN   SOC5   RP127 RPNK4C-49 2107   RP128 RPNK4C-49 2107   RP128 RPNK4C-49 1055   UB   UB   RP128 RPNK4C-49 1055     P 2027 RPNK4C-49 1015   RP128 RPNK4C-49 2107   RP128 RPNK4C-49 1055   RP127 RPNK4C-49 1055   UB   UB   RP128 RPNK4C-49 1055     P 2027 RPNK4C-49 1015   RP128 RPNK4C-49 2107   RP128 RPNK4C-49 1055   RP228 RPNK4C-49 1055   RP228 RPNK4C-49 1055   UB   FP228 RPNK4C-49 1057   UB   UF   FP228 RPNK4C-49 1055   UB   FP228 RPNK4C-49 1057   UF   UF		R2014 RESN 41A1	RP125 I	RPAK4C-4R 31C7	RP223 RPAK4C-4R 18A5 18B5	U59	LTC1325 48A7
R3279 RESN 3.141 RP326 REPN 4.412 RP326 REPN 4.411 RP327 REPN 4.411 RP327 REPN 4.411 RP327 REPN 4.411 RP328 REPN 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 4.411 </td <th></th> <td>R3033 RESN 50C5</td> <td>RP120 P</td> <td>RPAK4C-4R 31A7</td> <td>RP225 RPAK4C-4R 1885</td> <td>U61</td> <td>GD752325 54D2</td>		R3033 RESN 50C5	RP120 P	RPAK4C-4R 31A7	RP225 RPAK4C-4R 1885	U61	GD752325 54D2
R3148 RESN   44C1 R3157 RESN   RP138 RPR4C-48 3187 R3157 RESN   RP138 RPR4C-48 3187 R3157 RESN   RP238 RPR4C-4-48 1857 R3157 RESN   LUE6   E7581   1001 100 1100 1205 1405 1405 1405     R3157 RESN   11C2 R3348 RESN   11C2 R3348 RESN   RP138 RPR4C-48 3185 RP134 RPR4C-48 3185   RP138 RPR4C-48 3185 RP138 RPR4C-48 3185   RP138 RPR4C-48 3185   RP238 RPR4C-48 1897   RP388 RPR4C-48 1897   RP388 RPR4C-48 1897   RP388 RPR4C-48 1897   R		R3079 RESN 31A1 R3125 RESN 13B1	RP128   RP129	RPAK4C-4R 31A7 RPAK4C-4R 31B7	RP226 RPAK4C-4R 1885 RP227 RPAK4C-4R 1885 18C5		AT93C66 59C1 H5007 58B4
R317   RE3   1281   Re13   Re140   Re132   Re140   Re135   Re140   Re135   Re140   Re135   Re140   Re135   Re140   Re141   Re140   Re141   Re140   Re141   Re14		R314B RESN 44C1	RP130	RPAK4C-4R 3187	RP228 RPAK4C-4R 18C5	U66	E7501 10D4 11D4 12D5 13D5 14D3 14D5 14D6
R3339 RESN   11C2   RP133 RPR42-49 31B5   RP231 RPR42-47 48 1BC7   U73 TLV431A 62A2     R3379 RESN   31B1   RP134 RPR42-49 31B5   RP134 RPR42-49 31B5   RP231 RPR42-47 48 1BC7   U73 TLV431A 62A2     R3402 RESN   31B1   RP135 RPR42-49 31B1   RP135 RPR42-49 31B1   RP231 RPR42-47 81BC7   U73 TLV431A 62A2     R3402 RESN   31B1   RP135 RPR42-49 31B1   RP135 RPR42-49 31C1   RP235 RPR42-47 81BC7   RP235 RPR42-47 81BC7   U73 TLV431A 62A2     R3402 RESN   31B1   RP135 RPR42-49 31C1   RP136 RPR42-49 31C1   RP136 RPR42-49 31C1   RP235 RPR42-47 81BC7   RP235 RPR42-47 81BC7   U78 R254E1 55C5 SEC 55C7 57D2 57D5 51D 52D5     R379 RESN   27C3   RP148 RPR42-48 31C1   RP138 RPR42-48 31C1   RP238 RPr42-48 1B7   U29 74LVC34 492 492 492 71D 520 57D		R3157 RESN 1281 R3217 RESN 4204	RP131   RP132	RPAK4C-4R 3187 RPAK4C-4R 3185 31C5	RP229 RPAK4C-4R 1887 RP230 RPAK4C-4R 1887 18C7		FWH_8M 52D4
R3401 RESN   31B1 R3402 RESN   31B1 R3402 RESN   R19135 RPAK4C-4R 31A5 R136 RPAK4C-4R 31B1 R137 RPAK4C-4R 31B1 R137 RPAK4C-4R 31B3 R141 RPAK4C-4R 31C1 R141 RPAK4C-4R 31C1   RP233 RPAK4C-4R 1BC7 RP235 RPAK4C-4R 1BD7 RP235 RPAK4C-4R 1BD7 RP235 RPAK4C-4R 1BD7 RP235 RPAK4C-4R 1BA7   U12 74LUC14 4BA2 4BB2 71D5 U17 602-PAR 639D 602 6BD6 61C1 61D6 62D5 U17 802-PAR 639D 4602 6BD6 61C1 61D6 62D5 U17 802-PAR 63B3 U17 802-PAR 63D 450 4BD4 U17 802-PAR 63D 450 4BD4 U18 1T764_DPAR 64D 450 4BD4 U18 1T764_DPAR 64D 450 4BD4 U18 1T764_DPAR 64D 450 4BD4 U18 1T		R3348 RESN 11C2 R3379 RESN 11C7	RP133   RP134	RPAK4C-4R 3185 RPAK4C-4R 3185	RP231 RPAK4C-4R 18C7 RP232 RPAK4C-4R 18C7		TLV431A 62A2 TLV431A 62A4
Name Nam Name Name Name		R3401 RESN 31B1	RP135 1	RPAK4C-4R 31A5	RP233 RPAK4C-4R 18C7		74LUC14 48A2 48B2 71D5
R3404 RESN   31B1 R3799 RESN   27C3 R140 RPAK4C-4R 31B3 RP140 RPAK4C-4R 31B3 RP141 RPAK4C-4R 31C1   RP235 RPAK4C-4R 1897 RP237 RPAK4C-4R 1897 RP238 RPAK4C-4R 1897   UP9   8254tEI   55C2 57D2 57D6 UB2   UB2   74LUC08AD 784 4984 UB3   L1764_DPAK 59B3     R   7   6   5   4   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3   3		R3402 RESN 31B1 R3403 RESN 31B1	RP136   RP137	RPAK4C-4R 3181 RPAK4C-4R 31C1	RP234 RPAK4C-4R 18D7 RP235 RPAK4C-4R 18D7		OSC_PWR 63A5 AIC_7902A 59D4 60C2 60D6 61C1 61D6 62D5
R40000 RESN 31D3 RP141 RPAK4C-4R 31C1 RP238 RPAK4C-4R 18A7 UB3 LT1764_DPAK 63B3   B 7 6 5 4 3		R3404 RESN 31B1 R3799 RESN 2703	RP138	RPAK4C-4R 31D3 RPAK4C-4R 31B3	RP235 RPAK4C-4R 18A7 RP237 RPAK4C-4R 18A7	U79	82544EI 56C2 56C7 57D2 57D6 74LVC086D 7B4 49B4
B   7   6   5   4   3		R4000 RESN 31D3	RP141 F	RPAK4C-4R 31C1	RP238 RPAK4C-4R 18A7		LT1764_DPAK 6383
B   7   6   5   4   3							
8 7 6 5 4 3							TKHMTUR
	L	8	7	6	5	4	З
				1	1		

0	
E	

U84	LT1118_AD	л 638	7				
U93	DS2119M	65C7					
U94	DS2119M	65C4					
U95	DS2119M	65C2					
U96	DS2119M	66C7					
U97	DS2119M	66C4					
U98	DS2119M	66C2					
U1Ø1	AT93C46	56D4					
U1Ø3	LM2904	47C6					
U104	FAN5066	4706					
U113	74ACTØ4	49B6	69B6	7007	70D2	7007	71C5
U115	LTC1735_1	55C5					
U119	LT1587CM1.	.5 57	A4				
U121	74CBT3306	69C5					
U122	74CBT3306	69B5	6905				
U123	74CBT3306	69B5					
U124	74CBT3306	69D5					
U125	74HCT4052	69C7					
U126	74AHC74	7B5	7C6				
U3003	SC1476	50C4					
U3008	MBT3904DUA	AL 42	сз				
Y1	XTAL4P	41B7					
Y2	CRYSTAL	51D8					
YЗ	CRYSTAL	56B1					

PAGE	REV
81	A2.1

1				İ				_
		8	7	6	5	4	З	
	D	REVIS A2 produ A2.1 corr	SIONS CTION RELEASE ECTED THERMTRI	IP PAGE 7 RECO	NNECTED Q65.2	2 TO GROUND		
	С							
	в							
	A						_DRAWING_	
		8	7	6	5	4	З	$\top$

2	1	
		D
		С
		В
		A
2	PAGE REV 82 A2.1 1	