

Intel® Processor A100 and A110 on 90 nm Process with 512-KB L2 Cache

Datasheet

January 2008

Document Number: 316908-002



IINFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Processor A100 and A110 on 90 nm process with 256-KB L2 cache may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details. Over time processor numbers will increment based on changes in clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See www.intel.com/products/processor_number for details.

Intel® 64 requires a computer system with a processor, chipset, BIOS, operating system, device drivers, and applications enabled for Intel 64. Processor will not operate (including 32-bit operation) without an Intel 64-enabled BIOS. Performance will vary depending on your hardware and software configurations. Seehttp://www.intel.com/technology/intel64/index.htm for more information including details on which processors support Intel 64, or consult with your system vendor for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Intel, Pentium, MMX, Intel SpeedStep and the Intel logo are trademarks of Intel Corporation in the U. S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007 - 2008, Intel Corporation. All rights reserved



Contents

| 1 | 1.1 1.2 | oduction Terminology References | 8 |
|---|---------------------------|---|--|
| 2 | 2.2 2.3 2.4 | Power Features Clock Control and Low Power States 2.1.1 Normal State 2.1.2 AutoHALT Power-Down State 2.1.3 Stop-Grant State. 2.1.4 HALT/Grant Snoop State 2.1.5 Sleep State 2.1.6 Deep Sleep State 2.1.7 Deeper Sleep State. Enhanced Intel SpeedStep® Technology Front Side Bus Low Power Enhancements Processor Power Status Indicator (PSI#) Signal | 11 11 12 12 12 13 13 14 14 |
| 3 | | trical Specifications Power and Ground Pins 3.1.1 FSB Clock (BCLK[1:0]) and Processor Clocking Voltage Identification Catastrophic Thermal Protection Signal Terminations and Unused Pins FSB Frequency Select Signals (BSEL[1:0]) FSB Signal Groups CMOS Signals Maximum Ratings Processor DC Specifications | 17 17 17 19 19 19 19 20 21 |
| 4 | Pack 4.1 4.2 4.3 | Rage Mechanical Specifications and Ball Information Package Information Processor Ballout Alphabetical Signals Reference | 27 29 |
| 5 | Ther 5.1 | Thermal Specifications and Design Considerations Thermal Specifications 5.1.1 Thermal Diode 5.1.2 Thermal Diode Offset 5.1.3 Intel® Thermal Monitor | 61 61 62 |



Figures

| 1 | Clock Control States | 11 |
|------|--|----|
| 2 | Active V _{CC} and I _{CC} Load Line for Processor | 24 |
| 3 | Deep Sleep V _{CC} and I _{CC} Load Line for Processor | |
| 4 | Micro-FCBGA Package | |
| 5 | Processor Ballout (Top View, Left Side) | |
| 6 | Processor Ballout (top view, right side) | |
| Tabl | es | |
| 1 | References | 9 |
| 2 | Voltage Identification Definition | 18 |
| 3 | FSB Pin Groups | 20 |
| 4 | Processor DC Absolute Maximum Ratings | |
| 5 | Voltage and Current Specifications (3 W processors) | 22 |
| 6 | Voltage and Current Specifications (5 W processors) | |
| 7 | FSB Differential BCLK Specifications | 25 |
| 8 | AGTL+ Signal Group DC Specifications | |
| 9 | CMOS Signal Group DC Specifications | |
| 10 | Open Drain Signal Group DC Specifications | |
| 11 | Processor Ballout by Signal Name | 32 |
| 12 | Processor Ballout by Ball Number | |
| 13 | Signal Description | 5C |
| 14 | Processor Power Specifications (3 W processors) | 60 |
| 15 | Processor Power Specifications (5 W processors) | |
| 16 | Thermal Diode Interface | |
| 17 | Thermal Diode Specification | 63 |



Revision History

| Revision | Description | Date |
|----------|---|--------------|
| 001 | Initial release | April 2007 |
| 002 | Added a 5 W TDP version of the Intel® Processor A110. | January 2008 |







1 Introduction

The Intel® Processors A100 and A110 are based on 90 nm process technology featuring 512-KB L2 cache and 400-MHz front side bus (FSB). The processor is a derivative core based on the Intel® Pentium® M processor architecture that delivers performance. The The Intel® Processors A100 and A110 are ultra low-power mobile processors.

Note:

Throughout this document, the Intel Processors A100 and A110 on 90 nm process with 512-KB L2 cache and 400 MHz FSB will be referred to as "processor".

This document contains specifications for the Intel Processors A100 and A110.

The following list provides some of the key features on this processor:

- Supports Intel® Architecture with Dynamic Execution
- On-die, primary 32-KB instruction cache and 32-KB write-back data cache
- On-die, 512 KB second level cache with Advanced Transfer Cache Architecture
- · Way set associativity and ECC (Error Correcting Code) support
- · Data Prefetch Logic
- Intel® Streaming SIMD Extensions 2 (Intel® SSE2)
- 400 MHz, source-synchronous FSB
- Advanced power management features including Enhanced Intel SpeedStep® technology
- Micro-FCBGA packaging technology
- Manufactured on Intel's advanced 90 nanometer process technology with copper interconnect.
- Support for MMX* technology and Internet Streaming SIMD instructions
- The processor's data prefetch logic fetches data to the L2 cache before L1 cache requests occurs, resulting in reduced bus cycle penalties and improved performance
- Micro-FCBGA packaging technology, including lead free SLI (second level interconnect) technology
- Execute Disable Bit support for enhanced security (available on processors with CPU Signature = 06D8h and recommended for implementation on Intel® 945GU Express chipset family-based platforms only)

The processor is manufactured on Intel's advanced 90 nm process technology with copper interconnect. The processor maintains support for MMX technology and Internet Streaming SIMD instructions and full compatibility with IA-32 software. The on-die, 32-KB Level 1 instruction and data caches along with the 512-KB L2 cache with advanced transfer cache architecture enable significant performance improvement over existing mobile processors. The processor's data prefetch logic fetches data to the L2 cache before L1 cache requests occurs, resulting in reduced bus cycle penalties and improved performance.

The streaming Intel SSE2 enable break-through levels of performance in multimedia applications including 3-D graphics, video decoding/encoding, and speech recognition. The new packed double-precision floating-point instructions enhance performance for applications that require greater range and precision, including scientific and engineering applications and advanced 3-D geometry techniques, such as ray tracing.



The processor's 400-MHz FSB uses a split-transaction, deferred reply protocol. The 400-MHz FSB uses source-synchronous transfer (SST) of address and data to improve performance by transferring data four times per bus clock (4X data transfer rate, as in AGP 4X). Along with the 4X data bus, the address bus can deliver addresses two times per bus clock and is referred to as a "double-clocked" or 2X address bus. Working together, the 4X data bus and 2X address bus provide a data bus bandwidth of up to 3.2 GB/second. The FSB uses Advanced Gunning Transceiver Logic (AGTL+) signaling technology, a variant of GTL+ signaling technology with low power enhancements.

The processor features Enhanced Intel SpeedStep technology, which enables real-time dynamic switching between multiple voltage and frequency points. This results in optimal performance without compromising low power. The processor features the Auto Halt, Stop Grant, Deep Sleep, and Deeper Sleep low power states.

The processor uses surface mount Micro Flip-Chip Ball Grid Array (Micro-FCBGA) package technology.

Intel Processors A100 and A110 with CPU Signature = 06D8h will also include the Execute Disable Bit capability. This feature combined with a support operating system allows memory to be marked as executable or non executable. If code attempts to run in non-executable memory the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can thus help improve the overall security of the system. See the <code>Intel® Architecture Software Developer's Manual</code> for more detailed information. Intel will validate this feature only on Intel 945GU Express chipset family based platforms and recommends customers implement BIOS changes related to this feature, only on Intel 945GU Express chipset family based platforms.

Note:

The term AGTL+ is used to refer to Assisted GTL+ signalling technology on some Intel processors.

1.1 Terminology

| Term | Definition |
|-------------------------|---|
| # | A "#" symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the "#" symbol implies that the signal is inverted. For example, D[3:0] = "HLHL" refers to a hex 'A', and D[3:0]# = "LHLH" also refers to a hex "A" (H= High logic level, L= Low logic level). |
| Front Side Bus (FSB) | Refers to the interface between the processor and system core logic (also known as the chipset components). |



1.2 References

Material and concepts available in the following documents may be beneficial when reading this document.

Table 1. References

| Document | Document Number/ Location | | |
|--|--|--|--|
| Intel® Pentium® M Processor on 90 nm Process with 2-MB L2 Cache - Specification Update | http://www.intel.com/ design/mobile/ specupdt/302209.htm | | |
| Mobile Intel® 945 Express Chipset Family Datasheet | http://www.intel.com/ design/mobile/ datashts/309219.htm | | |
| Mobile Intel® 945 Express Chipset Family Specification Update | http://www.intel.com/ design/mobile/ specupdt/309220.htm | | |
| Intel® 64 and IA-32 Intel Architecture Software Developer's Manual | | | |
| Volume 1: Basic Architecture | | | |
| Volume 2A: Instruction Set Reference, A-M | http://www.intel.com/ | | |
| Volume 2B: Instruction Set Reference, N-Z | products/processor/ | | |
| Volume 3A: System Programming Guide | manuals/ | | |
| Volume 3B: System Programming Guide | | | |

§ §






2 Low Power Features

2.1 Clock Control and Low Power States

The processor supports the AutoHALT Power-Down, Stop Grant, Sleep, Deep Sleep, and Deeper Sleep states for optimal power management. See Figure 1 for a visual representation of the processor low-power states.

Figure 1. Clock Control States



2.1.1 Normal State

This is the normal operating state for the processor.

2.1.2 AutoHALT Power-Down State

AutoHALT Power-Down is a low-power state entered when the processor executes the HALT instruction. The processor will transition to the Normal state upon the occurrence of SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt message. RESET# will cause the processor to immediately initialize itself.

A system management interrupt (SMI) handler will return execution to either Normal state or the AutoHALT Power-Down state. See the Intel® 64 and IA-32 Intel® Architecture Software Developer's Manual, Volume 3: System Programmer's Guide for more information.

The system can generate a STPCLK# while the processor is in the AutoHALT Power-Down state. When the system de-asserts the STPCLK# interrupt, the processor will return execution to the HALT state.

While in AutoHALT Power-Down state, the processor will process bus snoops and interrupts.



2.1.3 Stop-Grant State

When the STPCLK# pin is asserted, the Stop-Grant state of the processor is entered 20 bus clocks after the response phase of the processor-issued Stop Grant Acknowledge special bus cycle.

Since the AGTL+ signal pins receive power from the FSB, these pins should not be driven (allowing the level to return to $V_{\rm CCP}$) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the FSB should be driven to the inactive state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the STPCLK# signal. When re-entering the Stop-Grant state from the Sleep state, STPCLK# should be de-asserted ten or more bus clocks after the de-assertion of SLP#.

A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the FSB (see Section 2.1.3). A transition to the Sleep state (see Section 2.1.5) will occur with the assertion of the SLP# signal.

While in the Stop-Grant State, SMI#, INIT# and LINT[1:0] will be latched by the processor, and only serviced when the processor returns to the Normal State. Only one occurrence of each event will be recognized upon return to the Normal state.

While in Stop-Grant state, the processor will process snoops on the FSB and it will latch interrupts delivered on the FSB.

The PBE# signal can be driven when the processor is in Stop-Grant state. PBE# will be asserted if there is any pending interrupt latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to system logic that it should return the processor to the Normal state.

2.1.4 HALT/Grant Snoop State

The processor responds to snoop or interrupt transactions on the FSB while in Stop-Grant state or in AutoHALT Power-Down state. During a snoop or interrupt transaction, the processor enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the FSB has been serviced (whether by the processor or another agent on the FSB) or the interrupt has been latched. After the snoop is serviced or the interrupt is latched, the processor will return to the Stop-Grant state or AutoHALT Power-Down state, as appropriate.

2.1.5 Sleep State

A low power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can be entered only from Stop-Grant state. Once in the Stop-Grant state, the processor will enter the Sleep state upon the assertion of the SLP# signal. The SLP# pin should only be asserted when the processor is in the Stop Grant state. SLP# assertions while the processor is not in the Stop-Grant state is out of specification and may result in unapproved operation.

Snoop events that occur while in Sleep State or during a transition into or out of Sleep state will cause unpredictable behavior.



In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP#, DPSLP# or RESET#) are allowed on the FSB while the processor is in Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through Stop-Grant State. If RESET# is driven active while the processor is in the Sleep State, the SLP# and STPCLK# signals should be de-asserted immediately after RESET# is asserted to ensure the processor correctly executes the reset sequence.

While in the Sleep state, the processor is capable of entering an even lower power state, the Deep Sleep state by asserting the DPSLP# pin (See Section 2.1.6.). While the processor is in the Sleep state, the SLP# pin must be de-asserted if another asynchronous FSB event needs to occur.

2.1.6 Deep Sleep State

Deep Sleep state is a very low power state the processor can enter while maintaining context. Deep Sleep state is entered by asserting the DPSLP# pin while in the Sleep state. BCLK may be stopped during the Deep Sleep state for additional platform level power savings.

BCLK stop/restart timings on 945GU chipset-based platforms are as follows:

- Deep Sleep entry DPSLP# and CPU_STP# are asserted simultaneously. The platform clock chip will stop/tristate BCLK within 2 BCLKs \pm a few nanoseconds.
- Deep Sleep exit DPSLP# and CPU_STP# are de-asserted simultaneously. The platform clock chip will drive BCLK to differential DC levels within 2-3 ns and starts toggling BCLK 2-6 BCLK periods later.

To re-enter the Sleep state, the DPSLP# pin must be de-asserted. BCLK can be restarted after DPSLP# de-assertion, as described above. A period of 30 microseconds (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep State. Once in the Sleep state, the SLP# pin must be de-asserted to re-enter the Stop-Grant state.

While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions of signals are allowed on the FSB while the processor is in Deep Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

When the processor is in Deep Sleep state, it will not respond to interrupts or snoop transactions.

2.1.7 Deeper Sleep State

The Deeper Sleep state is the lowest power state the processor can enter. This state is functionally identical to the Deep Sleep state but at a lower core voltage. The control signals to the voltage regulator to initiate a transition to the Deeper Sleep state are provided on the platform.



2.2 Enhanced Intel SpeedStep® Technology

The processor features Enhanced Intel SpeedStep technology. Unlike previous implementations of Intel SpeedStep technology, this technology enables the processor to switch between multiple frequency and voltage points instead of two. This will enable superior performance with optimal power savings. Switching between states is software controlled unlike previous implementations where the GHI# pin is used to toggle between two states. Following are the key features of Enhanced Intel SpeedStep technology:

- Multiple voltage/frequency operating points provide optimal performance at the lowest power.
- Voltage/Frequency selection is software controlled by writing to processor MSR's (Model Specific Registers) thus eliminating chipset dependency.
 - If the target frequency is higher than the current frequency, V_{CC} is ramped up by placing a new value on the VID pins and the PLL then locks to the new frequency.
 - If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the $V_{\rm CC}$ is changed through the VID pin mechanism.
 - Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until its completion.
- The processor controls voltage ramp rates internally to ensure glitch free transitions.
- · Low transition latency and large number of transitions possible per second.
 - Processor core (including L2 cache) is unavailable for up to 10 μs during the frequency transition
 - The bus protocol (BNR# mechanism) is used to block snooping
- No bus master arbiter disable required prior to transition and no processor cache flush necessary.
- Improved Intel® Thermal Monitor mode.
 - When the on-die thermal sensor indicates that the die temperature is too high, the processor can automatically perform a transition to a lower frequency/ voltage specified in a software programmable MSR.
 - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up transition to the previous frequency/voltage point occurs.
 - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system level thermal management.

2.3 Front Side Bus Low Power Enhancements

The processor incorporates the following front side bus (processor system bus) low power enhancements:

- Dynamic FSB Power Down
- BPRI# control for address and control input buffers
- · Dynamic On Die Termination disabling
- Low V_{CCP} (I/O termination voltage)



The processor incorporates the DPWR# signal that controls the data bus input buffers on the processor. The DPWR# signal disables the buffers when not used and activates them only when data bus activity occurs, resulting in significant power savings with no performance impact. BPRI# control also allows the processor address and control input buffers to be turned off when the BPRI# signal is inactive. The on-die termination on the processor FSB buffers is disabled when the signals are driven low, resulting in additional power savings. The low I/O termination voltage is on a dedicated voltage plane independent of the core voltage, enabling low I/O switching power at all times.

2.4 Processor Power Status Indicator (PSI#) Signal

The processor incorporates the PSI# signal that is asserted when the processor is in a low power (Deep Sleep or Deeper Sleep) state. This signal is asserted upon Deep Sleep entry and de-asserted upon exit. PSI# can be used to improve the light load efficiency of the voltage regulator, resulting in platform power savings and extended battery life. PSI# can also be used to simplify voltage regulator designs since it removes the need for integrated 100 μs timers required to mask the PWRGOOD signal during Deeper Sleep transitions. It also helps loosen PWRGOOD monitoring requirements in the Deeper Sleep state.

§§





3 Electrical Specifications

3.1 Power and Ground Pins

For clean, on-chip power distribution, the processor has a large number of VCC (power) and VSS (ground) inputs. All power pins must be connected to $V_{\rm CC}$ power planes while all VSS pins must be connected to system ground planes. Use of multiple power and ground planes is recommended to reduce I*R drop. The processor VCC pins must be supplied the voltage determined by the VID (Voltage ID) pins.

3.1.1 FSB Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the system bus interface speed as well as the core frequency of the processor. As in previous generation processors, the Intel Processor A100 and A110 core frequency is a multiple of the BCLK[1:0] frequency. The processor uses a differential clocking implementation.

3.2 Voltage Identification

The processor uses six voltage identification pins, VID[5:0], to support automatic selection of power supply voltages. The VID pins for the processor are CMOS outputs driven by the processor VID circuitry. Table 2 specifies the voltage level corresponding to the state of VID[5:0]. A "1" in this refers to a high-voltage level and a "0" refers to low-voltage level.



 Table 2.
 Voltage Identification Definition

| | v _{cc} | | | | | |
|---|-----------------|---|---|---|---|-------|
| 5 | 4 | 3 | 2 | 1 | 0 | (V) |
| 0 | 0 | 1 | 0 | 0 | 0 | 1.580 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1.564 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1.548 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1.532 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1.516 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1.500 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1.484 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1.468 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1.452 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1.436 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1.420 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1.404 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1.388 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1.372 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1.356 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1.340 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1.324 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1.308 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1.292 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1.276 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1.260 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1.244 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1.228 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1.212 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1.196 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1.180 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1.164 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1.148 |

| 5 1 1 | 4 0 | 3 | 2 | 4 | _ | V _{cc} (V) |
|-------------|---------------|---|---|---|---|------------------------|
| | | | | 1 | 0 | (*) |
| 1 | Λ | 0 | 1 | 0 | 0 | 1.132 |
| | U | 0 | 1 | 0 | 1 | 1.116 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1.100 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1.084 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1.068 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1.052 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1.036 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1.020 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1.004 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0.988 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0.972 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0.956 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0.940 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0.924 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0.908 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0.892 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0.876 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0.860 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0.844 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0.828 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0.812 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0.796 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0.780 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0.764 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0.748 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0.732 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0.716 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0.700 |



3.3 Catastrophic Thermal Protection

The processor supports the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, which halts all processor internal clocks and activity, leakage current can be high enough such that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a catastrophic processor temperature of 125°C (maximum), or if the THERMTRIP# signal is asserted, the $V_{\rm CC}$ supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway.

3.4 Signal Terminations and Unused Pins

All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to V_{CC} , V_{SS} , or to any other signal (including each other) can result in component malfunction or incompatibility with future processors. See Section 4.2 for a pin listing of the processor and the location of all RSVD pins.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is provided on the processor silicon. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs can be left unconnected.

For details on signal terminations, contact your Intel Field representative.

The TEST1 and TEST2 pins must have a stuffing option connection to V_{SS} separately via 1-k Ω , pull-down resistors.

3.5 FSB Frequency Select Signals (BSEL[1:0])

These signals are used to select the FSB clock frequency. They should be connected between the processor and the chipset (G)MCH and clock generator on Intel 945GU Express chipset family based platforms.

3.6 FSB Signal Groups

To simplify the following discussion, the FSB signals have been combined into groups by buffer type. AGTL+ input signals have differential input buffers, which use GTLREF as a reference level. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.

With the implementation of a source synchronous data bus comes the need to specify two sets of timing parameters. One set is for common clock signals which are dependant upon the rising edge of BCLKO (ADS#, HIT#, HITM#, etc.) and the second set is for the source synchronous signals which are relative to their respective strobe lines (data and address) as well as the rising edge of BCLKO. Asychronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle. Table 3 identifies which signals are common clock, source synchronous, and asynchronous.



Table 3. FSB Pin Groups

| Signal Group | Туре | Signals ¹ | | | | |
|---------------------------------|------------------------------------|--|---|--|--|--|
| AGTL+ Common Clock Input | Synchronous to BCLK[1:0] | BPRI#, DEFER#, DPWR#, PREQ#, RESET#, RS[2:0]#, TRDY# ADS#, BNR#, BPM[3:0]#, BRO#, DBSY#, DRDY | | | | |
| AGTL+ Common Clock I/O | Synchronous to BCLK[1:0] | ADS#, BNR#, BPM[3:0]# HIT#, HITM#, LOCK#, PF | | | | |
| AGTL+ Source Synchronous I/O | Synchronous to assoc. strobe | Signals REQ[4:0]#, A[16:3]# A[31:17]# D[15:0]#, DINV0# D[31:16]#, DINV1# D[47:32]#, DINV2# D[63:48]#, DINV3# | Associated Strobe ADSTB[0]# ADSTB[1]# DSTBP0#, DSTBN0# DSTBP1#, DSTBN1# DSTBP2#, DSTBN2# DSTBP3#, DSTBN3# | | | |
| AGTL+ Strobes | Synchronous to BCLK[1:0] | ADSTB[1:0]#, DSTBP[3:0 | 0]#, DSTBN[3:0]# | | | |
| CMOS Input | Asynchronous | A20M#, DPSLP#, IGNNE7 LINT1/NMI, PWRGOOD, S | | | | |
| Open Drain Output | Asynchronous | FERR#, IERR#, PROCHO | Γ#, THERMTRIP# | | | |
| CMOS Output | Asynchronous | PSI#, VID[5:0], BSEL[1:0 | 0] | | | |
| CMOS Input | Synchronous to TCK | TCK, TDI, TMS, TRST# | | | | |
| Open Drain Output | Synchronous to TCK | TDO | | | | |
| FSB Clock | Clock | BCLK[1:0], ITP_CLK[1:0] | 2 | | | |
| Power/Other | | COMP[3:0], DBR# ² , GTLF TEST1, THERMDA, THERM VCCP, VCCQ[1:0], VCC_S | MDC, VCC, VCCA[3:0], | | | |

NOTES:

- 1. Refer to Chapter 4 for signal descriptions and termination requirements.
- 2. BPM[2:0] # and PRDY# are AGTL+ output only signals.
- 3. In processor systems where there is no debug port implemented on the system board, these signals are used to support a debug port interposer. In systems with the debug port implemented on the system board, these signals are no connects.

3.7 CMOS Signals

CMOS input signals are shown in Table 3. Legacy output FERR#, IERR# and other non-AGTL+ signals (THERMTRIP# and PROCHOT#) use Open Drain output buffers. These signals do not have setup or hold time specifications in relation to BCLK[1:0]. However, all of the CMOS signals are required to be asserted for at least three BCLKs in order for the processor to recognize them. See Section 3.9 for the DC specifications for the CMOS signal groups.



3.8 Maximum Ratings

Table 4 lists the processor's maximum environmental stress ratings. The processor should not receive a clock while subjected to these conditions. Functional operating parameters are listed in the DC tables. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the processor contains protective circuitry to resist damage from electro static discharge (ESD), one should always take precautions to avoid high static voltages or electric fields.

Table 4. Processor DC Absolute Maximum Ratings

| Symbol | bol Parameter | | Max | Unit | Notes |
|----------------------------|---|------|-----|------|-------|
| T _{STORAGE} | Processor storage temperature | -40 | 85 | °C | 2 |
| V _{CC} | Any processor supply voltage with respect to V _{SS} | -0.3 | 1.6 | V | 1 |
| V _{inAGTL+} | AGTL+ buffer DC input voltage with respect to V _{SS} | -0.1 | 1.6 | V | 1, 2 |
| V _{inAsynch_CMOS} | CMOS buffer DC input voltage with respect to $\rm V_{SS}$ | -0.1 | 1.6 | ٧ | 1, 2 |

NOTES:

- 1. This rating applies to any processor pin.
- 2. Contact Intel for storage requirements in excess of one year.

3.9 Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise. See Table 4.3 for the pin signal definitions and signal pin assignments. The DC specifications for these signals are listed in Table 9 and Table 10.

Table 5 through Table 10 list the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. The Highest Frequency mode (HFM) and Lowest Frequency mode (LFM) refer to the highest and lowest core operating frequencies supported on the processor. Active mode load line specifications apply in all states except in the Deep Sleep and Deeper Sleep states. $V_{CC,BOOT}$ is the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the processor are at Tjunction = 100° C. Care should be taken to read all notes associated with each parameter.



Table 5. Voltage and Current Specifications (3 W processors)

| Symbol | Parameter | Min | Тур | Max | Unit | Notes |
|-------------------------------------|--|-------|-------|------------|------|-------|
| V _{CCHFM} | V _{CC} at Highest Frequency Mode (HFM) | 0.796 | _ | 0.94 | V | 6 |
| V _{CCLFM} | V _{CC} at Lowest Frequency Mode (LFM) | 0.796 | _ | 0.94 | V | 6 |
| V _{CC,BOOT} | Default V _{CC} Voltage for Initial Power up | 1.14 | 1.2 | 1.26 | V | 1 |
| V _{CCP} | AGTL+ Termination Voltage | 0.997 | 1.05 | 1.102 | V | 1 |
| V _{CCA} | PLL Supply Voltage | 1.425 | 1.5 | 1.575 | V | 1 |
| V _{CCDPRSLP,TR} | Transient Deeper Sleep Voltage | 0.669 | 0.726 | 0.783 | V | 1 |
| V _{CCDPRSLP,ST} | Static Deeper Sleep Voltage | 0.679 | 0.726 | 0.773 | V | 1 |
| 1 | 600 MHz & LFM V _{CC} | _ | _ | 4.5 | Α | 2 |
| I _{CC} | 800 MHz & HFM V _{CC} | _ | _ | 4.8 | Α | |
| I _{AH} , I _{SGNT} | I _{CC} Auto-Halt & Stop-Grant HFM LFM | _ | _ | 2.7 2.5 | А | 3 |
| I _{SLP} | I _{CC} Sleep HFM LFM | _ | _ | 2.5 2.4 | А | 3 |
| I _{DSLP} | I _{CC} Deep Sleep HFM LFM | _ | _ | 2.4 2.3 | А | 3 |
| I _{DPRSLP} | I _{CC} Deeper Sleep (C4) 0.7 V | _ | _ | 2.0 | Α | 3 |
| dI _{CC/DT} | V _{CC} Power Supply Current Slew Rate | _ | _ | 0.5 | A/ns | 4, 5 |
| I _{CCA} | I _{CC} for V _{CCA} Supply | _ | _ | 120 | mA | |
| I _{CCP} | I _{CC} for V _{CCP} Supply | _ | _ | 2.5 | Α | |

NOTES:

- The voltage specifications are assumed to be measured at a via on the motherboard's opposite side of the processor's socket (or BGA) ball with a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-MOhms minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.
- 2. Specified at $V_{CC,STATIC}$ (nominal) under maximum signal loading conditions.
- 3. Specified at the VID voltage.
- 4. Based on simulations and averaged over the duration of any change in current. Specified by design/characterization at nominal V_{CC} . Not 100% tested.
- 5. Measured at the bulk capacitors on the motherboard.
- 6. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and can not be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Intel @ Thermal Monitor 2, Enhanced Intel @ SpeedStep Technology, or Enhanced Halt state).



Table 6. Voltage and Current Specifications (5 W processors)

| Symbol | Parameter | Min | Тур | Max | Unit | Notes |
|-------------------------------------|--|-------|-------|------------|------|-------|
| V _{CCHFM} | V _{CC} at Highest Frequency Mode (HFM) | 0.828 | _ | 1.052 | V | 6 |
| V _{CCLFM} | V _{CC} at Lowest Frequency Mode (LFM) | 0.828 | _ | 1.052 | V | 6 |
| V _{CC,BOOT} | Default V _{CC} Voltage for Initial Power up | 1.14 | 1.2 | 1.26 | V | 1 |
| V _{CCP} | AGTL+ Termination Voltage | 0.997 | 1.05 | 1.102 | V | 1 |
| V _{CCA} | PLL Supply Voltage | 1.425 | 1.5 | 1.575 | V | 1 |
| V _{CCDPRSLP,TR} | Transient Deeper Sleep Voltage | 0.669 | 0.726 | 0.783 | V | 1 |
| V _{CCDPRSLP,ST} | Static Deeper Sleep Voltage | 0.679 | 0.726 | 0.773 | V | 1 |
| 1 | 600 MHz & LFM V _{CC} | _ | _ | 6.8 | Α | 2 |
| I _{CC} | 800 MHz & HFM V _{CC} | _ | _ | 7.6 | Α | |
| I _{AH} , I _{SGNT} | I _{CC} Auto-Halt & Stop-Grant HFM LFM | _ | _ | 5.3 4.9 | А | 3 |
| I _{SLP} | I _{CC} Sleep HFM LFM | _ | _ | 5.2 4.8 | А | 3 |
| I _{DSLP} | I _{CC} Deep Sleep HFM LFM | _ | _ | 4.9 4.6 | А | 3 |
| I _{DPRSLP} | I _{CC} Deeper Sleep (C4) 0.7 V | _ | _ | 3.9 | Α | 3 |
| dI _{CC/DT} | V _{CC} Power Supply Current Slew Rate | _ | _ | 0.5 | A/ns | 4, 5 |
| I _{CCA} | I _{CC} for V _{CCA} Supply | _ | _ | 120 | mA | |
| I _{CCP} | I _{CC} for V _{CCP} Supply | | _ | 2.5 | Α | |

NOTES:

- The voltage specifications are assumed to be measured at a via on the motherboard's opposite side of the processor's socket (or BGA) ball with a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-MOhms minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.
- 2. Specified at $V_{CC,STATIC}$ (nominal) under maximum signal loading conditions.
- Specified at the VID voltage.
- 4. Based on simulations and averaged over the duration of any change in current. Specified by design/characterization at nominal V_{CC} . Not 100% tested.
- 5. Measured at the bulk capacitors on the motherboard.
- 6. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and can not be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Intel Thermal Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt state).



Figure 2. Active V_{CC} and I_{CC} Load Line for Processor




Figure 3. Deep Sleep V_{CC} and I_{CC} Load Line for Processor






Table 7. FSB Differential BCLK Specifications

| Symbol | Parameter | Min | Тур | Max | Unit | Notes ¹ |
|--------------------|-----------------------------|---------------------------|-------|---------------------------|------|--------------------|
| V _L | Input Low Voltage | _ | 0 | _ | V | |
| V _H | Input High Voltage | 0.660 | 0.710 | 0.850 | V | |
| V _{CROSS} | Crossing Voltage | 0.25 | 0.35 | 0.55 | V | 2 |
| ΔV_{CROSS} | Range of Crossing Points | N/A | N/A | 0.140 | V | 6 |
| V _{TH} | Threshold Region | V _{CROSS} -0.100 | _ | V _{CROSS} +0.100 | V | 3 |
| I _{LI} | Input Leakage Current | _ | _ | ± 100 | μΑ | 4 |
| Cpad | Pad Capacitance | 1.8 | 2.3 | 2.75 | рF | 5 |

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- Crossing Voltage is defined as absolute voltage where rising edge of BCLK0 is equal to the falling edge of BCLK1.
- 3. Threshold Region is defined as a region entered about the crossing voltage in which the differential receiver switches. It includes input threshold hysteresis.
- 4. For Vin between 0 V and V_H.
- 5. Cpad includes die capacitance only. No package parasitics are included.
- 6. V_{CROSS} is defined as the total variation of all crossing voltages as defined in note 2.

Table 8. AGTL+ Signal Group DC Specifications

| Symbol | Parameter | Min | Тур | Max | Unit | Notes ¹ |
|------------------|---------------------------|---------------------------|----------------------|---------------------------|------|--------------------|
| V _{CCP} | I/O Voltage | 0.997 | 1.05 | 1.102 | V | |
| GTLREF | Reference Voltage | 2/3 V _{CCP} – 2% | 2/3 V _{CCP} | 2/3 V _{CCP} + 2% | V | 6 |
| V _{IH} | Input High Voltage | GTLREF+0.1 | | V _{CCP} +0.1 | V | 3,6 |
| V _{IL} | Input Low Voltage | -0.1 | | GTLREF-0.1 | V | 2,4 |
| V _{OH} | Output High Voltage | _ | V _{CCP} | _ | V | 6 |
| R _{TT} | Termination Resistance | 47 | 55 | 63 | Ω | 7 |
| R _{ON} | Buffer On Resistance | 17.7 | 24.7 | 32.9 | Ω | 5 |
| I _{LI} | Input Leakage Current | _ | | ± 100 | μΑ | 8 |
| Cpad | Pad Capacitance | 1.8 | 2.3 | 2.75 | pF | 9 |

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. $V_{\rm IL}$ is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- 3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- 4. V_{IH} and V_{OH} may experience excursions above V_{CCP}.
- 5. This is the pull down driver resistance. Measured at $0.31*V_{CCP}$ R_{ON} (min) = $0.38*R_{TT}$, R_{ON} (typ) = $0.45*R_{TT}$, R_{ON} (max) = $0.52*R_{TT}$.
- 6. GTLREF should be generated from V_{CCP} with a 1% tolerance resistor divider. The V_{CCP} referred to in these specifications is the instantaneous V_{CCP}
- 7. R_{TT} is the on-die termination resistance measured at V_{OL} of the AGTL+ output driver. Measured at 0.31* V_{CCP} R_{TT} is connected to VCCP on die.
- 8. Specified with on die R_{TT} and R_{ON} are turned off.
- 9. Cpad includes die capacitance only. No package parasitics are included.



Table 9. CMOS Signal Group DC Specifications

| Symbol | Parameter | Min | Тур | Max | Unit | Notes ¹ |
|-----------------|---------------------------|----------------------|------------------|-----------------------|------|--------------------|
| VCCP | I/O Voltage | 0.997 | 1.05 | 1.102 | V | |
| V _{IL} | Input Low Voltage CMOS | -0.1 | _ | 0.3*V _{CCP} | V | 2 |
| V _{IH} | Input High Voltage | 0.7*V _{CCP} | _ | VCCP+0.1 | V | 2 |
| V _{OL} | Output Low Voltage | -0.1 | 0 | 0.1*V _{CCP} | V | 2 |
| V _{OH} | Output High Voltage | 0.9*V _{CCP} | V _{CCP} | V _{CCP} +0.1 | V | 2 |
| I _{OL} | Output Low Current | 1.49 | _ | 4.08 | mA | 3 |
| I _{OH} | Output High Current | 1.49 | _ | 4.08 | mA | 4 |
| ILI | Leakage Current | _ | _ | ± 100 | μΑ | 5 |
| Cpad | Pad Capacitance | 1.0 | 2.3 | 3.0 | pF | 6 |

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. The V_{CCP} referred to in these specifications refers to instantaneous V_{CCP}
- 3. Measured at 0.1*V_{CCP}.
- 4. Measured at 0.9*V_{CCP}
- 5. For Vin between 0 V and V_{CCP}. Measured when the driver is tristated.
- 6. Cpad includes die capacitance only. No package parasitics are included

Table 10. Open Drain Signal Group DC Specifications

| Symbol | Parameter | Min | Тур | Max | Unit | Notes ¹ |
|-----------------|---------------------|-----|------------------|-------|------|--------------------|
| V _{OH} | Output High Voltage | _ | V _{CCP} | _ | V | 3 |
| V _{OL} | Output Low Voltage | 0 | _ | 0.20 | V | |
| I _{OL} | Output Low Current | | _ | 50 | mA | 2 |
| I _{LO} | Leakage Current | _ | _ | ± 200 | μΑ | 4 |
| Cpad | Pad Capacitance | 1.7 | 2.3 | 3.0 | pF | 5 |

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. Measured at 0.2 V.
- 3. V_{OH} is determined by value of the external pull-up resistor to V_{CCP}
- 4. For Vin between 0 V and V_{OH}.
- 5. Cpad includes die capacitance only. No package parasitics are included.

§ §§



4 Package Mechanical Specifications and Ball Information

This chapter contains package mechanical specifications, ballout listing, and signal descriptions.


4.1 Package Information

The processor is available in a 663-ball, Micro-FCBGA package. The Micro-FCBGA package may have capacitors placed in the area surrounding the die. Because the dieside capacitors are electrically conductive, and only slightly shorter than the die height, care should be taken to avoid contacting the capacitors with electrically conductive materials. Doing so may short the capacitors, and possibly damage the device or render it inactive. The use of an insulating material between the capacitors and any thermal solution should be considered to prevent capacitor shorting.

The mechanical drawing of the Micro-FCBGA package is shown in Figure 4.



Figure 4. Micro-FCBGA Package





4.2 Processor Ballout

Figure 5 and Figure 6 show the ballout from a top view of the package. Table 11 lists the processor ballout by signal name. Table 12 lists the processor ballout by ball number.



Figure 5. Processor Ballout (Top View, Left Side)

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
|------------|---------|--------------|-----------|------|---------|------|--------|---------|----------|-------|----------|--------|--------|-------|
| | | VSS | | SMI# | | SLP# | | DPSLP# | | BPM1# | | RSVD | | TCK |
| | VSS | | VSS | | STPCLK# | | IERR# | | BPM0# | | RSVD | | TDI | |
| VSS | | VCCS ENSE | | VSS | | VSS | | VSS | | VSS | | VSS | | VSS |
| | TEST1 | ENSE | VSSSENSE | | RSVD | | INIT# | | IGNNE# | | BPM2# | | RESET# | |
| NMI | ILOIT | VSS | VOOOLINGE | VSS | KOVD | RSVD | IINI1# | A20M# | IOININE# | RSVD | DI WIZ# | BPM3# | KESET# | TMS |
| INIVII | RSVD | V 33 | FERR# | V35 | PWRGOOD | NOVD | VSS | AZOIVI# | VSS | KOVD | VSS | DI WO# | VSS | TIVIO |
| RSVD | KOVD | VSS | I LIXIX# | VSS | FWKGOOD | VSS | V33 | VCCP | V00 | VCCP | V33 | VCCP | V00 | VCCP |
| KOVD | RSVD | V 33 | RSVD | V33 | INTR | V00 | VCCP | VCCI | VSS | VCCI | VSS | VCCI | VSS | VCCF |
| RSVD | KOVD | VSS | KOVD | VSS | IIVIIX | VSS | VCCI | VCCP | V00 | VCC | V00 | VCC | V00 | VCC |
| KOVD | RSVD | V 33 | RSVD | V33 | RSVD | V00 | VCCP | VCCI | VSS | VCC | VSS | VCC | VSS | VCC |
| LOCK# | | VSS | KOVD | VSS | KOVD | VSS | VCCF | VCCP | V 3 3 | VCC | V33 | VCC | VSS | VCC |
| LOCK# | BPRI# | V33 | RS0# | VSS | RSVD | VSS | VCCP | VCCF | VSS | VCC | VSS | VCC | VSS | VCC |
| RS1# | BPKI# | VSS | K50# | VSS | KSVD | VSS | VCCP | VCCP | VSS | VCC | V 5 5 | VCC | VSS | VCC |
| K51# | D00# | V 5 5 | 1070 | VSS | 1/000 | VSS | VOOD | VCCP | 1/00 | VCC | 1/00 | VCC | 1/00 | VCC |
| LUTA | RS2# | 1/00 | HIT# | VCC | VCCP | VCC | VCCP | VCCP | VSS | VCC | VSS | VCC | VSS | V/00 |
| HITM# | DDDV" | VSS | DND# | VSS | DDCV# | VSS | VCCD | VCCP | V/CC | VCC | V/CC | VCC | 1/00 | VCC |
| DEFE | DRDY# | | BNR# | | DBSY# | | VCCP | | VSS | | VSS | | VSS | |
| DEFER # | ` | VSS | | VSS | | VSS | | VCCP | | VCC | | VCC | | VCC |
| | TRDY# | | BR0# | | RSVD | | VCCP | | VSS | | VSS | | VSS | |
| ADS# | | VSS | | VSS | | VSS | | VCCP | | VCC | | VCC | | VCC |
| | REQ3# | | A6# | | RSVD | | VCCP | | VSS | | VSS | | VSS | |
| REQ1# | | VSS | | VSS | | VSS | | VCCP | | VCC | | VCC | | VCC |
| | A3# | | A9# | | A5# | | VCCP | | VSS | | VSS | | VSS | |
| REQ0# | | VSS | | VSS | | VSS | | VCCP | | VCC | | VCC | | VCC |
| | REQ4# | | A4# | | VCCQ1 | | VCCP | | VSS | | VSS | | VSS | |
| REQ2# | | VSS | | VSS | | VSS | | VCCP | | VCC | | VCC | | VCC |
| | ADSTB0# | | A14# | | COMP2 | | VCCP | | VSS | | VSS | | VSS | |
| A13# | ABO1BO# | VSS | 711-111 | VSS | OOMI Z | VSS | 1001 | VCCP | 700 | VCC | 100 | VCC | 700 | VCC |
| 7110# | A10# | **** | A11# | 700 | RSVD | 700 | VCCP | 7001 | VSS | 700 | VSS | 700 | VSS | 700 |
| A7# | A10# | VSS | ATT# | VSS | KOVD | VSS | VCCI | VCCP | V 33 | VCC | V33 | VCC | V00 | VCC |
| A/# | A8# | V 33 | A15# | V33 | RSVD | V00 | VCCP | VCCI | VSS | VCC | VSS | VCC | VSS | VCC |
| A12# | 7.0# | VSS | A10# | VSS | NOVD | VSS | VOOF | VCCP | v 3 3 | VCC | V 33 | VCC | v 33 | VCC |
| A12# | A16# | voo | COMP3 | v00 | A24# | voo | RSVD | VOOF | VSS | VOC | VSS | VOC | VSS | VCC |
| A30# | A IO# | VSS | COIVIF3 | VSS | M24# | VSS | KOVD | VCC | VOO | VCC | VOO | VCC | VOO | VCC |
| A30# | A23# | voo | A27# | voo | A18# | voo | RSVD | VOC | VSS | VOC | VSS | VOC | VSS | VCC |
| V30# | M23# | VSS | M2/# | VSS | A 10# | VSS | NOVD | VCC | vss | VCC | v 3 3 | VCC | vss | VCC |
| A20# | ADSTB1# | voo | A31# | voo | A25# | voo | RSVD | VCC | VSS | VCC | VSS | VCC | VSS | VCC |
| 404" | ADS1B1# | VSS | A31# | VSS | A25# | VSS | KSVD | VCC | V55 | VCC | V55 | VCC | V55 | VCC |
| A21# | 100" | VSS | 400# | V55 | 140" | V55 | DOV/5 | VCC | 1/00 | VCC | 1/00 | VCC | 1/00 | VCC |
| | A26# | | A28# | 1400 | A19# | 1/00 | RSVD | 1/00 | VSS | 1/00 | VSS | 1/00 | VSS | |
| A22# | | VSS | | VSS | 1054 | VSS | | VCC | 1400 | VCC | 1,000 | VCC | 1100 | VCC |
| | A29# | | A17# | | VID1 | | PSI# | ļ | VSS | | VSS | | VSS | |
| VSS | 1 | VID4 | L | VSS | | VSS | L | VCC | | VCC | <u> </u> | VCC | | VCC |
| | VSS | | VID5 | | VID2 | | RSVD | | VSS | | VSS | | VSS | |
| | | VSS | | VID3 | | VID0 | | VCC | | VCC | | VCC | | VCC |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |



Figure 6. Processor Ballout (top view, right side)

| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
|------|-------|-------|--------------|----------------|---------|-----|------|---------|---------|-----|--------|------------|-----|---------|---------|
| | BSEL1 | | BCLKO | | THERMDA | | D2# | | DSTBN0# | | D15# | | VSS | | |
| RSVD | | BCLK1 | | THERMDC | | D8# | | DSTBP0# | | D9# | | D12# | | VSS | |
| | VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | VSS |
| TDO | | BSEL0 | | THERMTR IP# | | D0# | | D6# | | D4# | | RSVD | | D10# | |
| | TRST# | | PROCH OT# | | DPWR# | | D7# | | D3# | | RSVD | | VSS | | DINV0# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D5# | | D14# | |
| | VCCP | | VCCP | | VCCP | | VCCP | | VCCP | | D13# | | VSS | | D11# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D1# | | D21# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | RSVD | | VSS | | D17# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | RSVD | | D22# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | TEST2 | | VSS | | D16# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D20# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | VCCA | | VSS | | D25# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D29# | | DSTBN1# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D23# | | VSS | | DSTBP1# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D18# | | DINV1# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D31# | | VSS | | D19# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D26# | | D24# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D28# | | VSS | | D30# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | COMPO | | D27# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | VCCQ0 | | VSS | | D38# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | COMP1 | | D41# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D34# | | VSS | | D37# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D43# | | D39# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D42# | | VSS | | DINV2# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D32# | | D44# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D33# | | VSS | | DSTBN2# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D47# | | DSTBP2# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | GTLREF | | VSS | | D35# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D40# | | D36# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | RSVD | | VSS | | D46# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | RSVD | | D45# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D56# | | VSS | | D50# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D52# | | D48# | |
| | VCC | | VCC | | VCC | | VCC | | VCCP | | D55# | | VSS | | D53# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D54# | | D57# | |
| | VCC | | VCC | | VCC | | VCC | | VCC | | D60# | | VSS | | D49# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D61# | | D63# | |
| | VCC | | VCC | | VCC | | VCC | | VCC | | D59# | | VSS | | DSTBP3# |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | D62# | | DSTBN3# | |
| | VCC | | VCC | | VCC | | VCC | | VCC | | D51# | | VSS | | VSS |
| VSS | | VSS | | VSS | | VSS | | VSS | | VSS | | DINV3 # | | VSS | |
| | VCC | | VCC | | VCC | | VCC | | VCC | | D58# | | VSS | | |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |



Table 11. Processor Ballout by Signal Name (Sheet 1 of 18)

Signal Buffer Signal Name Ball # **Direction** Type A3# AB2 Source Synch Input/Output A4# AD4 Input/Output Source Synch A5# AB6 Source Synch Input/Output Input/Output A6# Y4 Source Synch A7# AJ1 Source Synch Input/Output Input/Output A8# AK2 Source Synch A9# AB4 Input/Output Source Synch A10# AH2 Source Synch Input/Output A11# AH4 Input/Output Source Synch A12# AL1 Source Synch Input/Output A13# AG1 Input/Output Source Synch A14# AF4 Input/Output Source Synch A15# AK4 Source Synch Input/Output AM2 A16# Input/Output Source Synch A17# AY4 Source Synch Input/Output AP6 A18# Source Synch Input/Output A19# Input/Output AV6 Source Synch A20# AR1 Source Synch Input/Output A21# AU1 Input/Output Source Synch A22# AW1 Source Synch Input/Output A23# AP2 Source Synch Input/Output A24# AM6 Input/Output Source Synch A25# AT6 Source Synch Input/Output A26# AV2 Input/Output Source Synch A27# AP4 Source Synch Input/Output Input/Output A28# AV4 Source Synch A29# AY2 Input/Output Source Synch A30# AN1 Source Synch Input/Output A31# AT4 Input/Output Source Synch A20M# E9 **CMOS** Input W1 Input/Output ADS# Common Clock ADSTB0# AF2 Input/Output Source Synch ADSTB1# AT2 Source Synch Input/Output BCLK0 A19 Bus Clock Input BCLK1 B18 **Bus Clock** Input T4 Input/Output BNR# Common Clock BPM0# B10 Common Clock Output BPM1# A11 Common Clock Output

Table 11. Processor Ballout by Signal Name (Sheet 2 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|--------------|
| BPM2# | D12 | Common Clock | Output |
| BPM3# | E13 | Common Clock | Output |
| BPRI# | M2 | Common Clock | Input |
| BR0# | V4 | Common Clock | Input/Output |
| BSEL0 | D18 | CMOS | Output |
| BSEL1 | A17 | CMOS | Output |
| COMPO | Y28 | Power/Other | Input/Output |
| COMP1 | AB28 | Power/Other | Input/Output |
| COMP2 | AF6 | Power/Other | Input/Output |
| COMP3 | AM4 | Power/Other | Input/Output |
| D0# | D22 | Source Synch | Input/Output |
| D1# | H28 | Source Synch | Input/Output |
| D2# | A23 | Source Synch | Input/Output |
| D3# | E25 | Source Synch | Input/Output |
| D4# | D26 | Source Synch | Input/Output |
| D5# | F28 | Source Synch | Input/Output |
| D6# | D24 | Source Synch | Input/Output |
| D7# | E23 | Source Synch | Input/Output |
| D8# | B22 | Source Synch | Input/Output |
| D9# | B26 | Source Synch | Input/Output |
| D10# | D30 | Source Synch | Input/Output |
| D11# | G31 | Source Synch | Input/Output |
| D12# | B28 | Source Synch | Input/Output |
| D13# | G27 | Source Synch | Input/Output |
| D14# | F30 | Source Synch | Input/Output |
| D15# | A27 | Source Synch | Input/Output |
| D16# | L31 | Source Synch | Input/Output |
| D17# | J31 | Source Synch | Input/Output |
| D18# | T28 | Source Synch | Input/Output |
| D19# | U31 | Source Synch | Input/Output |
| D20# | M30 | Source Synch | Input/Output |
| D21# | H30 | Source Synch | Input/Output |
| D22# | K30 | Source Synch | Input/Output |
| D23# | R27 | Source Synch | Input/Output |
| D24# | V30 | Source Synch | Input/Output |
| D25# | N31 | Source Synch | Input/Output |
| D26# | V28 | Source Synch | Input/Output |
| D27# | Y30 | Source Synch | Input/Output |
| L | | 1 | |



Table 11. Processor Ballout by Signal Name (Sheet 3 of 18)

Signal Buffer Signal Name Ball # **Direction Type** D28# W27 Source Synch Input/Output D29# P28 Input/Output Source Synch D30# W31 Input/Output Source Synch D31# U27 Input/Output Source Synch D32# AF28 Input/Output Source Synch D33# AG27 Source Synch Input/Output D34# AC27 Input/Output Source Synch D35# AJ31 Input/Output Source Synch D36# AK30 Source Synch Input/Output D37# AC31 Source Synch Input/Output D38# AA31 Source Synch Input/Output D39# AD30 Input/Output Source Synch D40# AK28 Source Synch Input/Output D41# AB30 Input/Output Source Synch D42# AE27 Input/Output Source Synch D43# AD28 Source Synch Input/Output Input/Output D44# AF30 Source Synch AM30 D45# Input/Output Source Synch D46# AL31 Source Synch Input/Output D47# AH28 Source Synch Input/Output D48# AP30 Source Synch Input/Output Input/Output D49# AU31 Source Synch D50# AN31 Input/Output Source Synch D51# **BA27** Input/Output Source Synch D52# AP28 Input/Output Source Synch D53# AR31 Source Synch Input/Output D54# AT28 Input/Output Source Synch D55# AR27 Source Synch Input/Output D56# AN27 Input/Output Source Synch D57# AT30 Source Synch Input/Output D58# BC27 Source Synch Input/Output D59# AW27 Input/Output Source Synch D60# AU27 Source Synch Input/Output D61# AV28 Input/Output Source Synch D62# AY28 Input/Output Source Synch D63# AV30 Source Synch Input/Output DBSY# T6 Common Clock Input/Output U1 DEFER# Common Clock Input

Table 11. Processor Ballout by Signal Name (Sheet 4 of 18)

| (Sheet 4 of 18) | | | | | | | | |
|-----------------|--------|-----------------------|--------------|--|--|--|--|--|
| Signal Name | Ball # | Signal Buffer Type | Direction | | | | | |
| DINV0# | E31 | Source Synch | Input/Output | | | | | |
| DINV1# | T30 | CMOS | Input/Output | | | | | |
| DINV2# | AE31 | Source Synch | Input/Output | | | | | |
| DINV3# | BB28 | Source Synch | Input/Output | | | | | |
| DPSLP# | Α9 | CMOS | Input | | | | | |
| DPWR# | E21 | Common Clock | Input | | | | | |
| DRDY# | T2 | Common Clock | Input/Output | | | | | |
| DSTBN0# | A25 | Source Synch | Input/Output | | | | | |
| DSTBN1# | P30 | Source Synch | Input/Output | | | | | |
| DSTBN2# | AG31 | Source Synch | Input/Output | | | | | |
| DSTBN3# | AY30 | Source Synch | Input/Output | | | | | |
| DSTBP0# | B24 | Source Synch | Input/Output | | | | | |
| DSTBP1# | R31 | Source Synch | Input/Output | | | | | |
| DSTBP2# | AH30 | Source Synch | Input/Output | | | | | |
| DSTBP3# | AW31 | Source Synch | Input/Output | | | | | |
| FERR# | F4 | Open Drain | Output | | | | | |
| GTLREF | AJ27 | Power/Other | Input | | | | | |
| HIT# | P4 | Common Clock | Input/Output | | | | | |
| HITM# | R1 | Common Clock | Input/Output | | | | | |
| IERR# | В8 | Open Drain | Output | | | | | |
| IGNNE# | D10 | CMOS | Input | | | | | |
| INIT# | D8 | CMOS | Input | | | | | |
| INTR | Н6 | | | | | | | |
| LOCK# | L1 | Common Clock | Input/Output | | | | | |
| NMI | E1 | | | | | | | |
| PROCHOT# | E19 | Open Drain | Output | | | | | |
| PSI# | AY8 | CMOS | Output | | | | | |
| PWRGOOD | F6 | CMOS | Input | | | | | |
| REQ0# | AC1 | Source Synch | Input/Output | | | | | |
| REQ1# | AA1 | Source Synch | Input/Output | | | | | |
| REQ2# | AE1 | Source Synch | Input/Output | | | | | |
| REQ3# | Y2 | Source Synch | Input/Output | | | | | |
| REQ4# | AD2 | Source Synch | Input/Output | | | | | |
| RESET# | D14 | Common Clock | Input | | | | | |
| RS0# | M4 | Common Clock | Input | | | | | |
| RS1# | N1 | Common Clock | Input | | | | | |
| RS2# | P2 | Common Clock | Input | | | | | |
| RSVD | A13 | Reserved | | | | | | |



Table 11. Processor Ballout by Signal Name (Sheet 5 of 18)

Signal Buffer Signal Name Ball # Direction Type RSVD B12 Reserved B16 **RSVD** Reserved **RSVD** D6 Reserved **RSVD** D28 Reserved **RSVD** E7 Reserved RSVD E11 Reserved **RSVD** E27 Reserved **RSVD** F2 Reserved RSVD G1 Reserved **RSVD** H2 Reserved RSVD Н4 Reserved RSVD J1 Reserved **RSVD** J27 Reserved RSVD K2 Reserved **RSVD** K4 Reserved RSVD Κ6 Reserved **RSVD** K28 Reserved **RSVD** M6 Reserved RSVD V6 Reserved **RSVD** Υ6 Reserved **RSVD** AH6 Reserved **RSVD** AK6 Reserved **RSVD** AL27 Reserved RSVD AM8 Reserved AM28 **RSVD** Reserved RSVD AP8 Reserved **RSVD** 8TA Reserved **RSVD** AV8 Reserved RSVD BB8 Reserved SLP# Α7 CMOS Input SMI# Α5 CMOS Input STPCLK# В6 CMOS Input TCK A15 **CMOS** Input TDI B14 CMOS Input TDO D16 Open Drain Output TEST1 D2 Test TEST2 L27 Test THERMDA A21 Power/Other

Table 11. Processor Ballout by Signal Name (Sheet 6 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|-----------|
| THERMDC | B20 | Power/Other | |
| THERMTRIP# | D20 | Open Drain | Output |
| TMS | E15 | CMOS | Input |
| TRDY# | V2 | Common Clock | Input |
| TRST# | E17 | CMOS | Input |
| VCC | J11 | Power/Other | |
| VCC | J13 | Power/Other | |
| VCC | J15 | Power/Other | |
| VCC | J17 | Power/Other | |
| VCC | J19 | Power/Other | |
| VCC | J21 | Power/Other | |
| VCC | J23 | Power/Other | |
| VCC | L11 | Power/Other | |
| VCC | L13 | Power/Other | |
| VCC | L15 | Power/Other | |
| VCC | L17 | Power/Other | |
| VCC | L19 | Power/Other | |
| VCC | L21 | Power/Other | |
| VCC | L23 | Power/Other | |
| VCC | N11 | Power/Other | |
| VCC | N13 | Power/Other | |
| VCC | N15 | Power/Other | |
| VCC | N17 | Power/Other | |
| VCC | N19 | Power/Other | |
| VCC | N21 | Power/Other | |
| VCC | N23 | Power/Other | |
| VCC | R11 | Power/Other | |
| VCC | R13 | Power/Other | |
| VCC | R15 | Power/Other | |
| VCC | R17 | Power/Other | |
| VCC | R19 | Power/Other | |
| VCC | R21 | Power/Other | |
| VCC | R23 | Power/Other | |
| VCC | U11 | Power/Other | |
| VCC | U13 | Power/Other | |
| VCC | U15 | Power/Other | |
| VCC | U17 | Power/Other | |
| VCC | U19 | Power/Other | |
| | | | |



Table 11. Processor Ballout by Signal Name (Sheet 7 of 18)

Signal Buffer Signal Name Ball # **Direction Type** VCC U21 Power/Other VCC U23 Power/Other VCC W11 Power/Other VCC W13 Power/Other VCC W15 Power/Other Power/Other VCC W17 VCC W19 Power/Other VCC W21 Power/Other VCC W23 Power/Other VCC AA11 Power/Other VCC AA13 Power/Other VCC AA15 Power/Other VCC AA17 Power/Other VCC AA19 Power/Other VCC AA21 Power/Other VCC AA23 Power/Other VCC AC11 Power/Other VCC AC13 Power/Other VCC AC15 Power/Other VCC AC17 Power/Other VCC AC19 Power/Other VCC AC21 Power/Other VCC AC23 Power/Other VCC AE11 Power/Other VCC AE13 Power/Other VCC AE15 Power/Other VCC AE17 Power/Other VCC AE19 Power/Other VCC AE21 Power/Other VCC AE23 Power/Other VCC AG11 Power/Other VCC AG13 Power/Other AG15 VCC Power/Other VCC AG17 Power/Other VCC AG19 Power/Other VCC AG21 Power/Other VCC AG23 Power/Other VCC AJ11 Power/Other

Table 11. Processor Ballout by Signal Name (Sheet 8 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|-----------|
| VCC | AJ13 | Power/Other | |
| VCC | AJ15 | Power/Other | |
| VCC | AJ17 | Power/Other | |
| VCC | AJ19 | Power/Other | |
| VCC | AJ21 | Power/Other | |
| VCC | AJ23 | Power/Other | |
| VCC | AL11 | Power/Other | |
| VCC | AL13 | Power/Other | |
| VCC | AL15 | Power/Other | |
| VCC | AL17 | Power/Other | |
| VCC | AL19 | Power/Other | |
| VCC | AL21 | Power/Other | |
| VCC | AL23 | Power/Other | |
| VCC | AN9 | Power/Other | |
| VCC | AN11 | Power/Other | |
| VCC | AN13 | Power/Other | |
| VCC | AN15 | Power/Other | |
| VCC | AN17 | Power/Other | |
| VCC | AN19 | Power/Other | |
| VCC | AN21 | Power/Other | |
| VCC | AN23 | Power/Other | |
| VCC | AR9 | Power/Other | |
| VCC | AR11 | Power/Other | |
| VCC | AR13 | Power/Other | |
| VCC | AR15 | Power/Other | |
| VCC | AR17 | Power/Other | |
| VCC | AR19 | Power/Other | |
| VCC | AR21 | Power/Other | |
| VCC | AR23 | Power/Other | |
| VCC | AU9 | Power/Other | |
| VCC | AU11 | Power/Other | |
| VCC | AU13 | Power/Other | |
| VCC | AU15 | Power/Other | |
| VCC | AU17 | Power/Other | |
| VCC | AU19 | Power/Other | |
| VCC | AU21 | Power/Other | |
| VCC | AU23 | Power/Other | |
| VCC | AU25 | Power/Other | |
| | | 1 | |



Table 11. Processor Ballout by Signal Name (Sheet 9 of 18)

Signal Buffer Signal Name Ball # Direction Type VCC AW9 Power/Other VCC AW11 Power/Other VCC AW13 Power/Other AW15 VCC Power/Other VCC AW17 Power/Other VCC AW19 Power/Other VCC AW21 Power/Other VCC AW23 Power/Other AW25 VCC Power/Other VCC BA9 Power/Other VCC BA11 Power/Other VCC BA13 Power/Other VCC BA15 Power/Other VCC BA17 Power/Other VCC BA19 Power/Other VCC BA21 Power/Other VCC **BA23** Power/Other VCC BA25 Power/Other BC9 VCC Power/Other VCC Power/Other BC11 VCC BC13 Power/Other VCC BC15 Power/Other VCC BC17 Power/Other VCC BC19 Power/Other VCC BC21 Power/Other VCC BC23 Power/Other VCC BC25 Power/Other **VCCA** N27 Power/Other VCCP Power/Other G9 VCCP G11 Power/Other VCCP G13 Power/Other VCCP G15 Power/Other VCCP G17 Power/Other VCCP G19 Power/Other VCCP G21 Power/Other VCCP G23 Power/Other **VCCP** G25 Power/Other VCCP Н8 Power/Other

Table 11. Processor Ballout by Signal Name (Sheet 10 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|-----------|
| VCCP | J9 | Power/Other | |
| VCCP | J25 | Power/Other | |
| VCCP | K8 | Power/Other | |
| VCCP | L9 | Power/Other | |
| VCCP | L25 | Power/Other | |
| VCCP | M8 | Power/Other | |
| VCCP | N9 | Power/Other | |
| VCCP | N25 | Power/Other | |
| VCCP | P6 | Power/Other | |
| VCCP | P8 | Power/Other | |
| VCCP | R9 | Power/Other | |
| VCCP | R25 | Power/Other | |
| VCCP | T8 | Power/Other | |
| VCCP | U9 | Power/Other | |
| VCCP | U25 | Power/Other | |
| VCCP | V8 | Power/Other | |
| VCCP | W9 | Power/Other | |
| VCCP | W25 | Power/Other | |
| VCCP | Y8 | Power/Other | |
| VCCP | AA9 | Power/Other | |
| VCCP | AA25 | Power/Other | |
| VCCP | AB8 | Power/Other | |
| VCCP | AC9 | Power/Other | |
| VCCP | AC25 | Power/Other | |
| VCCP | AD8 | Power/Other | |
| VCCP | AE9 | Power/Other | |
| VCCP | AE25 | Power/Other | |
| VCCP | AF8 | Power/Other | |
| VCCP | AG9 | Power/Other | |
| VCCP | AG25 | Power/Other | |
| VCCP | AH8 | Power/Other | |
| VCCP | AJ9 | Power/Other | |
| VCCP | AJ25 | Power/Other | |
| VCCP | AK8 | Power/Other | |
| VCCP | AL9 | Power/Other | |
| VCCP | AL25 | Power/Other | |
| VCCP | AN25 | Power/Other | |
| VCCP | AR25 | Power/Other | |
| | | | |



Table 11. Processor Ballout by Signal Name (Sheet 11 of 18)

Signal Buffer Signal Name Ball # **Direction Type** VCCQ0 AA27 Power/Other VCCQ1 AD6 Power/Other **VCCSENSE** С3 Power/Other Output VIDO BC7 **CMOS** Output VID1 CMOS AY6 Output VID2 BB6 CMOS Output VID3 BC5 CMOS Output VID4 BA3 CMOS Output VID5 BB4 CMOS Output VSS А3 Power/Other VSS A29 Power/Other VSS B2 Power/Other VSS В4 Power/Other VSS B30 Power/Other VSS C1 Power/Other VSS C5 Power/Other VSS С7 Power/Other VSS С9 Power/Other VSS C11 Power/Other VSS C13 Power/Other VSS C15 Power/Other VSS C17 Power/Other VSS Power/Other C19 VSS C21 Power/Other VSS C23 Power/Other C25 VSS Power/Other VSS C27 Power/Other VSS C29 Power/Other VSS C31 Power/Other VSS E3 Power/Other VSS E5 Power/Other VSS E29 Power/Other VSS F8 Power/Other VSS F10 Power/Other VSS F12 Power/Other VSS F14 Power/Other VSS F16 Power/Other VSS F18 Power/Other

Table 11. Processor Ballout by Signal Name (Sheet 12 of 18)

| Signal Name | Pall # | Signal Buffer | Direction |
|-------------|--------|---------------|-----------|
| Signal Name | Ball # | Туре | Direction |
| VSS | F20 | Power/Other | |
| VSS | F22 | Power/Other | |
| VSS | F24 | Power/Other | |
| VSS | F26 | Power/Other | |
| VSS | G3 | Power/Other | |
| VSS | G5 | Power/Other | |
| VSS | G7 | Power/Other | |
| VSS | G29 | Power/Other | |
| VSS | H10 | Power/Other | |
| VSS | H12 | Power/Other | |
| VSS | H14 | Power/Other | |
| VSS | H16 | Power/Other | |
| VSS | H18 | Power/Other | |
| VSS | H20 | Power/Other | |
| VSS | H22 | Power/Other | |
| VSS | H24 | Power/Other | |
| VSS | H26 | Power/Other | |
| VSS | J3 | Power/Other | |
| VSS | J5 | Power/Other | |
| VSS | J7 | Power/Other | |
| VSS | J29 | Power/Other | |
| VSS | K10 | Power/Other | |
| VSS | K12 | Power/Other | |
| VSS | K14 | Power/Other | |
| VSS | K16 | Power/Other | |
| VSS | K18 | Power/Other | |
| VSS | K20 | Power/Other | |
| VSS | K22 | Power/Other | |
| VSS | K24 | Power/Other | |
| VSS | K26 | Power/Other | |
| VSS | L3 | Power/Other | |
| VSS | L5 | Power/Other | |
| VSS | L7 | Power/Other | |
| VSS | L29 | Power/Other | |
| VSS | M10 | Power/Other | |
| VSS | M12 | Power/Other | |
| VSS | M14 | Power/Other | |
| VSS | M16 | Power/Other | |
| 1 | | | |



Table 11. Processor Ballout by Signal Name (Sheet 13 of 18)

| | (Sheet 13 of 10) | | | | |
|-------------|------------------|-----------------------|-----------|--|--|
| Signal Name | Ball # | Signal Buffer Type | Direction | | |
| VSS | M18 | Power/Other | | | |
| VSS | M20 | Power/Other | | | |
| VSS | M22 | Power/Other | | | |
| VSS | M24 | Power/Other | | | |
| VSS | M26 | Power/Other | | | |
| VSS | M28 | Power/Other | | | |
| VSS | N3 | Power/Other | | | |
| VSS | N5 | Power/Other | | | |
| VSS | N7 | Power/Other | | | |
| VSS | N29 | Power/Other | | | |
| VSS | P10 | Power/Other | | | |
| VSS | P12 | Power/Other | | | |
| VSS | P14 | Power/Other | | | |
| VSS | P16 | Power/Other | | | |
| VSS | P18 | Power/Other | | | |
| VSS | P20 | Power/Other | | | |
| VSS | P22 | Power/Other | | | |
| VSS | P24 | Power/Other | | | |
| VSS | P26 | Power/Other | | | |
| VSS | R3 | Power/Other | | | |
| VSS | R5 | Power/Other | | | |
| VSS | R7 | Power/Other | | | |
| VSS | R29 | Power/Other | | | |
| VSS | T10 | Power/Other | | | |
| VSS | T12 | Power/Other | | | |
| VSS | T14 | Power/Other | | | |
| VSS | T16 | Power/Other | | | |
| VSS | T18 | Power/Other | | | |
| VSS | T20 | Power/Other | | | |
| VSS | T22 | Power/Other | | | |
| VSS | T24 | Power/Other | | | |
| VSS | T26 | Power/Other | | | |
| VSS | U3 | Power/Other | | | |
| VSS | U5 | Power/Other | | | |
| VSS | U7 | Power/Other | | | |
| VSS | U29 | Power/Other | | | |
| VSS | V10 | Power/Other | | | |
| VSS | V12 | Power/Other | | | |

Table 11. Processor Ballout by Signal Name (Sheet 14 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|-----------|
| VSS | V14 | Power/Other | |
| VSS | V16 | Power/Other | |
| VSS | V18 | Power/Other | |
| VSS | V20 | Power/Other | |
| VSS | V22 | Power/Other | |
| VSS | V24 | Power/Other | |
| VSS | V26 | Power/Other | |
| VSS | W3 | Power/Other | |
| VSS | W5 | Power/Other | |
| VSS | W7 | Power/Other | |
| VSS | W29 | Power/Other | |
| VSS | Y10 | Power/Other | |
| VSS | Y12 | Power/Other | |
| VSS | Y14 | Power/Other | |
| VSS | Y16 | Power/Other | |
| VSS | Y18 | Power/Other | |
| VSS | Y20 | Power/Other | |
| VSS | Y22 | Power/Other | |
| VSS | Y24 | Power/Other | |
| VSS | Y26 | Power/Other | |
| VSS | AA3 | Power/Other | |
| VSS | AA5 | Power/Other | |
| VSS | AA7 | Power/Other | |
| VSS | AA29 | Power/Other | |
| VSS | AB10 | Power/Other | |
| VSS | AB12 | Power/Other | |
| VSS | AB14 | Power/Other | |
| VSS | AB16 | Power/Other | |
| VSS | AB18 | Power/Other | |
| VSS | AB20 | Power/Other | |
| VSS | AB22 | Power/Other | |
| VSS | AB24 | Power/Other | |
| VSS | AB26 | Power/Other | |
| VSS | AC3 | Power/Other | |
| VSS | AC5 | Power/Other | |
| VSS | AC7 | Power/Other | |
| VSS | AC29 | Power/Other | |
| VSS | AD10 | Power/Other | |
| L. | | ı l | |



Table 11. Processor Ballout by Signal Name (Sheet 15 of 18)

Signal Buffer Signal Name Ball # **Direction** Type VSS AD12 Power/Other VSS AD14 Power/Other VSS AD16 Power/Other VSS AD18 Power/Other VSS AD20 Power/Other Power/Other VSS AD22 AD24 Power/Other VSS VSS AD26 Power/Other VSS AE3 Power/Other VSS AE5 Power/Other VSS AE7 Power/Other VSS AE29 Power/Other VSS AF10 Power/Other VSS AF12 Power/Other VSS AF14 Power/Other VSS AF16 Power/Other VSS AF18 Power/Other VSS AF20 Power/Other VSS AF22 Power/Other VSS AF24 Power/Other VSS AF26 Power/Other VSS Power/Other AG3 VSS AG5 Power/Other VSS AG7 Power/Other VSS AG29 Power/Other VSS AH10 Power/Other VSS AH12 Power/Other VSS AH14 Power/Other VSS AH16 Power/Other VSS AH18 Power/Other VSS AH20 Power/Other VSS AH22 Power/Other AH24 VSS Power/Other VSS AH26 Power/Other VSS AJ3 Power/Other VSS AJ5 Power/Other VSS AJ7 Power/Other VSS AJ29 Power/Other

Table 11. Processor Ballout by Signal Name (Sheet 16 of 18)

| | | | - |
|-------------|--------|-----------------------|-----------|
| Signal Name | Ball # | Signal Buffer Type | Direction |
| VSS | AK10 | Power/Other | |
| VSS | AK12 | Power/Other | |
| VSS | AK14 | Power/Other | |
| VSS | AK16 | Power/Other | |
| VSS | AK18 | Power/Other | |
| VSS | AK20 | Power/Other | |
| VSS | AK22 | Power/Other | |
| VSS | AK24 | Power/Other | |
| VSS | AK26 | Power/Other | |
| VSS | AL3 | Power/Other | |
| VSS | AL5 | Power/Other | |
| VSS | AL7 | Power/Other | |
| VSS | AL29 | Power/Other | |
| VSS | AM10 | Power/Other | |
| VSS | AM12 | Power/Other | |
| VSS | AM14 | Power/Other | |
| VSS | AM16 | Power/Other | |
| VSS | AM18 | Power/Other | |
| VSS | AM20 | Power/Other | |
| VSS | AM22 | Power/Other | |
| VSS | AM24 | Power/Other | |
| VSS | AM26 | Power/Other | |
| VSS | AN3 | Power/Other | |
| VSS | AN5 | Power/Other | |
| VSS | AN7 | Power/Other | |
| VSS | AN29 | Power/Other | |
| VSS | AP10 | Power/Other | |
| VSS | AP12 | Power/Other | |
| VSS | AP14 | Power/Other | |
| VSS | AP16 | Power/Other | |
| VSS | AP18 | Power/Other | |
| VSS | AP20 | Power/Other | |
| VSS | AP22 | Power/Other | |
| VSS | AP24 | Power/Other | |
| VSS | AP26 | Power/Other | |
| VSS | AR3 | Power/Other | |
| VSS | AR5 | Power/Other | |
| VSS | AR7 | Power/Other | |



Table 11. Processor Ballout by Signal Name (Sheet 17 of 18)

| | (5 | neet 17 of | 10) |
|-------------|--------|-----------------------|-----------|
| Signal Name | Ball # | Signal Buffer Type | Direction |
| VSS | AR29 | Power/Other | |
| VSS | AT10 | Power/Other | |
| VSS | AT12 | Power/Other | |
| VSS | AT14 | Power/Other | |
| VSS | AT16 | Power/Other | |
| VSS | AT18 | Power/Other | |
| VSS | AT20 | Power/Other | |
| VSS | AT22 | Power/Other | |
| VSS | AT24 | Power/Other | |
| VSS | AT26 | Power/Other | |
| VSS | AU3 | Power/Other | |
| VSS | AU5 | Power/Other | |
| VSS | AU7 | Power/Other | |
| VSS | AU29 | Power/Other | |
| VSS | AV10 | Power/Other | |
| VSS | AV12 | Power/Other | |
| VSS | AV14 | Power/Other | |
| VSS | AV16 | Power/Other | |
| VSS | AV18 | Power/Other | |
| VSS | AV20 | Power/Other | |
| VSS | AV22 | Power/Other | |
| VSS | AV24 | Power/Other | |
| VSS | AV26 | Power/Other | |
| VSS | AW3 | Power/Other | |
| VSS | AW5 | Power/Other | |
| VSS | AW7 | Power/Other | |
| VSS | AW29 | Power/Other | |
| VSS | AY10 | Power/Other | |
| VSS | AY12 | Power/Other | |
| VSS | AY14 | Power/Other | |
| VSS | AY16 | Power/Other | |
| VSS | AY18 | Power/Other | |
| VSS | AY20 | Power/Other | |
| VSS | AY22 | Power/Other | |
| VSS | AY24 | Power/Other | |
| VSS | AY26 | Power/Other | |
| VSS | BA1 | Power/Other | |
| VSS | BA5 | Power/Other | |

Table 11. Processor Ballout by Signal Name (Sheet 18 of 18)

| Signal Name | Ball # | Signal Buffer Type | Direction |
|-------------|--------|-----------------------|-----------|
| VSS | BA7 | Power/Other | |
| VSS | BA29 | Power/Other | |
| VSS | BA31 | Power/Other | |
| VSS | BB2 | Power/Other | |
| VSS | BB10 | Power/Other | |
| VSS | BB12 | Power/Other | |
| VSS | BB14 | Power/Other | |
| VSS | BB16 | Power/Other | |
| VSS | BB18 | Power/Other | |
| VSS | BB20 | Power/Other | |
| VSS | BB22 | Power/Other | |
| VSS | BB24 | Power/Other | |
| VSS | BB26 | Power/Other | |
| VSS | BB30 | Power/Other | |
| VSS | BC3 | Power/Other | |
| VSS | BC29 | Power/Other | |
| VSSSENSE | D4 | Power/Other | Output |



Table 12. Processor Ballout by Ball Number (Sheet 1 of 18)

Signal Buffer Signal Name Direction Ball # **Type** А3 VSS Power/Other CMOS Α5 SMI# Input SLP# CMOS Α7 Input Α9 DPSLP# **CMOS** Input A11 BPM1# Common Clock Output Reserved A13 **RSVD** CMOS A15 TCK Input A17 CMOS BSEL1 Output A19 BCLK0 **Bus Clock** Input A21 THERMDA Power/Other A23 D2# Source Synch Input/Output A25 DSTBN0# Source Synch Input/Output A27 D15# Source Synch Input/Output A29 VSS Power/Other B2 Power/Other VSS B4 VSS Power/Other В6 STPCLK# CMOS Input В8 IERR# Open Drain Output B10 BPM0# Common Clock Output B12 RSVD Reserved B14 TDI **CMOS** Input B16 RSVD Reserved B18 BCLK1 **Bus Clock** Input B20 THERMDC Power/Other B22 D8# Source Synch Input/Output DSTBP0# B24 Source Synch Input/Output B26 D9# Input/Output Source Synch B28 D12# Input/Output Source Synch B30 VSS Power/Other C1 VSS Power/Other **VCCSENSE** C3 Power/Other Output C5 VSS Power/Other C7 Power/Other VSS C9 VSS Power/Other C11 VSS Power/Other C13 VSS Power/Other C15 VSS Power/Other C17 VSS Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 2 of 18)

| Ball # | Signal Name | Signal Buffer Type | Direction |
|--------|-------------|-----------------------|--------------|
| C19 | VSS | Power/Other | |
| C21 | VSS | Power/Other | |
| C23 | VSS | Power/Other | |
| C25 | VSS | Power/Other | |
| C27 | VSS | Power/Other | |
| C29 | VSS | Power/Other | |
| C31 | VSS | Power/Other | |
| D10 | IGNNE# | CMOS | Input |
| D12 | BPM2# | Common Clock | Output |
| D14 | RESET# | Common Clock | Input |
| D16 | TDO | Open Drain | Output |
| D18 | BSEL0 | CMOS | Output |
| D2 | TEST1 | Test | |
| D4 | VSSSENSE | Power/Other | Output |
| D6 | RSVD | Reserved | |
| D8 | INIT# | CMOS | Input |
| D20 | THERMTRIP# | Open Drain | Output |
| D22 | D0# | Source Synch | Input/Output |
| D24 | D6# | Source Synch | Input/Output |
| D26 | D4# | Source Synch | Input/Output |
| D28 | RSVD | Reserved | |
| D30 | D10# | Source Synch | Input/Output |
| E1 | NMI | | |
| E3 | VSS | Power/Other | |
| E5 | VSS | Power/Other | |
| E7 | RSVD | Reserved | |
| E9 | A20M# | CMOS | Input |
| E11 | RSVD | Reserved | |
| E13 | BPM3# | Common Clock | Output |
| E15 | TMS | CMOS | Input |
| E17 | TRST# | CMOS | Input |
| E19 | PROCHOT# | Open Drain | Output |
| E21 | DPWR# | Common Clock | Input |
| E23 | D7# | Source Synch | Input/Output |
| E25 | D3# | Source Synch | Input/Output |
| E27 | RSVD | Reserved | |
| E29 | VSS | Power/Other | |
| E31 | DINV0# | Source Synch | Input/Output |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 3 of 18)

Signal Buffer Direction Ball # Signal Name Type F2 **RSVD** Reserved F4 FERR# Open Drain Output F6 **PWRGOOD** CMOS Input F8 VSS Power/Other F10 VSS Power/Other F12 VSS Power/Other F14 VSS Power/Other F16 VSS Power/Other F18 VSS Power/Other F20 VSS Power/Other VSS F22 Power/Other F24 VSS Power/Other F26 VSS Power/Other D5# Input/Output F28 Source Synch F30 D14# Source Synch Input/Output G1 RSVD Reserved VSS Power/Other G3 G5 VSS Power/Other G7 VSS Power/Other VCCP G9 Power/Other G11 VCCP Power/Other VCCP G13 Power/Other G15 VCCP Power/Other VCCP G17 Power/Other VCCP G19 Power/Other G21 VCCP Power/Other G23 **VCCP** Power/Other G25 VCCP Power/Other D13# Input/Output G27 Source Synch VSS G29 Power/Other G31 D11# Input/Output Source Synch H2 **RSVD** Reserved Н4 **RSVD** Reserved Н6 INTR VCCP Н8 Power/Other H10 VSS Power/Other H12 VSS Power/Other H14 VSS Power/Other H16 VSS Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 4 of 18)

| Ball # | Signal Name | Signal Buffer Type | Direction |
|------------|-------------|-----------------------|--------------|
| H18 | VSS | Power/Other | |
| H20 | VSS | Power/Other | |
| H22 | VSS | Power/Other | |
| H24 | VSS | Power/Other | |
| H26 | VSS | Power/Other | |
| H28 | D1# | Source Synch | Input/Output |
| H30 | D21# | Source Synch | Input/Output |
| J1 | RSVD | Reserved | |
| J3 | VSS | Power/Other | |
| J5 | VSS | Power/Other | |
| J7 | VSS | Power/Other | |
| J9 | VCCP | Power/Other | |
| J11 | VCC | Power/Other | |
| J13 | VCC | Power/Other | |
| | VCC | Power/Other | |
| J15 | | | |
| J17 J19 | VCC | Power/Other | |
| | VCC | Power/Other | |
| J21 | VCC | Power/Other | |
| J23 | VCC | Power/Other | |
| J25 | VCCP | Power/Other | |
| J27 | RSVD | Reserved | |
| J29 | VSS | Power/Other | |
| J31 | D17# | Source Synch | Input/Output |
| K2 | RSVD | Reserved | |
| K4 | RSVD | Reserved | |
| K6 | RSVD | Reserved | |
| K8 | VCCP | Power/Other | |
| K10 | VSS | Power/Other | |
| K12 | VSS | Power/Other | |
| K14 | VSS | Power/Other | |
| K16 | VSS | Power/Other | |
| K18 | VSS | Power/Other | |
| K20 | VSS | Power/Other | |
| K22 | VSS | Power/Other | |
| K24 | VSS | Power/Other | |
| K26 | VSS | Power/Other | |
| K28 | RSVD | Reserved | |
| K30 | D22# | Source Synch | Input/Output |
| L1 | LOCK# | Common Clock | Input/Output |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 5 of 18)

Signal Buffer Ball # Signal Name **Direction Type** L3 VSS Power/Other L5 VSS Power/Other VSS Power/Other L7 L9 VCCP Power/Other L11 VCC Power/Other Power/Other L13 VCC VCC Power/Other L15 L17 VCC Power/Other L19 VCC Power/Other L21 VCC Power/Other L23 VCC Power/Other L25 VCCP Power/Other L27 TEST2 Test L29 VSS Power/Other L31 D16# Source Synch Input/Output M2 BPRI# Common Clock Input RS0# Common Clock M4 Input M6 **RSVD** Reserved M8 VCCP Power/Other M10 VSS Power/Other M12 VSS Power/Other M14 VSS Power/Other Power/Other M16 VSS M18 VSS Power/Other M20 VSS Power/Other M22 VSS Power/Other M24 VSS Power/Other Power/Other M26 VSS M28 VSS Power/Other M30 D20# Source Synch Input/Output N1 RS1# Common Clock Input N3 VSS Power/Other Power/Other N5 VSS N7 VSS Power/Other N9 VCCP Power/Other VCC N11 Power/Other N13 VCC Power/Other VCC Power/Other N15

Table 12. Processor Ballout by Ball Number (Sheet 6 of 18)

| | (officer o of 10) | | | | |
|--------|-------------------|-----------------------|--------------|--|--|
| Ball # | Signal Name | Signal Buffer Type | Direction | | |
| N17 | VCC | Power/Other | | | |
| N19 | VCC | Power/Other | | | |
| N21 | VCC | Power/Other | | | |
| N23 | VCC | Power/Other | | | |
| N25 | VCCP | Power/Other | | | |
| N27 | VCCA | Power/Other | | | |
| N29 | VSS | Power/Other | | | |
| N31 | D25# | Source Synch | Input/Output | | |
| P2 | RS2# | Common Clock | Input | | |
| P4 | HIT# | Common Clock | Input/Output | | |
| P6 | VCCP | Power/Other | | | |
| P8 | VCCP | Power/Other | | | |
| P10 | VSS | Power/Other | | | |
| P12 | VSS | Power/Other | | | |
| P14 | VSS | Power/Other | | | |
| P16 | VSS | Power/Other | | | |
| P18 | VSS | Power/Other | | | |
| P20 | VSS | Power/Other | | | |
| P22 | VSS | Power/Other | | | |
| P24 | VSS | Power/Other | | | |
| P26 | VSS | Power/Other | | | |
| P28 | D29# | Source Synch | Input/Output | | |
| P30 | DSTBN1# | Source Synch | Input/Output | | |
| R1 | HITM# | Common Clock | Input/Output | | |
| R3 | VSS | Power/Other | | | |
| R5 | VSS | Power/Other | | | |
| R7 | VSS | Power/Other | | | |
| R9 | VCCP | Power/Other | | | |
| R11 | VCC | Power/Other | | | |
| R13 | VCC | Power/Other | | | |
| R15 | VCC | Power/Other | | | |
| R17 | VCC | Power/Other | | | |
| R19 | VCC | Power/Other | | | |
| R21 | VCC | Power/Other | | | |
| R23 | VCC | Power/Other | | | |
| R25 | VCCP | Power/Other | | | |
| R27 | D23# | Source Synch | Input/Output | | |
| R29 | VSS | Power/Other | | | |
| | | • | | | |



Table 12. Processor Ballout by Ball Number (Sheet 7 of 18)

Signal Buffer Ball # Signal Name Direction Type R31 DSTBP1# Input/Output Source Synch T2 DRDY# Common Clock Input/Output Τ4 BNR# Common Clock Input/Output Т6 DBSY# Common Clock Input/Output T8 VCCP Power/Other T10 VSS Power/Other T12 VSS Power/Other T14 VSS Power/Other T16 VSS Power/Other T18 VSS Power/Other VSS T20 Power/Other T22 VSS Power/Other T24 VSS Power/Other VSS Power/Other T26 T28 D18# Source Synch Input/Output T30 DINV1# CMOS Input/Output U1 DEFER# Common Clock Input U3 VSS Power/Other U5 VSS Power/Other U7 VSS Power/Other U9 VCCP Power/Other U11 VCC Power/Other U13 VCC Power/Other VCC U15 Power/Other VCC U17 Power/Other U19 VCC Power/Other U21 VCC Power/Other U23 VCC Power/Other U25 VCCP Power/Other U27 D31# Input/Output Source Synch U29 VSS Power/Other U31 D19# Source Synch Input/Output V2 TRDY# Common Clock Input V4 BR0# Common Clock Input/Output ٧6 **RSVD** Reserved ۷8 VCCP Power/Other V10 VSS Power/Other V12 VSS Power/Other V14 VSS Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 8 of 18)

| | | | - / |
|--------|-------------|-----------------------|--------------|
| Ball # | Signal Name | Signal Buffer Type | Direction |
| V16 | VSS | Power/Other | |
| V18 | VSS | Power/Other | |
| V20 | VSS | Power/Other | |
| V22 | VSS | Power/Other | |
| V24 | VSS | Power/Other | |
| V26 | VSS | Power/Other | |
| V28 | D26# | Source Synch | Input/Output |
| V30 | D24# | Source Synch | Input/Output |
| W1 | ADS# | Common Clock | Input/Output |
| W3 | VSS | Power/Other | |
| W5 | VSS | Power/Other | |
| W7 | VSS | Power/Other | |
| W9 | VCCP | Power/Other | |
| W11 | VCC | Power/Other | |
| W13 | VCC | Power/Other | |
| W15 | VCC | Power/Other | |
| W17 | VCC | Power/Other | |
| W19 | VCC | Power/Other | |
| W21 | VCC | Power/Other | |
| W23 | VCC | Power/Other | |
| W25 | VCCP | Power/Other | |
| W27 | D28# | Source Synch | Input/Output |
| W29 | VSS | Power/Other | |
| W31 | D30# | Source Synch | Input/Output |
| Y2 | REQ3# | Source Synch | Input/Output |
| Y4 | A6# | Source Synch | Input/Output |
| Y6 | RSVD | Reserved | |
| Y8 | VCCP | Power/Other | |
| Y10 | VSS | Power/Other | |
| Y12 | VSS | Power/Other | |
| Y14 | VSS | Power/Other | |
| Y16 | VSS | Power/Other | |
| Y18 | VSS | Power/Other | |
| Y20 | VSS | Power/Other | |
| Y22 | VSS | Power/Other | |
| Y24 | VSS | Power/Other | |
| Y26 | VSS | Power/Other | |
| Y28 | COMPO | Power/Other | Input/Output |
| Y30 | D27# | Source Synch | Input/Output |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 9 of 18)

Signal Buffer Signal Name Ball # **Direction Type** AA1 REQ1# Source Synch Input/Output VSS AA3 Power/Other Power/Other AA5 VSS AA7 VSS Power/Other VCCP AA9 Power/Other Power/Other AA11 VCC Power/Other AA13 VCC VCC AA15 Power/Other AA17 VCC Power/Other AA19 VCC Power/Other AA21 VCC Power/Other AA23 VCC Power/Other Power/Other AA25 VCCP AA27 VCCQ0 Power/Other AA29 VSS Power/Other AA31 D38# Source Synch Input/Output AB2 A3# Source Synch Input/Output AB4 A9# Input/Output Source Synch AB6 A5# Source Synch Input/Output AB8 VCCP Power/Other **AB10** VSS Power/Other AB12 VSS Power/Other Power/Other AB14 VSS AB16 VSS Power/Other AB18 VSS Power/Other **AB20** VSS Power/Other AB22 VSS Power/Other Power/Other AB24 VSS AB26 VSS Power/Other AB28 COMP1 Power/Other Input/Output **AB30** D41# Source Synch Input/Output AC1 REQ0# Input/Output Source Synch AC3 VSS Power/Other AC5 VSS Power/Other AC7 VSS Power/Other VCCP AC9 Power/Other AC11 VCC Power/Other AC13 VCC Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 10 of 18)

| | • | | |
|--------|-------------|-----------------------|--------------|
| Ball # | Signal Name | Signal Buffer Type | Direction |
| AC15 | VCC | Power/Other | |
| AC17 | VCC | Power/Other | |
| AC19 | VCC | Power/Other | |
| AC21 | VCC | Power/Other | |
| AC23 | VCC | Power/Other | |
| AC25 | VCCP | Power/Other | |
| AC27 | D34# | Source Synch | Input/Output |
| AC29 | VSS | Power/Other | |
| AC31 | D37# | Source Synch | Input/Output |
| AD10 | VSS | Power/Other | |
| AD12 | VSS | Power/Other | |
| AD14 | VSS | Power/Other | |
| AD16 | VSS | Power/Other | |
| AD18 | VSS | Power/Other | |
| AD2 | REQ4# | Source Synch | Input/Output |
| AD4 | A4# | Source Synch | Input/Output |
| AD6 | VCCQ1 | Power/Other | |
| AD8 | VCCP | Power/Other | |
| AD20 | VSS | Power/Other | |
| AD22 | VSS | Power/Other | |
| AD24 | VSS | Power/Other | |
| AD26 | VSS | Power/Other | |
| AD28 | D43# | Source Synch | Input/Output |
| AD30 | D39# | Source Synch | Input/Output |
| AE1 | REQ2# | Source Synch | Input/Output |
| AE3 | VSS | Power/Other | |
| AE5 | VSS | Power/Other | |
| AE7 | VSS | Power/Other | |
| AE9 | VCCP | Power/Other | |
| AE11 | VCC | Power/Other | |
| AE13 | VCC | Power/Other | |
| AE15 | VCC | Power/Other | |
| AE17 | VCC | Power/Other | |
| AE19 | VCC | Power/Other | |
| AE21 | VCC | Power/Other | |
| AE23 | VCC | Power/Other | |
| AE25 | VCCP | Power/Other | |
| AE27 | D42# | Source Synch | Input/Output |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 11 of 18)

Signal Buffer Ball # Signal Name Direction Type AE29 VSS Power/Other AE31 DINV2# Source Synch Input/Output AF2 ADSTB0# Source Synch Input/Output AF4 A14# Input/Output Source Synch AF6 COMP2 Power/Other Input/Output AF8 VCCP Power/Other AF10 VSS Power/Other AF12 VSS Power/Other AF14 VSS Power/Other AF16 VSS Power/Other AF18 VSS Power/Other AF20 VSS Power/Other AF22 VSS Power/Other AF24 VSS Power/Other AF26 VSS Power/Other AF28 D32# Input/Output Source Synch AF30 D44# Input/Output Source Synch AG1 A13# Source Synch Input/Output AG3 VSS Power/Other VSS AG5 Power/Other VSS Power/Other AG7 AG9 VCCP Power/Other AG11 VCC Power/Other AG13 VCC Power/Other AG15 VCC Power/Other AG17 VCC Power/Other AG19 VCC Power/Other AG21 VCC Power/Other VCC AG23 Power/Other VCCP AG25 Power/Other AG27 D33# Input/Output Source Synch AG29 VSS Power/Other AG31 DSTBN2# Source Synch Input/Output AH2 A10# Input/Output Source Synch Input/Output AH4 A11# Source Synch AH6 RSVD Reserved 8HA **VCCP** Power/Other AH10 VSS Power/Other AH12 VSS Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 12 of 18)

| | • | | |
|--------|-------------|-----------------------|--------------|
| Ball # | Signal Name | Signal Buffer Type | Direction |
| AH14 | VSS | Power/Other | |
| AH16 | VSS | Power/Other | |
| AH18 | VSS | Power/Other | |
| AH20 | VSS | Power/Other | |
| AH22 | VSS | Power/Other | |
| AH24 | VSS | Power/Other | |
| AH26 | VSS | Power/Other | |
| AH28 | D47# | Source Synch | Input/Output |
| AH30 | DSTBP2# | Source Synch | Input/Output |
| AJ1 | A7# | Source Synch | Input/Output |
| AJ3 | VSS | Power/Other | |
| AJ5 | VSS | Power/Other | |
| AJ7 | VSS | Power/Other | |
| AJ9 | VCCP | Power/Other | |
| AJ11 | VCC | Power/Other | |
| AJ13 | VCC | Power/Other | |
| AJ15 | VCC | Power/Other | |
| AJ17 | VCC | Power/Other | |
| AJ19 | VCC | Power/Other | |
| AJ21 | VCC | Power/Other | |
| AJ23 | VCC | Power/Other | |
| AJ25 | VCCP | Power/Other | |
| AJ27 | GTLREF | Power/Other | Input |
| AJ29 | VSS | Power/Other | |
| AJ31 | D35# | Source Synch | Input/Output |
| AK2 | A8# | Source Synch | Input/Output |
| AK4 | A15# | Source Synch | Input/Output |
| AK6 | RSVD | Reserved | |
| AK8 | VCCP | Power/Other | |
| AK10 | VSS | Power/Other | |
| AK12 | VSS | Power/Other | |
| AK14 | VSS | Power/Other | |
| AK16 | VSS | Power/Other | |
| AK18 | VSS | Power/Other | |
| AK20 | VSS | Power/Other | |
| AK22 | VSS | Power/Other | |
| AK24 | VSS | Power/Other | |
| AK26 | VSS | Power/Other | |
| AK28 | D40# | Source Synch | Input/Output |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 13 of 18)

Signal Buffer Ball # Signal Name **Direction Type** AK30 D36# Source Synch Input/Output AL1 A12# Source Synch Input/Output VSS AL3 Power/Other AL5 VSS Power/Other AL7 VSS Power/Other Power/Other AL9 VCCP VCC Power/Other AL11 VCC AL13 Power/Other AL15 VCC Power/Other AL17 VCC Power/Other AL19 VCC Power/Other AL21 VCC Power/Other AL23 VCC Power/Other AL25 VCCP Power/Other AL27 RSVD Reserved AL29 VSS Power/Other AL31 D46# Source Synch Input/Output AM2 A16# Source Synch Input/Output AM4 COMP3 Power/Other Input/Output Source Synch AM6 A24# Input/Output AM8 **RSVD** Reserved AM10 VSS Power/Other Power/Other AM12 VSS AM14 VSS Power/Other AM16 VSS Power/Other AM18 VSS Power/Other AM20 VSS Power/Other AM22 VSS Power/Other AM24 VSS Power/Other AM26 VSS Power/Other AM28 **RSVD** Reserved AM30 D45# Source Synch Input/Output AN1 A30# Source Synch Input/Output AN3 VSS Power/Other AN5 VSS Power/Other AN7 VSS Power/Other AN9 VCC Power/Other AN11 VCC Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 14 of 18)

| | (0 | | , |
|--------|-------------|-----------------------|--------------|
| Ball # | Signal Name | Signal Buffer Type | Direction |
| AN13 | VCC | Power/Other | |
| AN15 | VCC | Power/Other | |
| AN17 | VCC | Power/Other | |
| AN19 | VCC | Power/Other | |
| AN21 | VCC | Power/Other | |
| AN23 | VCC | Power/Other | |
| AN25 | VCCP | Power/Other | |
| AN27 | D56# | Source Synch | Input/Output |
| AN29 | VSS | Power/Other | |
| AN31 | D50# | Source Synch | Input/Output |
| AP2 | A23# | Source Synch | Input/Output |
| AP4 | A27# | Source Synch | Input/Output |
| AP6 | A18# | Source Synch | Input/Output |
| AP8 | RSVD | Reserved | |
| AP10 | VSS | Power/Other | |
| AP12 | VSS | Power/Other | |
| AP14 | VSS | Power/Other | |
| AP16 | VSS | Power/Other | |
| AP18 | VSS | Power/Other | |
| AP20 | VSS | Power/Other | |
| AP22 | VSS | Power/Other | |
| AP24 | VSS | Power/Other | |
| AP26 | VSS | Power/Other | |
| AP28 | D52# | Source Synch | Input/Output |
| AP30 | D48# | Source Synch | Input/Output |
| AR1 | A20# | Source Synch | Input/Output |
| AR3 | VSS | Power/Other | |
| AR5 | VSS | Power/Other | |
| AR7 | VSS | Power/Other | |
| AR9 | VCC | Power/Other | |
| AR11 | VCC | Power/Other | |
| AR13 | VCC | Power/Other | |
| AR15 | VCC | Power/Other | |
| AR17 | VCC | Power/Other | |
| AR19 | VCC | Power/Other | |
| AR21 | VCC | Power/Other | |
| AR23 | VCC | Power/Other | |
| AR25 | VCCP | Power/Other | |
| | l | I | l |



Table 12. Processor Ballout by Ball Number (Sheet 15 of 18)

Signal Buffer Ball # Signal Name Direction Type AR27 D55# Input/Output Source Synch AR29 VSS Power/Other AR31 D53# Source Synch Input/Output AT2 ADSTB1# Source Synch Input/Output AT4 A31# Source Synch Input/Output AT6 A25# Input/Output Source Synch AT8 **RSVD** Reserved AT10 VSS Power/Other AT12 VSS Power/Other AT14 VSS Power/Other VSS AT16 Power/Other AT18 VSS Power/Other AT20 VSS Power/Other AT22 VSS Power/Other AT24 VSS Power/Other AT26 VSS Power/Other AT28 D54# Input/Output Source Synch AT30 D57# Source Synch Input/Output AU1 A21# Source Synch Input/Output AU3 VSS Power/Other AU5 VSS Power/Other AU7 VSS Power/Other AU9 VCC Power/Other AU11 VCC Power/Other AU13 VCC Power/Other AU15 VCC Power/Other AU17 VCC Power/Other AU19 VCC Power/Other AU21 VCC Power/Other AU23 VCC Power/Other AU25 VCC Power/Other AU27 D60# Source Synch Input/Output AU29 VSS Power/Other AU31 D49# Input/Output Source Synch AV2 A26# Source Synch Input/Output AV4 A28# Source Synch Input/Output AV6 A19# Source Synch Input/Output AV8 **RSVD** Reserved AV10 VSS Power/Other

Table 12. Processor Ballout by Ball Number (Sheet 16 of 18)

| Ball # | Signal Name | Signal Buffer Type | Direction |
|--------|-------------|-----------------------|--------------|
| AV12 | VSS | Power/Other | |
| AV14 | VSS | Power/Other | |
| AV16 | VSS | Power/Other | |
| AV18 | VSS | Power/Other | |
| AV20 | VSS | Power/Other | |
| AV22 | VSS | Power/Other | |
| AV24 | VSS | Power/Other | |
| AV26 | VSS | Power/Other | |
| AV28 | D61# | Source Synch | Input/Output |
| AV30 | D63# | Source Synch | Input/Output |
| AW1 | A22# | Source Synch | Input/Output |
| AW3 | VSS | Power/Other | |
| AW5 | VSS | Power/Other | |
| AW7 | VSS | Power/Other | |
| AW9 | VCC | Power/Other | |
| AW11 | VCC | Power/Other | |
| AW13 | VCC | Power/Other | |
| AW15 | VCC | Power/Other | |
| AW17 | VCC | Power/Other | |
| AW19 | VCC | Power/Other | |
| AW21 | VCC | Power/Other | |
| AW23 | VCC | Power/Other | |
| AW25 | VCC | Power/Other | |
| AW27 | D59# | Source Synch | Input/Output |
| AW29 | VSS | Power/Other | |
| AW31 | DSTBP3# | Source Synch | Input/Output |
| AY2 | A29# | Source Synch | Input/Output |
| AY4 | A17# | Source Synch | Input/Output |
| AY6 | VID1 | CMOS | Output |
| AY8 | PSI# | CMOS | Output |
| AY10 | VSS | Power/Other | |
| AY12 | VSS | Power/Other | |
| AY14 | VSS | Power/Other | |
| AY16 | VSS | Power/Other | |
| AY18 | VSS | Power/Other | |
| AY20 | VSS | Power/Other | |
| AY22 | VSS | Power/Other | |
| AY24 | VSS | Power/Other | |
| AY26 | VSS | Power/Other | |
| | | | |



Table 12. Processor Ballout by Ball Number (Sheet 17 of 18)

Signal Buffer Ball # Signal Name **Direction Type** AY28 D62# Source Synch Input/Output AY30 DSTBN3# Source Synch Input/Output VSS Power/Other BA1 BA3 VID4 **CMOS** Output BA5 VSS Power/Other Power/Other BA7 VSS BA9 VCC Power/Other VCC **BA11** Power/Other **BA13** VCC Power/Other BA15 VCC Power/Other **BA17** VCC Power/Other BA19 VCC Power/Other Power/Other **BA21** VCC **BA23** VCC Power/Other BA25 VCC Power/Other **BA27** D51# Source Synch Input/Output BA29 VSS Power/Other **BA31** VSS Power/Other BB2 VSS Power/Other BB4 VID5 CMOS Output BB6 VID2 CMOS Output BB8 RSVD Reserved Power/Other BB10 VSS BB12 VSS Power/Other BB14 VSS Power/Other **BB16** VSS Power/Other BB18 VSS Power/Other BB20 VSS Power/Other BB22 VSS Power/Other BB24 VSS Power/Other BB26 VSS Power/Other BB28 DINV3# Input/Output Source Synch **BB30** VSS Power/Other BC3 VSS Power/Other BC5 VID3 **CMOS** Output VIDO BC7 **CMOS** Output BC9 VCC Power/Other VCC Power/Other BC11

Table 12. Processor Ballout by Ball Number (Sheet 18 of 18)

| Ball # | Signal Name | Signal Buffer Type | Direction |
|--------|-------------|-----------------------|--------------|
| BC13 | VCC | Power/Other | |
| BC15 | VCC | Power/Other | |
| BC17 | VCC | Power/Other | |
| BC19 | VCC | Power/Other | |
| BC21 | VCC | Power/Other | |
| BC23 | VCC | Power/Other | |
| BC25 | VCC | Power/Other | |
| BC27 | D58# | Source Synch | Input/Output |
| BC29 | VSS | Power/Other | |



4.3 Alphabetical Signals Reference

Table 13. Signal Description (Sheet 1 of 8)

| Name | Туре | Description | | | |
|-------------------|----------------------------|---|--|--|--|
| A[31:3]# | Input/ Output | A[31:3]# (Address) define a 2 ³² -byte physical memory address space. In sub-phase 1 of the address phase, these pins transmit the address of a transaction. In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of both agents on the Intel [®] Processor FSB. A[31:3]# are source synchronous signals and are latched into the receiving buffers by ADSTB[1:0]#. Address signals are used as straps which are sampled before RESET# is de-asserted. | | | |
| A20M# | Input | If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in real mode. A20M# is an asynchronous signal. However, to ensure recognition of this signal following an Input/Output write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction. | | | |
| ADS# | Input/ Output | ADS# (Address Strobe) is asserted to indicate the validity of the transaction address on the A[31:3]# and REQ[4:0]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction. | | | |
| ADSTB[1:0]# | Input/ Output | Address strobes are used to latch A[31:3]# and REQ[4:0]# on their rising and falling edges. Strobes are associated with signals as shown below. Signals REQ[4:0]#, A[16:3]# ADSTB[0]# A[31:17]# ADSTB[1]# | | | |
| BCLK[1:0] | Input | The differential pair BCLK (Bus Clock) determines the FSB frequency. All FSB agents must receive these signals to drive their outputs and latch their inputs. All external timing parameters are specified with respect to the rising edge of BCLKO crossing V _{CROSS} . | | | |
| BNR# | Input/ Output | BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions. | | | |
| BPM[2:0]# BPM3 | Output Input/ Output | BPM[3:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance. BPM[3:0]# should connect the appropriate pins of all Intel® processor FSB agents. This includes debug or performance monitoring tools. | | | |



Table 13. Signal Description (Sheet 2 of 8)

| Name | Туре | | Description | | | |
|-----------|------------------|--|-------------|------------------|--|--|
| BPRI# | Input | BPRI# (Bus Priority Request) is used to arbitrate for ownership of the FSB. It must connect the appropriate pins of both FSB agents. Observing BPRI# active (as asserted by the priority agent) causes the other agent to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by de-asserting BPRI#. | | | | |
| BR0# | Input/ Output | BR0# is used by the processor to request the bus. The arbitration is done between Intel processor (Symmetric Agent) and Intel 945GU chipset family GMCH (High Priority Agent). | | | | |
| BSEL[1:0] | Output | These signals are used to select the FSB clock frequency. They should be connected between the processor and the chipset GMCH and clock generator on Intel 945GU chipset family based platforms. | | | | |
| COMP[3:0] | Analog | COMP[3:0] must be terr precision (1% tolerance) | | stem board using | | |
| D[63:0]# | Input/ Output | precision (1% tolerance) resistors. D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path between the FSB agents, and must connect the appropriate pins on both agents. The data driver asserts DRDY# to indicate a valid data transfer. D[63:0]# are quad-pumped signals and will thus be driven four times in a common clock period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a pair of one DSTBP# and one DSTBN#. The following table shows the grouping of data signals to data strobes and DINV#. Quad-Pumped Signal Groups DSTBN#/ DSTBP# D[15:0]# D[47:32]# 2 D[63:48]# 3 Furthermore, the DINV# pins determine the polarity of the data signals. Each group of 16 data signals corresponds to one DINV# signal. When the DINV# signal is active, the corresponding data | | | | |
| DBR# | Output | DBR# (Data Bus Reset) is used only in processor systems where no debug port is implemented on the system board. DBR# is used by a debug port interposer so that an in-target probe can drive system reset. If a debug port is implemented in the system, DBR# is a no connect in the system. DBR# is not a processor signal. | | | | |
| DBSY# | Input/ Output | DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the FSB to indicate that the data bus is in use. The data bus is released after DBSY# is de-asserted. This signal must connect the appropriate pins on both FSB agents. | | | | |



Table 13. Signal Description (Sheet 3 of 8)

| Name | Туре | Description | | | |
|--------------|------------------|--|---|--|--|
| DEFER# | Input | DEFER# is asserted by an agent to indicate that a transaction cannot be assured in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or Input/ Output agent. This signal must connect the appropriate pins of both FSB agents. | | | |
| | | indicate the polarity signals are activated The bus agent will in | us Inversion) are source synchronous and of the D[63:0]# signals. The DINV[3:0]# when the data on the data bus is inverted. vert the data bus signals if more than half the red group, would change level in the next | | |
| DIN (50 01 " | Input/ | DINV[3:0]# Assignn | nent To Data Bus | | |
| DINV[3:0]# | Output | Bus Signal | Data Bus Signals | | |
| | | DINV3# | D[63:48]# | | |
| | | DINV2# | D[47:32]# | | |
| | | DINV1# | D[31:16]# | | |
| | | DINVO# | D[15:0]# | | |
| DPSLP# | Input | DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep state, DPSLP# must be de-asserted. DPSLP# is driven by the ICH7-U component and also connects to the Intel 945GU chipset family GMCH component. | | | |
| DPWR# | Input | DPWR# is a control signal from the Intel 945GU Express chipset family used to reduce power on the processor data bus input buffers. | | | |
| DRDY# | Input/ Output | DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be de-asserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents. | | | |
| | | Data strobe used to | latch in D[63:0]#. | | |
| | | Signals | Associated Strobe | | |
| | Input/ | D[15:0]#, DINV0# | DSTBNO# | | |
| DSTBN[3:0]# | Output | D[31:16]#, DINV1: | # DSTBN1# | | |
| | | D[47:32]#, DINV2 | # DSTBN2# | | |
| | | D[63:48]#, DINV3 | # DSTBN3# | | |



Table 13. Signal Description (Sheet 4 of 8)

| Name | Туре | 1 | Description | | |
|---|------------------|--|--|--|--|
| | | Data strobe used to latch in | Data strobe used to latch in D[63:0]#. | | |
| | | Signals | Associated Strobe | | |
| 5075550 01 " | Input/ | D[15:0]#, DINV0# | DSTBP0# | | |
| DSTBP[3:0]# | Output | D[31:16]#, DINV1# | DSTBP1# | | |
| | | D[47:32]#, DINV2# | DSTBP2# | | |
| | | D[63:48]#, DINV3# | DSTBP3# | | |
| FERR#/PBE# | Output | FERR# (Floating-point Error)PBE#(Pending Break Event) is a multiplexed signal and its meaning is qualified with STPCLK#. When STPCLK# is not asserted, FERR#/PBE# indicates a floating point when the processor detects an unmasked floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using MS-DOS*-type floating-point error reporting. When STPCLK# is asserted, an assertion of FERR#/PBE# indicates that the processor has a pending break event waiting for service. The assertion of FERR#/PBE# indicates that the processor should be returned to the Normal state. When FERR#/PBE# is asserted, indicating a break event, it will remain asserted until STPCLK# is de-asserted. Assertion of PREQ# when STPCLK# is active will also cause an FERR# break event. For additional information on the pending break event functionality, including identification of support of the feature and enable/disable information, refer to Volume 3 of the Intel® Architecture Software Developer's Manual and the Intel® Processor Identification and CPUID Instruction Application Note. | | | |
| GTLREF | Input | GTLREF determines the signal reference level for AGTL+ input pins. GTLREF should be set at 2/3 V_{CCP} GTLREF is used by the AGTL+ receivers to determine if a signal is a logical 0 or logical 1. | | | |
| HIT# | Input/ Output | HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation results. Either FSB agent may assert both HIT# | | | |
| HITM# and HITM# together to indicate that it requires a snow which can be continued by reasserting HIT# and HITM which can be continued by reasserting HIT# and HITM. | | | | | |
| IERR# | Output | IERR# (Internal Error) is asserted by a processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the FSB. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until the assertion of RESET#, BINIT#, or INIT#. | | | |



Table 13. Signal Description (Sheet 5 of 8)

| Name | Туре | Description |
|--------------|------------------|--|
| IGNNE# | Input | IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore a numeric error and continue to execute noncontrol floating-point instructions. If IGNNE# is de-asserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 (CR0) is set. IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an Input/Output write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction. |
| INIT# | Input | INIT# (Initialization), when asserted, resets integer registers inside the processor without affecting its internal caches or floating-point registers. The processor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal. However, to ensure recognition of this signal following an Input/ Output Write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction. INIT# must connect the appropriate pins of both FSB agents. If INIT# is sampled active on the active to inactive transition of RESET#, then the processor executes its Built-in Self-Test (BIST). |
| ITP_CLK[1:0] | Input | ITP_CLK[1:0] are copies of BCLK that are used only in processor systems where no debug port is implemented on the system board. ITP_CLK[1:0] are used as BCLK[1:0] references for a debug port implemented on an interposer. If a debug port is implemented in the system, ITP_CLK[1:0] are no connects in the system. These are not processor signals. |
| LINT[1:0] | Input | LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all APIC Bus agents. When the APIC is disabled, the LINTO signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a nonmaskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium processor. Both signals are asynchronous. Both of these signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after reset, operation of these pins as LINT[1:0] is the default configuration. |
| LOCK# | Input/ Output | LOCK# indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of both FSB agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction to the end of the last transaction. When the priority agent asserts BPRI# to arbitrate for ownership of the FSB, it will wait until it observes LOCK# de-asserted. This enables symmetric agents to retain ownership of the FSB throughout the bus locked operation and ensure the atomicity of lock. |
| PRDY# | Output | Probe Ready signal used by debug tools to determine processor debug readiness. |



Table 13. Signal Description (Sheet 6 of 8)

| Name | Туре | Description | | |
|-----------|----------------------------|---|--|--|
| PREQ# | Input | Probe Request signal used by debug tools to request debug operation of the processor. | | |
| PROCHOT# | Output | PROCHOT# (Processor Hot) will go active when the processor temperature monitoring sensor detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit has been activated, if enabled. See Chapter 5 for more details. This signal may require voltage translation on the motherboard. | | |
| PSI# | Output | Processor Power Status Indicator signal. This signal is asserted when the processor is in a lower state (Deep Sleep and Deeper Sleep). See Section 2.1.6 for more details. | | |
| PWRGOOD | Input | PWRGOOD (Power Good) is a processor input. The processor requires this signal to be a clean indication that the clocks and power supplies are stable and within their specifications. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state. The PWRGOOD signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation. | | |
| REQ[4:0]# | Input/ Output | REQ[4:0]# (Request Command) must connect the appropriate pins of both FSB agents. They are asserted by the current bus owner to define the currently active transaction type. These signals are source synchronous to ADSTB0#. | | |
| RESET# | Input | Asserting the RESET# signal resets the processor to a known state and invalidates its internal caches without writing back any of their contents. For a power-on Reset, RESET# must stay active for at least two milliseconds after $V_{\rm CC}$ and BCLK have reached their proper specifications. On observing active RESET#, both FSB agents will de-assert their outputs within two clocks. All processor straps must be valid within the specified setup time before RESET# is de-asserted. There is a 55 ohm (nominal) on die pull-up resistor on this signal. | | |
| RS[2:0]# | Input | RS[2:0]# (Response Status) are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of both FSB agents. | | |
| RSVD | Reserved/ No Connect | These pins are RESERVED and must be left unconnected on the board. However, it is recommended that routing channels to these pins on the board be kept open for possible future use. | | |



Table 13. Signal Description (Sheet 7 of 8)

| Name | Туре | Description | |
|--------------|--------|--|--|
| SLP# | Input | SLP# (Sleep), when asserted in Stop-Grant state, causes the processor to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertion of the RESET# signal, de-assertion of SLP#, and removal of the BCLK input while in Sleep state. If SLP# is de-asserted, the processor exits Sleep state and returns to Stop-Grant state, restarting its internal clock signals to the bus and processor core units. If DPSLP# is asserted while in the Sleep state, the processor will exit the Sleep state and transition to the Deep Sleep state. | |
| SMI# | Input | SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a System Management Interrupt, the processor saves the current state and enter System Management mode (SMM). An SMI Acknowledge transaction is issued, and the processor begins program execution from the SMM handler. If SMI# is asserted during the de-assertion of RESET# the processor will tristate its outputs. | |
| STPCLK# | Input | STPCLK# (Stop Clock), when asserted, causes the processor to enter a low power Stop-Grant state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the FSB and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input. | |
| тск | Input | TCK (Test Clock) provides the clock input for the processor test bus (also known as the Test Access Port). | |
| TDI | Input | TDI (Test Data In) transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support. | |
| TDO | Output | TDO (Test Data Out) transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support. | |
| TEST1, TEST2 | Input | TEST1 and TEST2 must have a stuffing option of separate pull down resistors to $V_{\rm SS}$. | |
| THERMDA | Other | Thermal Diode Anode. | |
| THERMDC | Other | Thermal Diode Cathode. | |
| THERMTRIP# | Output | The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125°C. This is signalled to the system by the THERMTRIP# (Thermal Trip) pin. | |
| TMS | Input | TMS (Test Mode Select) is a JTAG specification support signal used by debug tools. | |



Table 13. Signal Description (Sheet 8 of 8)

| Name | Туре | Description | | |
|-----------|--------|---|--|--|
| TRDY# | Input | TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of both FSB agents. | | |
| TRST# | Input | TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven low during power on Reset. | | |
| VCC | Input | Processor core power supply. | | |
| VCCA | Input | VCCA provides isolated power for the internal processor core PLLs. | | |
| VCCP | Input | Processor I/O power supply. | | |
| VCCQ[1:0] | Input | Quiet power supply for on die COMP circuitry. These pins should be connected to V_{CCP} on the motherboard. However, these connections should enable addition of decoupling on the VCCQ lines if necessary. | | |
| VCCSENSE | Output | VCCSENSE is an isolated low impedance connection to processor core power (V_{CC}). It can be used to sense or measure power near the silicon with little noise. | | |
| VID[5:0] | Output | VID[5:0] (Voltage ID) pins are used to support automatic selection of power supply voltages ($V_{\rm CC}$). Unlike some previous generations of processors, these are CMOS signals that are driven by the processor. The voltage supply for these pins must be valid before the VR can supply $V_{\rm CC}$ to the processor. Conversely, the VR output must be disabled until the voltage supply for the VID pins becomes valid. The VID pins are needed to support the processor voltage specification variations. See Table 2 for definitions of these pins. The VR must supply the voltage that is requested by the pins, or disable itself. | | |
| VSSSENSE | Output | VSSSENSE is an isolated low impedance connection to processor core V_{SS} . It can be used to sense or measure ground near the silicon with little noise. | | |

§ §





5 Thermal Specifications and Design Considerations

The processor requires a thermal solution to maintain temperatures within operating limits as set forth in Section 5.1. Any attempt to operate that processor outside these operating limits may result in permanent damage to the processor and potentially other components in the system. As processor technology changes, thermal management becomes increasingly crucial when building computer systems. Maintaining the proper thermal environment is key to reliable, long-term system operation. A complete thermal solution includes both component and system level thermal management features. Component level thermal solutions include active or passive heatsinks or heat exchangers attached to the processor exposed die. The solution should make firm contact to the die while maintaining processor mechanical specifications, such as pressure. A typical system level thermal solution may consist of a processor fan ducted to a heat exchanger that is thermally coupled to the processor via a heat pipe or direct die attachment. A secondary fan or air from the processor fan may also be used to cool other platform components or lower the internal ambient temperature within the system.

To allow for the optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed such that the processor must remain within the minimum and maximum junction temperature (Tj) specifications at the corresponding thermal design power (TDP) value listed in Table 14 and Table 15. Thermal solutions not design to provide this level of thermal capability may affect the long-term reliability of the processor and system.

The maximum junction temperature is defined by an activation of the processor Intel Thermal Monitor. Refer to Section 5.1.3 for more details. Analysis indicates that real applications are unlikely to cause the processor to consume the theoretical maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the TDP indicated in Table 14 and Table 15. The Intel Thermal Monitor feature is designed to help protect the processor in the unlikely event that an application exceeds the TDP recommendation for a sustained period of time. For more details on the usage of this feature, refer to Section 5.1.3. In all cases the Intel Thermal Monitor feature must be enabled for the processor to remain within specification.



Table 14. Processor Power Specifications (3 W processors)

| Symbol | Core Frequency and Voltage | Therma | l Desigi | n Power | Unit | Notes |
|-------------------------------------|---|-------------|----------|-------------|-------|----------------------|
| HFM TDP | 800 MHz and HFM V _{CC} | | 3 | | W | At 100°C, Notes 1 |
| LFM TDP | 600 MHz and LFM V _{CC} | 3 | | | W | At 100°C, Notes 1 |
| Symbol | Parameter | Min Typ Max | | Unit | Notes | |
| P _{AH} , P _{SGNT} | Auto Halt, Stop Grant Power LFM HFM | _ | _ | 1.0 1.1 | W | At 50°C, Notes 2 |
| P _{SLP} | Sleep Power LFM HFM | _ | _ | 0.8 0.9 | W | At 50°C, Notes 2 |
| P _{DSLP} | Deep Sleep Power LFM HFM | _ | _ | 0.65 0.7 | W | At 35°C, Notes 2 |
| P _{DPRSLP} | Deeper Sleep Power at (C4) 0.7 V | _ | _ | 0.4 | W | At 35°C, Notes 2 |

NOTES:

- The TDP specification should be used to design the processor thermal solution. The TDP is not the maximum theoretical power the processor can generate.
- Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated.

Datasheet Datasheet



Table 15. Processor Power Specifications (5 W processors)

| Symbol | Core Frequency and Voltage | Thermal Design Power | | | Unit | Notes |
|-------------------------------------|---|----------------------|-----|------------|------|----------------------|
| HFM TDP | 800 MHz and HFM V _{CC} | 5 | | | W | At 100°C, Notes 1 |
| LFM TDP | 600 MHz and LFM V _{CC} | 4.7 | | | W | At 100°C, Notes 1 |
| Symbol | Parameter | Min | Тур | Max | Unit | Notes |
| P _{AH} , P _{SGNT} | Auto Halt, Stop Grant Power LFM HFM | _ | _ | 2.1 3.3 | W | At 50°C, Notes 2 |
| P _{SLP} | Sleep Power LFM HFM | _ | _ | 1.9 3.1 | W | At 50°C, Notes 2 |
| P _{DSLP} | Deep Sleep Power LFM HFM | _ | _ | 1.7 2.8 | W | At 35°C, Notes 2 |
| P _{DPRSLP} | Deeper Sleep Power at (C4) 0.7 V | _ | _ | 0.75 | W | At 35°C, Notes 2 |

NOTES:

- 1. The TDP specification should be used to design the processor thermal solution. The TDP is not the maximum theoretical power the processor can generate.
- Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated.

5.1 Thermal Specifications

5.1.1 Thermal Diode

The processor incorporates two methods of monitoring die temperature; the Intel Thermal Monitor and the thermal diode. The Intel Thermal Monitor (detailed in Section 5.1) must be used to determine when the maximum specified processor junction temperature has been reached. The second method, the thermal diode, can be read by an off-die analog/digital converter (a thermal sensor) located on the motherboard, or a stand-alone measurement kit. The thermal diode may be used to monitor the die temperature of the processor for thermal management or instrumentation purposes but cannot be used to indicate that the maximum T_J of the processor has been reached. When using the thermal diode, a temperature offset value must be read from a processor Model Specific register (MSR) and applied. See Section 5.1.2 for more details. See Section 5.1.3 for thermal diode usage recommendation when the PROCHOT# signal is not asserted. Table 16 and Table 17 provide the diode interface and specifications.

Note:

The reading of the external thermal sensor (on the motherboard) connected to the processor thermal diode signals, will not necessarily reflect the temperature of the hottest location on the die. This is due to inaccuracies in the external thermal sensor, on-die temperature gradients between the location of the thermal diode and the hottest location on the die, and time based variations in the die temperature measurement. Time-based variations can occur when the sampling rate of the thermal diode (by the thermal sensor) is slower than the rate at which the T_J temperature can change.



Offset between the thermal diode based temperature reading and the Intel Thermal Monitor reading may be characterized using the Intel Thermal Monitor's Automatic mode activation of thermal control circuit. This temperature offset must be taken into account when using the processor thermal diode to implement power management events.

5.1.2 Thermal Diode Offset

A temperature offset value (specified as Toffset in Table 17) will be programmed into a processor Model Specific Register (MSR). This offset is determined by using a thermal diode ideality factor mean value of n=1.0022 (shown in Table 17) as a reference. This offset must be applied to the junction temperature read by the thermal diode. Any temperature adjustments due to differences between the reference ideality value of 1.0022 and the default ideality values programmed into the on-board thermal sensors, will have to be made before the above offset is applied.

The thermal diode offset model specific register, THERM_DIODE_OFFSET, is located at offset 03Fh accessed as a QWord. Bits 7:0 contain the thermal diode offset value in 0.5°C resolution. This value should be subtracted from the diode measurement after the thermal diode ideality adjustments are made. Values from bits 7:0 of the MSR are interpreted as follows:

- $'00000000' = 0^{\circ}C$
- $'00000001' = +0.5^{\circ}C$
- $'00000010' = +1^{\circ}C$
- $'011111111' = +63.5^{\circ}C$
- $'111111111' = -0.5^{\circ}C$
- $'111111110' = -1^{\circ}C$
- $'1000000' = -64^{\circ}C$

Table 16. Thermal Diode Interface

| Signal Name | Pin/Ball Number | Signal Description | | |
|-------------|-----------------|-----------------------|--|--|
| THERMDA | B18 | Thermal diode anode | | |
| THERMDC | A18 | Thermal diode cathode | | |



Table 17. Thermal Diode Specification

| Symbol | Parameter | Min | Тур | Max | Unit | Notes |
|-----------------|--|-----|--------|-----|------|------------------|
| I _{FW} | Forward Bias Current | 5 | _ | 300 | μΑ | Note 1 |
| Toffset | Thermal diode temperature offset | -4 | _ | 11 | °C | 2, 6 |
| n | Reference Diode Ideality Factor used to calculate temperature offset | _ | 1.0022 | _ | _ | Notes 2, 3, 4 |
| R _T | Series Resistance | | 3.06 | 1 | Ohms | 2, 3, 5 |

NOTES:

- Intel does not support or recommend operation of the thermal diode under reverse bias.
 Intel does not support or recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance range.
- 2. Characterized at 100°C.
- 3. Not 100% tested. Specified by design/characterization.
- 4. The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation:

$$I_{FW} = I_s * (e^{(qVD/nkT)} - 1)$$

Where I_S = saturation current, q = electronic charge, V_D = voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin). Value shown in the table is not the processor thermal diode ideality factor. It is a reference value used to calculate the processor thermal diode temperature offset.

5. The series resistance, R_T is provided to allow for a more accurate measurement of the diode junction temperature. R_T as defined includes the pins of the processor but does not include any socket resistance or board trace resistance between the socket and the external remote diode thermal sensor. R_T can be used by remote diode thermal sensors with automatic series resistance cancellation to calibrate out this error term. Another application is that a temperature offset can be manually calculated and programmed into an offset register in the remote diode thermal sensors as exemplified by the equation:

$$T_{error} = [R_T^*(N-1)^*I_{FWmin}]/[(no/q)^*In N]$$

6. Offset value is programmed in processor Model Specific Register 03Fh, "THERM_DIODE_OFFSET".

5.1.3 Intel® Thermal Monitor

The Intel Thermal Monitor helps control the processor temperature by activating the TCC when the processor silicon reaches its maximum operating temperature. The temperature at which Intel Thermal Monitor activates the thermal control circuit is not user configurable and is not software visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

With a properly designed and characterized thermal solution, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would not be detectable. An under-designed thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss, and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously.



The Intel Thermal Monitor controls the processor temperature by modulating (starting and stopping) the processor core clocks or by initiating an Enhanced Intel SpeedStep technology transition when the processor silicon reaches its maximum operating temperature. The Intel Thermal Monitor uses two modes to activate the TCC: Automatic mode and On-Demand mode. If both modes are activated, Automatic mode takes precedence.

Caution:

The Intel Thermal Monitor Automatic Mode mst be enabled via BIOS for the processor to be operating within specifications.

There are two automatic modes called Intel Thermal Monitor 1 and Intel Thermal Monitor 2. These modes are selected by writing values to the Model Specific registers (MSRs) of the processor. After Automatic mode is enabled, the TCC will activate only when the internal die temperature reaches the maximum allowed value for operation.

Likewise, when Intel Thermal Monitor 2 is enabled, and a high temperature situation exists, the processor will perform an Enhanced Intel SpeedStep technology transition to a lower operating point. When the processor temperature drops below the critical level, the processor will make an Enhanced Intel SpeedStep technology transition to the last requested operating point. Intel Thermal Monitor 2 is the recommended mode on the processor.

If a processor load based Enhanced Intel SpeedStep technology transition (through MSR write) is initiated when an Intel Thermal Monitor 2 period is active, there are two possible results:

- If the processor load based Enhanced Intel SpeedStep technology transition target frequency is higher than the Intel Thermal Monitor 2 transition based target frequency, the processor load-based transition will be deferred until the Intel Thermal Monitor 2 event has been completed.
- 2. If the processor load-based Enhanced Intel SpeedStep technology transition target frequency is **lower** than the Intel Thermal Monitor 2 transition based target frequency, the processor will transition to the processor load-based Enhanced Intel SpeedStep technology target frequency point.

When Intel Thermal Monitor 1 is enabled, and a high temperature situation exists, the clocks will be modulated by alternately turning the clocks off and on at a 50% duty cycle. Cycle times are processor speed dependent and will decrease linearly as processor core frequencies increase. Once the temperature has returned to a non-critical level, modulation ceases and TCC goes inactive. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near the trip point. The duty cycle is factory configured and cannot be modified. Also, automatic mode does not require any additional hardware, software drivers, or interrupt handling routines. Processor performance will be decreased by the same amount as the duty cycle when the TCC is active; however, with a properly designed and characterized thermal solution the TCC most likely will never be activated, or only will be activated briefly during the most power intensive applications.

The TCC may also be activated via On-Demand mode. If bit 4 of the ACPI Intel Thermal Monitor Control Register is written to a 1, the TCC will be activated immediately, independent of the processor temperature. When using On-Demand mode to activate the TCC, the duty cycle of the clock modulation is programmable via bits 3:1 of the same ACPI Intel Thermal Monitor Control Register. In automatic mode, the duty cycle is fixed at 50% on, 50% off, however in On-Demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off, to 87.5% on/12.5% off in 12.5% increments. On-Demand mode may be used at the same time Automatic mode is enabled, however, if the system tries to enable the TCC via On-Demand mode at the same time automatic mode is enabled **and** a high temperature condition exists, automatic mode will take precedence.



An external signal, PROCHOT# (processor hot) is asserted when the processor detects that its temperature is above the thermal trip point. Bus snooping and interrupt latching are also active while the TCC is active.

Besides the thermal sensor and thermal control circuit, the Intel Thermal Monitor feature also includes one ACPI register, one performance counter register, three model specific registers (MSR), and one I/O pin (PROCHOT#). All are available to monitor and control the state of the Intel Thermal Monitor feature. The Intel Thermal Monitor can be configured to generate an interrupt upon the assertion or de-assertion of PROCHOT#.

Note:

PROCHOT# will not be asserted when the processor is in the Stop Grant, Sleep, Deep Sleep, and Deeper Sleep low power states (internal clocks stopped), hence the thermal diode reading must be used as a safeguard to maintain the processor junction temperature within the 100°C (maximum) specification. If the platform thermal solution is not able to maintain the processor junction temperature within the maximum specification, the system must initiate an orderly shutdown to prevent damage. If the processor enters one of the above low power states with PROCHOT# already asserted, PROCHOT# will remain asserted until the processor exits the Low Power state and the processor junction temperature drops below the thermal trip point.

If automatic mode is disabled, the processor will be operating out of specification. Regardless of enabling the automatic or On-Demand modes, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a temperature of approximately 125°C. At this point the FSB signal THERMTRIP# will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. When THERMTRIP# is asserted, the processor core voltage must be shut down within the time specified in Chapter 3.

§§