

Intel® Pentium® Dual-Core Mobile Processor

Datasheet

For Intel® 965 Express Chipset Family September 2007 Revision 001



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Enhanced Intel SpeedStep® Technology for specified units of this processor available Q2/06. See the Processor Spec Finder at http://processorfinder.intel.com or contact your Intel representative for more information.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain platform software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

This device is protected by U.S. patent numbers 5,315,448 and 6,516,132, and other intellectual property rights. The use of Macrovision's copy protection technology in the device must be authorized by Macrovision and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Macrovision. Reverse engineering or disassembly is prohibited.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Processors will not operate (including 32-bit operation) without an Intel® 64 architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Intel, Pentium, Intel SpeedStep, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All rights reserved.

2



Contents

1		oduction							
	1.1 1.2	Terminology							
2		Power Features							
_	2.1	Clock Control and Low Power States							
	۷.۱	2.1.1 Core Low-Power States							
		2.1.1.1 CO State							
		2.1.1.2 C1/AutoHALT Powerdown State	11						
		2.1.1.3 C1/MWAIT Powerdown State							
		2.1.1.4 Core C2 State							
		2.1.1.5 Core C3 State							
		2.1.2 Package Low Power States							
		2.1.2.1 Normal State							
		2.1.2.3 Stop Grant Snoop State							
		2.1.2.4 Sleep State							
		2.1.2.5 Deep Sleep State							
	2.2	Enhanced Intel SpeedStep® Technology							
	2.3	FSB Low Power Enhancements							
	2.4	Processor Power Status Indicator (PSI#) Signal	15						
3	Elect	rical Specifications	17						
	3.1	FSB and GTLREF	17						
	3.2	Power and Ground Pins							
	3.3	Voltage Identification							
	3.4	Catastrophic Thermal Protection							
	3.5	Signal Terminations and Unused Pins							
	3.6	FSB Frequency Select Signals (BSEL[2:0])							
	3.7	FSB Signal Groups							
	3.8	CMOS Signals							
	3.9	Maximum Ratings							
	3.10	Processor DC Specifications							
4	FSB S	Signal Quality Specifications							
	4.1	FSB Clock (BCLK) Signal Quality Specifications and Measurement Guidelines							
	4.2	FSB Signal Quality Specifications and Measurement Guidelines							
		4.2.1 Overshoot/Undershoot Guidelines							
		4.2.2 Overshoot/Undershoot Magnitude							
		4.2.3 Overshoot/Undershoot Pulse Duration							
		4.2.4 Activity Factor							
		·							
5	Packa	age Mechanical Specifications and Pin Information							
	5.1	Processor Pinout and Pin List							
	5.2	Alphabetical Signals Reference	43						
6	Therr	mal Specifications and Design Considerations	67						
	6.1	Power Specifications	67						
	6.2	Monitoring Die Temperature	68						
		6.2.1 Thermal Diode							
		6.2.2 Thermal Diode Offset							
	6.2.3 Intel® Thermal Monitor	71							



		6.2.4 Digital Thermal Sensor							
	6.3	Out of Specification Detection							
	6.4	PROCHOT# Signal Pin	73						
Fiai	ıres								
1		kage-Level Low Power States	10						
2		e Low Power States							
3		ive VCC and ICC Loadline for Pentium Dual-Core Processor							
4		K Signal Integrity Waveform							
5	Overshoot, Undershoot, and Ringback Illustration33								
6	Micro-FCPGA Processor Package Drawing Sheet 1 of 238								
7	Micr	ro-FCPGA Processor Package Drawing Sheet 2 of 2	39						
Tab	les								
1		ordination of Core-Level Low Power States at the Package Level							
2		tage Identification Definition							
3		EL[2:0] Encoding for BCLK Frequency							
4		3 Pin Groups							
5		cessor DC Absolute Maximum Ratings							
6 7		tage and Current Specifications for Pentium Dual-Core Processor Standard Voltage B Differential BCLK Specifications							
8		FL+ Signal Group DC Specifications							
9		OS Signal Group DC Specifications							
10		en Drain Signal Group DC Specifications							
11		K Signal Quality Specifications							
12		B-MHz BCLK Undershoot Duration Specifications							
13		nal Quality Specifications for AGTL+, CMOS, TAP, and Open Drain Signal Groups							
14		OS Input Signals Ring Back Duration Specification							
15		rce Synchronous (533 MHz) AGTL+ Signal Overshoot Duration Specifications							
16		rce Synchronous (266 MHz) AGTL+ Signal Overshoot Duration Specifications							
17		nmon Clock (133 MHz) AGTL+ Signal Overshoot Duration Specifications							
18		OS Signal Overshoot/Undershoot Duration Specifications							
19		en Drain Signal Overshoot/Undershoot Duration Specifications							
20 21		ed OR Signals (HIT#, HITM#, BNR#) Specifications (133 MHz) Coordinates of the Processor Pins as Viewed from the Top of the Package	35						
21	(Sh	eet 1 of 2)	40						
22		nal Description							
23		Listing by Pin Name							
24		Listing by Pin Number							
25		ver Specifications for the Pentium Dual-Core Processor							
26		rmal Diode Interface							
27		rmal Diode Parameters using Diode Mode							
28		rmal Diode Parameters using Transistor Mode							
29	7 The	rmal Diode n _{trim} and Diode Correction Toffset	70						



Revision History

Document Number	Revision	Description	Date
318125	1.0	Initial release	September 2007

§ §





1 Introduction

This document provides the thermal, electrical, and mechanical specifications for the Intel® Pentium® dual-core processor.

Note:

All instances of the "processor" refer to the Intel Pentium dual-core processor with 1-MB L2 cache and 533-MHz front side bus (FSB), unless specified otherwise.

Key features include:

- · Dual-core processor
- Supports Intel® Architecture with Dynamic Execution
- On-die, primary 32-kB instruction cache and 32-kB write-back data cache
- On-die, 1-MB second level cache with Advanced Transfer Cache Architecture
- · Data Prefetch Logic
- Streaming SIMD Extensions 2 (SSE2) and Streaming SIMD Extensions 3 (SSE3)
- 533-MHz FSB
- Enhanced Intel SpeedStep® Technology
- · Digital Thermal Sensor
- · Offered in only Micro-FCPGA packages
- · Execute Disable Bit support for enhanced security
- Intel® 64 Technology

1.1 Terminology

Term	Definition
#	A "#" symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the "#" symbol implies that the signal is inverted. For example, D[3:0] = "HLHL" refers to a hex 'A', and D[3:0]# = "LHLH" also refers to a hex "A" (H= High logic level, L= Low logic level). XXXX means that the specification or value is yet to be determined.
Front Side Bus (FSB)	Refers to the interface between the processor and system core logic (also known as the chipset components).
AGTL+	Advanced Gunning Transceiver Logic. Used to refer to Assisted GTL+ signaling technology on some Intel processors.



1.2 References

Document					
Intel® Pentium® Dual-Core Mobile Processor Specification Update					
Intel® 965GM/GT/GMS/PM and 940GML Express Chipset Datasheet	316273				
Intel® I/O Controller Hub 8(ICH8) Family Datasheet)					
Intel® 64 and IA-32 Architectures Software Developer's Manuals					
Volume 1 Basic Architecture	253665				
Volume 2A: Instruction Set Reference (A-M)	253666				
Volume 2B: Instruction Set Reference (N-Z)	253667				
Volume 3A: System Programming Guide					
Volume 3B: System Programming Guide	253669				
Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes	252046				
AP-485 Intel® Processor Identification and the CPUID Instruction	241618				





2 Low Power Features

2.1 Clock Control and Low Power States

The processor supports low power states both at the individual core level and the package level for optimal power management. A core may independently enter the C1/AutoHALT, C1/MWAIT, C2 and C3 low power states.

When both cores coincide in a common core low power state, the central power management logic ensures the entire processor enters the respective package low power state by initiating a P_LVLx (P_LVL2 and P_LVL3) I/O read to the Mobile Intel® 965 Express Chipset. Package low power states include Normal, Stop Grant, Stop Grant Snoop, Sleep and Deep Sleep.

The processor implements two software interfaces for requesting low power states: MWAIT instruction extensions with sub-state hints and P_LVLx reads to the ACPI P_BLK register block mapped in the processor's I/O address space. The P_LVLx I/O reads are converted to equivalent MWAIT C-state requests inside the processor and do not directly result in I/O reads on the processor FSB. The monitor address does not need to be setup before using the P_LVLx I/O read interface. The sub-state hints used for each P_LVLx read can be configured through the IA32_MISC_ENABLES Model Specific Register (MSR).

If a core encounters a chipset break event while STPCLK# is asserted, then it asserts the PBE# output signal. Assertion of PBE# when STPCLK# is asserted indicates to system logic that individual cores should return to the CO state and the processor should return to the Normal state.

Figure 1 provides package low-power states and Figure 2 provides the core low power states. Table 1 for a mapping of core low power states to package low power states.

Table 1. Coordination of Core-Level Low Power States at the Package Level

Resolved Package State		Single	Dual Core: Core1 State					
		Core:	СО	C1 ¹	C2	С3		
nal	СО	Normal	Normal	Normal	Normal	Normal		
unctiona	C1 ¹	Normal	Normal	Normal	Normal	Normal		
17 **	C2	Stop Grant	Normal	Normal	Stop Grant	Stop Grant		
Core0 / F	С3	Deep Sleep	Normal	Normal	Stop Grant	Deep Sleep		

NOTE:

AutoHALT or MWAIT/C1.



Figure 1. Package-Level Low Power States





Figure 2. Core Low Power States





2.1.1 Core Low-Power States

2.1.1.1 CO State

This is the normal operating state for both cores of the processor.

2.1.1.2 C1/AutoHALT Powerdown State

C1/AutoHALT is a low power state entered when the processor core executes the HALT instruction. The processor core will transition to the C0 state upon the occurrence of SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt message. RESET# will cause the processor to immediately initialize itself.

A System Management Interrupt (SMI) handler will return execution to either Normal state or the AutoHALT Powerdown state. See the *Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 3A/3B: System Programmer's Guide* for more information.

The system can generate a STPCLK# while the processor is in the AutoHALT Powerdown state. When the system deasserts the STPCLK# interrupt, the processor will return execution to the HALT state.

While in AutoHALT Powerdown state, the processor will process bus snoops and snoops from the other core. The processor core will enter a snoopable sub-state (not shown in Figure 2) to process the snoop and then return to the AutoHALT Powerdown state.

2.1.1.3 C1/MWAIT Powerdown State

MWAIT is a low power state entered when the processor core executes the MWAIT instruction. Processor behavior in the MWAIT state is identical to the AutoHALT state except that there is an additional event that can cause the processor core to return to the CO state: the Monitor event. See the Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 2A/2B: Instruction Set Reference for more information.

2.1.1.4 Core C2 State

Individual cores of the processor can enter the C2 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C2) instruction, but the processor will not issue a Stop Grant Acknowledge special bus cycle unless the STPCLK# pin is also asserted.

While in C2 state, the processor will process bus snoops and snoops from the other core. The processor core will enter a snoopable sub-state (not shown in Figure 2) to process the snoop and then return to the C2 state.



2.1.1.5 Core C3 State

Core C3 state is a very low power state the processor core can enter while maintaining context. Individual cores of the processor can enter the C3 state by initiating a P_LVL3 I/O read to the P_BLK or an MWAIT(C3) instruction. Before entering the C3 state, the processor core flushes the contents of its L1 caches into the processor's L2 cache. Except for the caches, the processor core maintains all its architectural state in the C3 state. The Monitor remains armed if it is configured. All of the clocks in the processor core are stopped in the C3 state.

Because the core's caches are flushed the processor keeps the core in the C3 state when the processor detects a snoop on the FSB or when the other core of the processor accesses cacheable memory. The processor core will transition to the C0 state upon the occurrence of a Monitor event, SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt message. RESET# will cause the processor core to immediately initialize itself.

2.1.2 Package Low Power States

All package level low power states are described below.

2.1.2.1 Normal State

This is the normal operating state for the processor. The processor enters the Normal state when at least one of its cores is in the CO, C1/AutoHALT, or C1/MWAIT state.

2.1.2.2 Stop-Grant State

When the STPCLK# pin is asserted each core of the processor enters the Stop-Grant state within 20 bus clocks after the response phase of the processor-issued Stop Grant Acknowledge special bus cycle. Processor cores that are already in the C2, or C3 state remain in their current low-power state. When the STPCLK# pin is deasserted, each core returns to its previous core low power state.

Since the AGTL+ signal pins receive power from the FSB, these pins should not be driven (allowing the level to return to $V_{\rm CCP}$) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the FSB should be driven to the inactive state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. When RESET# is asserted by the system the STPCLK#, SLP#, and DPSLP# pins must be deasserted prior to RESET# deassertion as per AC Specification T45. When re-entering the Stop-Grant state from the Sleep state, STPCLK# should be deasserted after the deassertion of SLP# as per AC Specification T75.

While in Stop-Grant state, the processor will service snoops and latch interrupts delivered on the FSB. The processor will latch SMI#, INIT# and LINT[1:0] interrupts and will service only one of each upon return to the Normal state.

The PBE# signal may be driven when the processor is in Stop-Grant state. PBE# will be asserted if there is any pending interrupt or monitor event latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to system logic that the entire processor should return to the Normal state.

A transition to the Stop Grant Snoop state will occur when the processor detects a snoop on the FSB (see Section 2.1.2.3). A transition to the Sleep state (see Section 2.1.2.4) will occur with the assertion of the SLP# signal.



2.1.2.3 Stop Grant Snoop State

The processor will respond to snoop or interrupt transactions on the FSB while in Stop-Grant state by entering the Stop-Grant Snoop state. The processor will stay in this state until the snoop on the FSB has been serviced (whether by the processor or another agent on the FSB) or the interrupt has been latched. The processor will return to the Stop-Grant state once the snoop has been serviced or the interrupt has been latched.

2.1.2.4 Sleep State

The Sleep state is a low power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and stops all internal clocks. The Sleep state is entered through assertion of the SLP# signal while in the Stop-Grant state. The SLP# pin should only be asserted when the processor is in the Stop-Grant state. SLP# assertions while the processor is not in the Stop-Grant state is out of specification and may result in unapproved operation.

In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP#, DPSLP# or RESET#) are allowed on the FSB while the processor is in Sleep state. Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will cause unpredictable behavior. Any transition on an input signal before the processor has returned to the Stop-Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through Stop-Grant State. If RESET# is driven active while the processor is in the Sleep State, the SLP# and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the processor correctly executes the Reset sequence.

While in the Sleep state, the processor is capable of entering an even lower power state, the Deep Sleep state, by asserting the DPSLP# pin. (See Section 2.1.2.5.) While the processor is in the Sleep state, the SLP# pin must be deasserted if another asynchronous FSB event needs to occur.

2.1.2.5 Deep Sleep State

Deep Sleep state is a very low power state the processor can enter while maintaining context. Deep Sleep state is entered by asserting the DPSLP# pin while in the Sleep state. BCLK may be stopped during the Deep Sleep state for additional platform level power savings. BCLK stop/restart timings on appropriate chipset based platforms with the CK410M clock chip are as follows:

- Deep Sleep entry: the system clock chip may stop/tristate BCLK within 2 BCLKs of DPSLP# assertion. It is permissible to leave BCLK running during Deep Sleep.
- Deep Sleep exit: the system clock chip must drive BCLK to differential DC levels within 2-3 ns of DPSLP# deassertion and start toggling BCLK within 10 BCLK periods.

To re-enter the Sleep state, the DPSLP# pin must be deasserted. BCLK can be restarted after DPSLP# deassertion as described above. A period of 15 microseconds (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep state. Once in the Sleep state, the SLP# pin must be deasserted to re-enter the Stop-Grant state.



While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions of signals are allowed on the FSB while the processor is in Deep Sleep state. When the processor is in Deep Sleep state, it will not respond to interrupts or snoop transactions. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

2.2 Enhanced Intel SpeedStep® Technology

Key features of Enhanced Intel SpeedStep Technology include:

- Multiple voltage/frequency operating points provide optimal performance at the lowest power.
- Voltage/Frequency selection is software controlled by writing to processor MSR's (Model Specific Registers).
 - If the target frequency is higher than the current frequency, Vcc is ramped up in steps by placing new values on the VID pins and the PLL then locks to the new frequency.
 - If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the V_{CC} is changed through the VID pin mechanism.
 - Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition completes.
- The processor controls voltage ramp rates internally to ensure glitch free transitions.
- Low transition latency and large number of transitions possible per second.
 - Processor core (including L2 cache) is unavailable for up to 10 μs during the frequency transition.
 - The bus protocol (BNR# mechanism) is used to block snooping.
- Improved Intel® Thermal Monitor mode.
 - When the on-die thermal sensor indicates that the die temperature is too high, the processor can automatically perform a transition to a lower frequency/ voltage specified in a software programmable MSR.
 - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up transition to the previous frequency/voltage point occurs.
 - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system level thermal management.
- Enhanced thermal management features.
 - Digital thermal sensor and thermal interrupts.
 - Intel Thermal Monitor 1 in addition to Intel Thermal Monitor 2 in case of non successful Intel Thermal Monitor 2 transition.
 - Dual-core thermal management synchronization.



Each core in the processor implements an independent MSR for controlling Enhanced Intel SpeedStep Technology, but both cores must operate at the same frequency and voltage. The processor has performance state coordination logic to resolve frequency and voltage requests from the two cores into a single frequency and voltage request for the package as a whole. If both cores request the same frequency and voltage then the processor will transition to the requested common frequency and voltage. If the two cores have different frequency and voltage requests then the processor will take the highest of the two frequencies and voltages as the resolved request and transition to that frequency and voltage.

2.3 FSB Low Power Enhancements

The processors incorporate FSB low power enhancements:

- · Dynamic FSB Power Down
- BPRI# control for address and control input buffers
- Dynamic Bus Parking
- Dynamic On-die Termination disabling
- Low V_{CCP} (I/O termination voltage)

The processor incorporates the DPWR# signal that controls the data bus input buffers on the processor. The DPWR# signal disables the buffers when not used and activates them only when data bus activity occurs, resulting in significant power savings with no performance impact. BPRI# control also allows the processor address and control input buffers to be turned off when the BPRI# signal is inactive. Dynamic Bus Parking allows a reciprocal power reduction in chipset address and control input buffers when the processor deasserts its BRO# pin. The On-die Termination on the processor FSB buffers is disabled when the signals are driven low, resulting in additional power savings. The low I/O termination voltage is on a dedicated voltage plane independent of the core voltage, enabling low I/O switching power at all times.

2.4 Processor Power Status Indicator (PSI#) Signal

The processor incorporates the PSI# signal that is asserted when the processor is in a reduced power consumption state. PSI# can be used to improve intermediate and light load efficiency of the voltage regulator, resulting in platform power savings and extended battery life. The algorithm that the processor on 65-nm process uses for determining when to assert PSI# is different from the algorithm used in previous Pentium® M processors.

§ §





3 Electrical Specifications

3.1 FSB and GTLREF

Most processor FSB signals use Advanced Gunning Transceiver Logic (AGTL+) signalling technology. This signalling technology provides improved noise margins and reduced ringing through low-voltage swings and controlled edge rates. The termination voltage level for the processor AGTL+ signals is $V_{CCP} = 1.05 \ V$ (nominal). Due to speed improvements to data and address bus, signal integrity and platform design methods have become more critical than with previous processor families.

The AGTL+ inputs require a reference voltage (GTLREF) that is used by the receivers to determine if a signal is a logical 0 or a logical 1. GTLREF must be generated on the system board. Termination resistors are provided on the processor silicon and are terminated to its I/O voltage (V_{CCP}). Mobile Intel 965 Express Chipset will also provide on-die termination, thus eliminating the need to terminate the bus on the system board for most AGTL+ signals.

The AGTL+ bus depends on incident wave switching. Therefore, timing calculations for AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the FSB, including trace lengths, is highly recommended when designing a system.

3.2 Power and Ground Pins

For clean, on-chip power distribution, the processor will have a large number of V_{CC} (power) and V_{SS} (ground) inputs. All power pins must be connected to V_{CC} power planes while all V_{SS} pins must be connected to system ground planes. Use of multiple power and ground planes is recommended to reduce I*R drop. Please refer to the platform design guide for more details. The processor V_{CC} pins must be supplied the voltage determined by the VID (Voltage ID) pins.

3.3 Voltage Identification

The processor uses seven voltage identification pins, VID[6:0], to support automatic selection of power supply voltages. The VID pins for processor are CMOS outputs driven by the processor VID circuitry. Table 2 specifies the voltage level corresponding to the state of VID[6:0]. A 1 in this refers to a high-voltage level and a 0 refers to low-voltage level.

Power source characteristics must be stable whenever the supply to the voltage regulator is stable.



Table 2. Voltage Identification Definition (Sheet 1 of 4)

VID6 VID5 VID4 VID3 VID2 VID1 VID0 Vcc (VID1) 0 0 0 0 0 0 0 1.500 0 0 0 0 0 1 1.487 0 0 0 0 1 0 1.475 0 0 0 0 1 1 1.462 0 0 0 0 1 0 0 1.450 0 0 0 0 1 0 1 1.437 0 0 0 0 1 1 0 1.425	
0 0 0 0 0 1 1.487 0 0 0 0 0 1 0 1.475 0 0 0 0 0 1 1 1.462 0 0 0 0 1 0 0 1.450 0 0 0 0 1 0 1 1.437	<u> </u>
0 0 0 0 1 0 1.475 0 0 0 0 0 1 1 1.462 0 0 0 0 1 0 0 1.450 0 0 0 0 1 0 1 1.437	,
0 0 0 0 1 1 1.462 0 0 0 0 1 0 0 1.450 0 0 0 0 1 0 1 1.437	5
0 0 0 0 1 0 0 1.450 0 0 0 0 1 0 1 1.437)
0 0 0 0 1 0 1 1.437	5
)
0 0 0 0 1 1 1 0 1 425	5
)
0 0 0 0 1 1 1 1.412	5
0 0 0 1 0 0 1.400)
0 0 0 1 0 0 1 1.387	5
0 0 0 1 0 1 0 1.375)
0 0 0 1 0 1 1 1.362	5
0 0 0 1 1 0 0 1.350)
0 0 0 1 1 0 1 1.337	5
0 0 0 1 1 1 0 1.325)
0 0 0 1 1 1 1 1.312	5
0 0 1 0 0 0 1.300)
0 0 1 0 0 0 1 1.287	5
0 0 1 0 0 1 0 1.275)
0 0 1 0 0 1 1 1.262	5
0 0 1 0 1 0 0 1.250)
0 0 1 0 1 0 1 1.237	5
0 0 1 0 1 1 0 1.225)
0 0 1 0 1 1 1 1.212	5
0 0 1 1 0 0 0 1.200)
0 0 1 1 0 0 1 1.187	5
0 0 1 1 0 1 0 1.175)
0 0 1 1 0 1 1.162	5
0 0 1 1 1 0 0 1.150)
0 0 1 1 1 0 1 1.137	5
0 0 1 1 1 1 0 1.125)
0 0 1 1 1 1 1 1.112	5
0 1 0 0 0 0 1.100)
0 1 0 0 0 0 1 1.087	5
0 1 0 0 0 1 0 1.075)
0 1 0 0 0 1 1 1.062	5
0 1 0 0 1 0 0 1.050)



Table 2. Voltage Identification Definition (Sheet 2 of 4)

VID6 VID5 VID4 VID3 VID2 VID1 VID0 Vec (V) 0 1 0 0 1 0 1 1.0375 0 1 0 0 1 1 0 1.0250 0 1 0 0 1 1 1 1.0250 0 1 0 1 0 0 0 1.0250 0 1 0 1 0 0 0 1.0000 0 1 0 1 0 0 1 0.9875 0 1 0 1 0 1 0 0.99750 0 1 0 1 1 0 0 0.99500 0 1 0 1 1 0 0 0.99500 0 1 0 1 1 1 0 0.99550 0 1 1 0 <th></th> <th></th> <th></th> <th>1</th> <th></th> <th>T</th> <th></th> <th></th>				1		T		
0 1 0 0 1 1 0 1.0250 0 1 0 0 1 1 1 1.0125 0 1 0 1 0 0 0 1.0000 0 1 0 1 0 0 1 0.9875 0 1 0 1 0 1 0 0.9750 0 1 0 1 0 1 0 0.9750 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 1 0 0.9375 0 1 0 1 1 1 0 0.9375 0 1 1 0 1 1 0.9125 0 1 1 0 0 0	VID6	VID5	VID4	VID3	VID2	VID1	VIDO	Vcc (V)
0 1 0 0 1 1 1 1.0125 0 1 0 1 0 0 0 1.0000 0 1 0 1 0 0 1 0.9875 0 1 0 1 0 1 0 0.9750 0 1 0 1 0 1 0 0.9750 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 0 0.9375 0 1 0 1 1 0 0.9250 0 0 0.9250 0 1 1 0 0 0 0.9250 0 0 0.9000 0 1 1 0 0 0 0 0.8875 0	0	1	0	0	1	0	1	1.0375
0 1 0 1 0 0 1.0000 0 1 0 1 0 0 1.0000 0 1 0 1 0 0 1 0.9875 0 1 0 1 0 1 0 0.9750 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 0 0.9375 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 0 0.9250 0 1 1 0 0 0 0 0.9900 0 1 1 0 0 0 0 0.9900 0 1 1 0 0 0 0.88750 <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1.0250</td>	0	1	0	0	1	1	0	1.0250
0 1 0 1 0.9875 0 1 0 1 0.9875 0 1 0 1 0 0.9750 0 1 0 1 1 0.9625 0 1 0 1 1 0 0.9500 0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 0 0.9375 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 0 0.9250 0 1 1 0 0 0 0.9250 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.88750 0 1 1 0 1 0 0.88250 0 <td< td=""><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1.0125</td></td<>	0	1	0	0	1	1	1	1.0125
0 1 0 1 0 0.9750 0 1 0 1 0 0.9750 0 1 0 1 1 0.9625 0 1 0 1 1 0 0.9500 0 1 0 1 1 0 0 0.9375 0 1 0 1 1 1 0 0.9375 0 1 0 1 1 1 0 0.9375 0 1 0 1 1 1 0 0.9250 0 1 1 0 0 0 0.9900 0 1 1 0 0 0 0.9900 0 1 1 0 0 0 0.88750 0 1 1 0 0 0 0.88500 0 1 1 0 1 0 0.82	0	1	0	1	0	0	0	1.0000
0 1 0 1 1 0.9625 0 1 0 1 1 0.9625 0 1 0 1 1 0 0.9500 0 1 0 1 1 1 0.9375 0 1 0 1 1 1 0 0.99250 0 1 0 1 1 1 1 0.9375 0 1 1 0 0 0 0.9250 0 1 1 0 0 0 0.9250 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.88750 0 1 1 0 1 0 0.88375 0 1 1 0 1 0 0.88375 0 1 1 0 1 1 0 0.	0	1	0	1	0	0	1	0.9875
0 1 0 1 1 0 0 0.9500 0 1 0 1 1 0 1 0.9375 0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 1 0.9250 0 1 0 1 1 1 0.9250 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.9000 0 1 1 0 0 0 0.8875 0 1 1 0 0 0 0.8875 0 1 1 0 0 0 0.8500 0 1 1 0 1 0 0.8375 0 1 1 0 0 0 0.8000 0 1 1 0	0	1	0	1	0	1	0	0.9750
0 1 0 1 0.9375 0 1 0 1 1 0.9375 0 1 0 1 1 1 0.9375 0 1 0 1 1 1 0.99250 0 1 1 0 0 0 0.99000 0 1 1 0 0 0 0.99000 0 1 1 0 0 0 0.99000 0 1 1 0 0 0 1 0.88750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0.8500 0 1 1 0 1 0.8375 0 1 1 0 1 0.8125 0 1 1 0 1 0.8125 0 1 1	0	1	0	1	0	1	1	0.9625
0 1 0 1 1 1 0 0.9250 0 1 0 1 1 1 1 0.9125 0 1 1 0 0 0 0 0.9000 0 1 1 0 0 0 0 0.9000 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 0 0.8875 0 1 1 0 0 1 1 0.8875 0 1 1 0 0 0 0.8500 0 1 1 0 1 0 0 0.8375 0 1 1 0 1 1 0.8375 0 1 1 0 1 1 0.8375 0 1 1 0 1 1 0.8375	0	1	0	1	1	0	0	0.9500
0 1 0 1 1 1 0.9125 0 1 1 0 0 0 0.9900 0 1 1 0 0 0 0 0.9900 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 1 0.8625 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 1 0 0.8375 0 1 1 0 1 1 0.8375 0 1 1 0 1 1 0.8375 0 1 1 0 0 0 0.8000 0 1 1 1 0 0 0.77875 0 1 <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0.9375</td>	0	1	0	1	1	0	1	0.9375
0 1 1 0 0 0 0.9000 0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 0 0.8875 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 0 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0.8250 0 1 1 0 0 0.8250 0 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7750 0 1 1 1	0	1	0	1	1	1	0	0.9250
0 1 1 0 0 0 1 0.8875 0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0 0.8250 0 1 1 0 0 0.8250 0 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7750 0 1 1 1 0 0 0.77500 0 1 1 <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0.9125</td>	0	1	0	1	1	1	1	0.9125
0 1 1 0 0 1 0 0.8750 0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.88250 0 1 1 0 1 1 1 0.8125 0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7875 0 1 1 1 0 0 0.7750 0 1 1 1 1 0 0.7375 0 <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0.9000</td>	0	1	1	0	0	0	0	0.9000
0 1 1 0 0 1 1 0.8625 0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.7875 0 1 1 1 0 0 0.7750 0 1 1 1 1 0 0 0.7750 0 1 1 1 1 1 0 0.7250 0 1	0	1	1	0	0	0	1	0.8875
0 1 1 0 1 0 0 0.8500 0 1 1 0 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 0 1 0.7750 0 1 1 1 0 0 0.7750 0 1 1 1 1 0 0 0.7750 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1	0	1	1	0	0	1	0	0.8750
0 1 1 0 1 0.8375 0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 0.7875 0 1 1 1 0 0 0.7750 0 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 0 1 1 1 1 1 0.7125 0 1 1 1	0	1	1	0	0	1	1	0.8625
0 1 1 0 1 1 0 0.8250 0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0 0.7750 0 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 0 0.7250 0 1 1 1 1 0.7125 0 1 1 1 1 0.7125 1 0 0 0 0 0.7000	0	1	1	0	1	0	0	0.8500
0 1 1 0 1 1 1 0.8125 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0.7750 0 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	0	1	0	1	0.8375
0 1 1 1 0 0 0 0.8000 0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 0 1 1 1 1 1 0.7125 1 0 0 0 0 0.7000	0	1	1	0	1	1	0	0.8250
0 1 1 1 0 0 1 0.7875 0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 0 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0.7000	0	1	1	0	1	1	1	0.8125
0 1 1 1 0 1 0 0.7750 0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 1 0.7375 0 1 1 1 1 1 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0.7000	0	1	1	1	0	0	0	0.8000
0 1 1 1 0 1 1 0.7625 0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 1 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	1	0	0	1	0.7875
0 1 1 1 1 0 0 0.7500 0 1 1 1 1 0 1 0.7375 0 1 1 1 1 1 0 0.7250 0 1 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	1	0	1	0	0.7750
0 1 1 1 0 1 0.7375 0 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	1	0	1	1	0.7625
0 1 1 1 1 0 0.7250 0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	1	1	0	0	0.7500
0 1 1 1 1 1 0.7125 1 0 0 0 0 0 0.7000	0	1	1	1	1	0	1	0.7375
1 0 0 0 0 0 0 0.7000	0	1	1	1	1	1	0	0.7250
	0	1	1	1	1	1	1	0.7125
1 0 0 0 0 0 1 0.6875	1	0	0	0	0	0	0	0.7000
, , , , , , , , , , , , , , , , , , , ,	1	0	0	0	0	0	1	0.6875
1 0 0 0 0 1 0 0.6750	1	0	0	0	0	1	0	0.6750
1 0 0 0 0 1 1 0.6625	1	0	0	0	0	1	1	0.6625
1 0 0 0 1 0 0 0.6500	1	0	0	0	1	0	0	0.6500
1 0 0 0 1 0 1 0.6375	1	0	0	0	1	0	1	0.6375
1 0 0 0 1 1 0 0.6250	1	0	0	0	1	1	0	0.6250
1 0 0 0 1 1 1 0.6125	1	0	0	0	1	1	1	0.6125
1 0 0 1 0 0 0 0.6000	1	0	0	1	0	0	0	0.6000
1 0 0 1 0 0 1 0.5875	1	0	0	1	0	0	1	0.5875
1 0 0 1 0 1 0 0.5750	1	0	0	1	0	1	0	0.5750



Table 2. Voltage Identification Definition (Sheet 3 of 4)

Tortage	1	1	ı		Concet		
VID6	VID5	VID4	VID3	VID2	VID1	VIDO	Vcc (V)
1	0	0	1	0	1	1	0.5625
1	0	0	1	1	0	0	0.5500
1	0	0	1	1	0	1	0.5375
1	0	0	1	1	1	0	0.5250
1	0	0	1	1	1	1	0.5125
1	0	1	0	0	0	0	0.5000
1	0	1	0	0	0	1	0.4875
1	0	1	0	0	1	0	0.4750
1	0	1	0	0	1	1	0.4625
1	0	1	0	1	0	0	0.4500
1	0	1	0	1	0	1	0.4375
1	0	1	0	1	1	0	0.4250
1	0	1	0	1	1	1	0.4125
1	0	1	1	0	0	0	0.4000
1	0	1	1	0	0	1	0.3875
1	0	1	1	0	1	0	0.3750
1	0	1	1	0	1	1	0.3625
1	0	1	1	1	0	0	0.3500
1	0	1	1	1	0	1	0.3375
1	0	1	1	1	1	0	0.3250
1	0	1	1	1	1	1	0.3125
1	1	0	0	0	0	0	0.3000
1	1	0	0	0	0	1	0.2875
1	1	0	0	0	1	0	0.2750
1	1	0	0	0	1	1	0.2625
1	1	0	0	1	0	0	0.2500
1	1	0	0	1	0	1	0.2375
1	1	0	0	1	1	0	0.2250
1	1	0	0	1	1	1	0.2125
1	1	0	1	0	0	0	0.2000
1	1	0	1	0	0	1	0.1875
1	1	0	1	0	1	0	0.1750
1	1	0	1	0	1	1	0.1625
1	1	0	1	1	0	0	0.1500
1	1	0	1	1	0	1	0.1375
1	1	0	1	1	1	0	0.1250
1	1	0	1	1	1	1	0.1125
1	1	1	0	0	0	0	0.1000



Table 2. Voltage Identification Definition (Sheet 4 of 4)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	Vcc (V)
1	1	1	0	0	0	1	0.0875
1	1	1	0	0	1	0	0.0750
1	1	1	0	0	1	1	0.0625
1	1	1	0	1	0	0	0.0500
1	1	1	0	1	0	1	0.0375
1	1	1	0	1	1	0	0.0250
1	1	1	0	1	1	1	0.0125

NOTE: A 1 in this table refers to a high-voltage level and a 0 refers to low-voltage level.

3.4 Catastrophic Thermal Protection

The processor support the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, which halts all processor internal clocks and activity, leakage current can be high enough such that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a catastrophic processor temperature of 125°C (maximum), or if the THERMTRIP# signal is asserted, the $\rm V_{CC}$ supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway of the processor.

3.5 Signal Terminations and Unused Pins

All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to V_{CC} , V_{SS} , or to any other signal (including each other) can result in component malfunction or incompatibility with future processors. See Section 5.1 for a pin listing of the processor and the location of all RSVD pins.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is provided on the processor silicon. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs can be left unconnected.

The TEST1 pin must have a stuffing option connection to V_{SS} separately via 1-k Ω , pull-down resistor. The TEST2 pin must have a 51- Ω ±5%, pull-down resistor to V_{SS}.

3.6 FSB Frequency Select Signals (BSEL[2:0])

The BSEL[2:0] signals are used to select the frequency of the processor input clock (BCLK[1:0]). These signals should be connected to the clock chip and Intel 965 Express Chipset on the platform. The BSEL encoding for BCLK[1:0] is shown in Table 3.



Table 3. BSEL[2:0] Encoding for BCLK Frequency

BSEL[2]	BSEL[1]	BSEL[0]	BCLK frequency
L	L	L	RESERVED
L	L	Н	133-MHz
L	Н	L	RESERVED
L	Н	Н	RESERVED

3.7 FSB Signal Groups

In order to simplify the following discussion, the FSB signals have been combined into groups by buffer type. AGTL+ input signals have differential input buffers, which use GTLREF as a reference level. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.

With the implementation of a source synchronous data bus comes the need to specify two sets of timing parameters. One set is for common clock signals which are dependant upon the rising edge of BCLKO (ADS#, HIT#, HITM#, etc.) and the second set is for the source synchronous signals which are relative to their respective strobe lines (data and address) as well as the rising edge of BCLKO. Asychronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle. Table 4 identifies which signals are common clock, source synchronous, and asynchronous.

Table 4. FSB Pin Groups (Sheet 1 of 2)

Signal Group	Туре	Signals ¹			
AGTL+ Common Clock Input	Synchronous to BCLK[1:0]	BPRI#, DEFER#, DPWR#, PREQ#, RESET#, RS[2:0]#, TRDY#			
AGTL+ Common Clock I/O	Synchronous to BCLK[1:0]	ADS#, BNR#, BPM[3:0]# ³ , BRO#, DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY# ³			
		Signals Associated Strobe			
		REQ[4:0]#, A[16:3]# ADSTB[0]#			
AGTL+ Source	Synchronous to assoc.	A[31:17]# ADSTB[1]#			
Synchronous I/O	strobe	D[15:0]#, DINVO# DSTBPO#, DSTBNO#			
		D[31:16]#, DINV1# DSTBP1#, DSTBN1#			
		D[47:32]#, DINV2# DSTBP2#, DSTBN2#			
		D[63:48]#, DINV3# DSTBP3#, DSTBN3#			
AGTL+ Strobes	Synchronous to BCLK[1:0]	ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#			
CMOS Input	Asynchronous	A20M#, DPRSTP# (not used), DPSLP#, IGNNE#, INIT#, LINTO/INTR, LINT1/NMI, PWRGOOD, SMI#, SLP#, STPCLK#			



Table 4. FSB Pin Groups (Sheet 2 of 2)

Signal Group	Туре	Signals ¹
Open Drain Output	Asynchronous	FERR#, IERR#, THERMTRIP#
Open Drain I/O	Asynchronous	PROCHOT# ⁴
CMOS Output	Asynchronous	PSI#, VID[6:0], BSEL[2:0]
CMOS Input	Synchronous to TCK	TCK, TDI, TMS, TRST#
Open Drain Output	Synchronous to TCK	TDO
FSB Clock	Clock	BCLK[1:0]
Power/Other		COMP[3:0], DBR# ² , GTLREF, RSVD, TEST2, TEST1, THERMDA, THERMDC, V _{CC} , V _{CCA} , V _{CCP} , V _{CC_SENSE} , V _{SS} , V _{SS_SENSE}

NOTES:

- 1. Refer to Chapter 5 for signal descriptions and termination requirements.
- 2. In processor systems where there is no debug port implemented on the system board, these signals are used to support a debug port interposer. In systems with the debug port implemented on the system board, these signals are no connects.
- 3. BPM[2:1]# and PRDY# are AGTL+ output only signals.
- 4. PROCHOT# signal type is open drain output and CMOS input.

3.8 CMOS Signals

CMOS input signals are shown in Table 4. Legacy output FERR#, IERR# and other non-AGTL+ signals (THERMTRIP# and PROCHOT#) utilize Open Drain output buffers. These signals do not have setup or hold time specifications in relation to BCLK[1:0]. However, all of the CMOS signals are required to be asserted for at least three BCLKs in order for the processor to recognize them. See Section 3.10 for the DC and AC specifications for the CMOS signal groups.

3.9 Maximum Ratings

Table 5 specifies absolute maximum and minimum ratings. Only within specified operation limits, can functionality and long-term reliability be expected.

At condition outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time then, when returned to conditions within the functional operating condition limits, it will either not function or its reliability will be severely degraded.

Caution:

Although the processor contains protective circuitry to resist damage from electro static discharge, precautions should always be taken to avoid high static voltages or electric fields.



Table 5. Processor DC Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
TSTORAGE	Processor storage temperature	-40	85	°C	2
V _{CC}	Any processor supply voltage with respect to $V_{\rm SS}$	-0.3	1.55	V	1
V _{inAGTL+}	AGTL+ buffer DC input voltage with respect to V _{SS}	-0.3	1.55	V	1, 2
V _{inAsynch_CMOS}	CMOS buffer DC input voltage with respect to $V_{\rm SS}$	-0.3	1.55	V	1, 2

NOTES:

- 1. This rating applies to any processor pin.
- 2. Contact Intel for storage requirements in excess of one year.

3.10 Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise. See Table 4 for the pin signal definitions and signal pin assignments. Most of the signals on the FSB are in the AGTL+ signal group. The DC specifications for these signals are listed in Table 8. DC specifications for the CMOS group are listed in Table 9.

Table 6 through Table 10 list the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. The Highest Frequency Mode (HFM) and Lowest Frequency Mode (LFM) refer to the highest and lowest core operating frequencies supported on the processor. Active mode load line specifications apply in all states. $V_{CC,BOOT}$ is the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the processor are at Tjunction = 100°C. Care should be taken to read all notes associated with each parameter.



Table 6. Voltage and Current Specifications for Pentium Dual-Core Processor Standard Voltage

Symbol	Parameter		Min	Тур	Max	Unit	Notes
V _{CCHFM}	V _{CC} at Highe	est Frequency Mode (HFM)	1.0375		1.30	V	1, 2
V _{CCLFM}	V _{CC} at Lowe	st Frequency Mode (LFM)	0.80	1.025	1.10	V	2
V _{CC,BOOT}	Default V _{CC} Up	Voltage for Initial Power		1.2		V	2, 7, 9
V _{CCP}	AGTL+ Term	nination Voltage			1.102	V	2
V _{CCA}	PLL Supply	Voltage	1.425	1.5	1.575	V	
I _{CCDES}		um® Dual-Core Processor led Design Target			41	Α	5
	I _{CC} for Penti	um Dual-Core Processor					
	Processor Number	Core Frequency/Voltage					
I _{CC}		0.80 GHz and LFM V _{CC}			28	Α	
	T2310	1.46 GHz and HFM V _{CC}			41	Α	3
	T2330	1.60 GHz and HFM V _{CC}			41	Α	3
I _{AH,} I _{SGNT}	I _{CC} Auto-Halt & Stop-Grant LFM HFM				18.2 27.9	А	3,4
I _{SLP}	I _{CC} Sleep LFM HFM				18.0 27.4	А	3,4
dI _{CC/DT}	V _{CC} Power Supply Current Slew Rate at CPU Package Pin				600	A/us	6, 8
I _{CCA}	I _{CC} for V _{CCA} Supply				130	mA	
I _{CCP}		Supply before V _{CC} Stable Supply after V _{CC} Stable			4.5 2.5	A A	11 10


NOTES:

- 1. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Intel Thermal Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt state).
- 2. The voltage specifications are assumed to be measured across V_{CC_SENSE} and V_{SS_SENSE} pins at socket with a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.
- 3. Specified at 100°C Tj.
- 4. Specified at the VID voltage.
- The I_{CCDES}(max) specification of 44 A comprehends processor standard voltage HFM frequencies.
- 6. Based on simulations and averaged over the duration of any change in current. Specified by design/characterization at nominal $V_{\rm CC}$. Not 100% tested.
- 7. Measured at the bulk capacitors on the motherboard.
- 8. V_{CC}, boot tolerance is shown in Figure 3.



- 9. This is a steady-state I_{CCP} current specification, which is applicable when both V_{CCP} and V_{CC_CORE} are high.
- 10. This is a power-up peak current specification, which is applicable when V_{CCP} is high and V_{CC_CORE} is low.
- 11. Specified at the nominal V_{CC} .

Figure 3. Active V_{CC} and I_{CC} Loadline for Pentium Dual-Core Processor



NOTE: For low voltage, if PSI# is not asserted then the 13-mV ripple allowance becomes 10 mV.



Table 7. FSB Differential BCLK Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{CROSS}	Crossing Voltage	0.3		0.55	V	1, 2
ΔV _{CROSS}	Range of Crossing Points			0.14	V	1, 6
V _{TH}	Threshold Region	V _{CROSS} -0.100		V _{CROSS} +0.100	V	1, 3
I _{LI}	Input Leakage Current			±100	μΑ	1, 4
Cpad	Pad Capacitance	0.95	1.2	1.45	pF	1, 5

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. Crossing Voltage is defined as absolute voltage where rising edge of BCLK0 is equal to the falling edge of BCLK1.
- 3. Threshold Region is defined as a region entered about the crossing voltage in which the differential receiver switches. It includes input threshold hysteresis.
- 4. For Vin between 0 V and V_{IH}.
- 5. Cpad includes die capacitance only. No package parasitics are included.
- 6. ΔV_{CROSS} is defined as the total variation of all crossing voltages as defined in note 2.

Table 8. AGTL+ Signal Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{CCP}	I/O Voltage	1.00	1.05	1.10	V	1
GTLREF	Reference Voltage		2/3 V _{CCP}		V	1, 6
V _{IH}	Input High Voltage	GTLREF + 0.1		V _{CCP} + 0.1	V	1, 3,6
V _{IL}	Input Low Voltage	-0.1	0	GTLREF - 0.1	V	1, 2,4
V _{OH}	Output High Voltage	V _{CCP} - 0.10	V _{CCP}	V _{CCP}		1, 6
R _{TT}	Termination Resistance	50	55	61	Ω	1, 7, 10
R _{ON}	Buffer on Resistance	22.3	25.5	28.7	Ω	1, 5
I _{LI}	Input Leakage Current			±100	μΑ	1, 8
Cpad	Pad Capacitance	1.6	2.1	2.55	pF	1, 9

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- 3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- 4. Vih and Voh may experience excursions above V_{CCP}. However, input signal drivers must comply with the signal quality specifications.
- 5. This is the pull down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics. Measured at $0.31*V_{CCP}$ R_{ON} (min) = $0.4*R_{TT}$, R_{ON} (typ) = $0.455*R_{TT}$, R_{ON} (max) = $0.51*R_{TT}$.
- GTLREF should be generated from V_{CCP} with a 1% tolerance resistor divider. Tolerance of resistor divider decides the tolerance of GTLREF. The V_{CCP} referred to in these specifications is the instantaneous V_{CCP}
- 7. R_{TT} is the on-die termination resistance measured at V_{OL} of the AGTL+ output driver. Measured at 0.31* V_{CCP} R_{TT} is connected to V_{CCP} on-die. Refer to processor I/O buffer models for I/V characteristics.
- 8. Specified with on-die R_{TT} and R_{ON} are turned off.
- 9. Cpad includes die capacitance only. No package parasitics are included.
- 10. This spec applies to all AGTL+ signals except for PREQ#. R_{TT} for PREQ# is between 1.5 k Ω to 6.0 k Ω .



Table 9. CMOS Signal Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{CCP}	I/O Voltage	1.0	1.05	1.10	V	1
V _{IL}	Input Low Voltage CMOS	-0.1	0.0	0.33	V	1, 2, 3
V _{IH}	Input High Voltage	0.7*V _{CCP}	V_{CCP}	V _{CCP} + 0.1	V	1, 2
V _{OL}	Output Low Voltage	-0.1	0	V _{CCP} + 0.1	V	1, 2
V _{OH}	Output High Voltage	0.9*V _{CCP}	V_{CCP}	V _{CCP} + 0.1	V	1, 2
I _{OL}	Output Low Current	1.5		4.1	mA	1, 4
I _{OH}	Output High Current	1.5		4.1	mA	1, 5
ILI	Input Leakage Current			±100	μΑ	1, 6
Cpad1	Pad Capacitance	1.6	2.1	2.55	pF	1, 7
Cpad2	Pad Capacitance for CMOS Input	0.95	1.2	1.45	pF	1, 8

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. The V_{CCP} referred to in these specifications refers to instantaneous V_{CCP}
- 3. Refer to the processor I/O Buffer Models for I/V characteristics.
- 4. Measured at 0.1*V_{CCP}
- Measured at 0.9*V_{CCP}.
- 6. For Vin between 0 V and V_{CCP} Measured when the driver is tristated.
- 7. Cpad1 includes die capacitance only for DPSLP#,PWRGOOD. No package parasitics are included.
- 8. Cpad2 includes die capacitance for all other CMOS input signals. No package parasitics are included.

Table 10. Open Drain Signal Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes
V _{OH}	Output High Voltage	V _{CCP} -5%	V _{CCP}	V _{CCP} +5%	V	1, 3
V _{OL}	Output Low Voltage	0		0.20	V	
I _{OL}	Output Low Current	16		50	mA	1, 2
ILI	Input Leakage Current			±200	μΑ	1, 4
Cpad	Pad Capacitance	1.9	2.2	2.45	pF	1, 5

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. Measured at 0.2*V_{CCP}.
- 3. V_{OH} is determined by value of the external pull-up resistor to V_{CCP} . Refer to platform design guide for details.
- 4. For Vin between 0 V and V_{OH}.
- 5. Cpad includes die capacitance only. No package parasitics are included.

§ §



4 FSB Signal Quality Specifications

This section documents signal quality metrics used to derive topology and routing guidelines through simulation and for interpreting results for signal quality measurements of actual designs.

Source synchronous data transfer requires the clean reception of data signals and their associated strobes. Ringing below receiver thresholds, non-monotonic signal edges, and excessive voltage swing will adversely affect system timings. Ringback and signal non-monotinicity cannot be tolerated since these phenomena may inadvertently advance receiver state machines. Excessive signal swings (overshoot and undershoot) are detrimental to silicon gate oxide integrity, and can cause device failure if absolute voltage limits are exceeded. Additionally, overshoot and undershoot can cause timing degradation due to the build up of inter-symbol interference (ISI) effects.

For these reasons, it is important that the designer work to achieve a solution that provides acceptable signal quality across all systematic variations encountered in volume manufacturing.

4.1 FSB Clock (BCLK) Signal Quality Specifications and Measurement Guidelines

Table 11 describes the signal quality specifications at the processor pads for the FSB clock (BCLK) signals. Figure 4 describes the signal quality waveform for the FSB clock at the processor pads.

Table 11. BCLK Signal Quality Specifications

Parameter	Min	Max	Unit	Figure	Notes ¹
BCLK[1:0] Overshoot	N/A	1.35	V	4	2
BCLK[1:0] Undershoot	N/A	-0.30	V	4	2, 4
BCLK[1:0] Rising Edge Ringback	N/A	0.46	V	4	3
BCLK[1:0] Falling Edge Ringback	N/A	0.20	V	4	3

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- Overshoot is defined as the maximum allowed absolute voltage of the BCLK signals and Undershoot is defined as the minimum allowed absolute value for the BCLK signals.
- 3. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute voltage the BCLK signal can dip back to after passing the V_{IH} (rising) or V_{II} (falling) voltage limits. This specification is an absolute value.
- 4. See Table 12 and Table 20 for duration restrictions.








Table 12. 133-MHz BCLK Undershoot Duration Specifications

Absolute Maximum Undershoot (V)	Pulse Duration (ns)
-0.30	3.75
-0.25	3.75
-0.20	3.75
-0.15	3.75
-0.10	3.75

NOTES:

- All signal integrity specifications are measured at the processor silicon (pads).
- 2. All values specified by design characterization.
- 3. Undershoot pulse durations include a sum of durations of all undershoot events in a given cycle. See Section 4.2 for more details.

4.2 FSB Signal Quality Specifications and Measurement Guidelines

Various scenarios have been simulated to generate a set of layout guidelines which are available in the platform design guide.

Table 13 through Table 19 provide the signal quality specifications for all processor signals for use in simulating signal quality at the processor core silicon (pads).

4.2.1 Overshoot/Undershoot Guidelines

Overshoot (or undershoot) is the absolute value of the maximum voltage above the nominal high voltage (or below V_{SS}) as shown in Figure 5. The overshoot guideline limits transitions beyond V_{CC} or V_{SS} due to the fast signal edge rates. The processor can be damaged by repeated overshoot or undershoot events on any input, output, or I/O buffer if the charge is large enough (i.e., if the over/undershoot is great enough). Determining the impact of an overshoot/undershoot condition requires knowledge of the magnitude, the pulse duration, and the activity factor (AF). Permanent damage to the processor is the likely result of excessive overshoot/undershoot.



When performing simulations to determine impact of overshoot and undershoot, ESD diodes must be properly characterized. ESD protection diodes do not act as voltage clamps and will not provide overshoot or undershoot protection. ESD diodes modelled within Intel I/O buffer models do not clamp undershoot or overshoot and will yield correct simulation results. If other I/O buffer models are being used to characterize the FSB, care must be taken to ensure that ESD models do not clamp extreme voltage levels. Intel I/O buffer models also contain I/O capacitance characterization. Therefore, removing the ESD diodes from an I/O buffer model will impact results and may yield excessive overshoot/undershoot.

4.2.2 Overshoot/Undershoot Magnitude

Magnitude describes the maximum potential difference between a signal and its voltage reference level. For the processor, both are referenced to V_{SS} . It is important to note that overshoot and undershoot conditions are separate and their impact must be determined independently.

Overshoot/undershoot magnitude levels must observe the absolute maximum specifications listed in Table 13 through Table 19. These specifications must not be violated at any time regardless of bus activity or system state. Within these specifications are threshold levels that define different allowed pulse durations. Provided that the magnitude of the overshoot/undershoot is within the absolute maximum specifications, the pulse magnitude, duration and activity factor must all be used to determine if the overshoot/undershoot pulse is within specifications.

4.2.3 Overshoot/Undershoot Pulse Duration

Pulse duration describes the total time an overshoot/undershoot event exceeds the overshoot/undershoot reference voltage. The total time could encompass several oscillations above the reference voltage. Multiple overshoot/undershoot pulses within a single overshoot/undershoot event need to be measured to determine the total pulse duration.

Note:

Oscillations below the reference voltage can not be subtracted from the total overshoot/undershoot pulse duration.

4.2.4 Activity Factor

Activity Factor (AF) describes the frequency of overshoot (or undershoot) occurrence relative to a clock. Since the highest frequency of assertion of any signal is every other clock, an AF = 1 indicates that the specific overshoot (or undershoot) waveform occurs EVERY OTHER clock cycle. Thus, an AF = 0.01 indicates that the specific overshoot (or undershoot) waveform occurs one time in every 200 clock cycles.

For source synchronous signals (address, data, and associated strobes), the activity factor is in reference to the strobe edge, since the highest frequency of assertion of any source synchronous signal is every active edge of its associated strobe. An AF = 1 indicates that the specific overshoot (undershoot) waveform occurs every strobe cycle.

The specifications provided in Table 13 through Table 19 show the maximum pulse duration allowed for a given overshoot/undershoot magnitude at a specific activity factor. Each table entry is independent of all others, meaning that the pulse duration reflects the existence of overshoot/undershoot events of that magnitude ONLY. A platform with an overshoot/undershoot that just meets the pulse duration for a specific magnitude where the AF < 1, means that there can be no other overshoot/undershoot events, even of lesser magnitude (note that if AF = 1, then the event occurs at all times and no other events can occur).



Note:

- Activity factor for common clock AGTL+ signals is referenced to the BCLK[1:0] frequency.
- 2. Activity factor for source synchronous (2x) signals is referenced to ADSTB[1:0]#.
- 3. Activity factor for source synchronous (4x) signals is referenced to DSTBP[3:0]# and DSTBN[3:0]#.
- 4. Activity factor for TAP signals is referenced to the TCK frequency (16.67-MHz).
- Activity factor for CMOS and Open Drain signals is referenced to 33-MHz clock frequency.

4.2.5 Reading Overshoot/Undershoot Specification Tables

The overshoot specifications for the processor are not single values. In addition to the magnitude of the overshoot, the following parameters must also be known: the width (duration) of the overshoot (as measured above $V_{\rm CC}$) and the activity factor (AF). To determine the allowed overshoot for a particular overshoot event, the following must be done:

- 1. Determine the *signal group* a particular signal falls into and reference the correct table between Table 13 through Table 19.
- 2. Determine the *magnitude* of the overshoot (relative to V_{SS}).
- 3. Determine the activity factor (how often does this overshoot occur?)
- 4. Next, from the appropriate specification table, determine the *maximum pulse duration* (in nanoseconds) allowed.
- 5. Compare the specified maximum pulse duration to the signal being measured. If the pulse duration measured is less than the pulse duration shown in the table, then the signal meets the specifications. If there are multiple overshoot events for the signal in the same cycle, durations of all events must be summed (e.g., Tos1 + Tos2 in Figure 5) and compared to the overshoot duration specification, while taking the value of the highest peak as the overshoot magnitude.

The above procedure is similar for undershoot. Undershoot events must be analyzed separately from overshoot events as they are mutually exclusive.

Note:

The following notes apply to Table 13 through Table 19:

- All signal integrity specifications are measured at the processor silicon (pads).
- · All values specified by design characterization.
- Absolute Maximum Overshoot magnitude of 1.40 V must never be exceeded.
- Absolute Maximum Overshoot is measured relative to V_{SS}, Pulse Duration of overshoot is measured relative to V_{OSREF}.
- Absolute Maximum Undershoot and Pulse Duration of undershoot is measured relative to $\rm V_{SS}.$
- Ringback below V_{CC} cannot be subtracted from overshoots/undershoots.
- · Lesser undershoot does not allocate longer or larger overshoot.



Table 13. Signal Quality Specifications for AGTL+, CMOS, TAP, and Open Drain Signal Groups

Signal Group and Parameter	Maximum	Unit	Figure	Notes
AGTL+ Rising Edge Ringback	GTLREF+63	mV	5	
AGTL+ Falling Edge Ringback	GTLREF-63	mV	5	
CMOS, TAP Rising Edge Ringback	0.7*V _{CCP}	V	5	1
CMOS, TAP Falling Edge Ringback	0.3*V _{CCP}	V	5	2

NOTES:

- Rising edge ringback may cross 0.7*V_{CCP} for limited duration, see detailed duration definition in Table 14.
- Falling edge ringback may cross 0.3*V_{CCP} for limited duration, see detailed duration definitions in Table 14.

Table 14. CMOS Input Signals Ring Back Duration Specification

Absolute Maximum Rising Edge Ringback (V)	Absolute Maximum Falling Edge Ringback (V)	Pulse Duration (ns)
0.7*V _{CCP}	0.3*V _{CCP}	0.35
0.6*V _{CCP}	0.4*V _{CCP}	0.28
0.5*V _{CCP}	0.5*V _{CCP}	0.21
0.4*V _{CCP}	0.6*V _{CCP}	0.14
0.3*V _{CCP}	0.7*V _{CCP}	0.07

NOTE: Short ring-backs can cross VIL/VIH levels for limited duration.

Figure 5. Overshoot, Undershoot, and Ringback Illustration






Table 15. Source Synchronous (533 MHz) AGTL+ Signal Overshoot Duration Specifications

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.3	Pulse Duration (ns) AF = 0.31 - 0.5	Pulse Duration (ns) AF = 0.51 - 0.7	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	1.875	1.299	0.928	0.650
1.35	-0.25	1.875	1.875	1.875	1.875
1.30	-0.20	1.875	1.875	1.875	1.875
1.25	-0.15	1.875	1.875	1.875	1.875
1.20	-0.10	1.875	1.875	1.875	1.875
1.15	-0.05	1.875	1.875	1.875	1.875

Table 16. Source Synchronous (266 MHz) AGTL+ Signal Overshoot Duration Specifications

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.3	Pulse Duration (ns) AF = 0.31 - 0.5	Pulse Duration (ns) AF = 0.51 - 0.7	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	0.210	0.126	0.090	0.063
1.35	-0.25	0.642	0.385	0.275	0.193
1.30	-0.20	1.937	1.162	0.830	0.581
1.25	-0.15	3.750	3.500	2.499	1.749
1.20	-0.10	3.750	3.750	3.750	3.750
1.15	-0.05	3.750	3.750	3.750	3.750
1.12	-0.02	3.750	3.750	3.750	3.750

Table 17. Common Clock (133 MHz) AGTL+ Signal Overshoot Duration Specifications

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.3	Pulse Duration (ns) AF = 0.31 - 0.5	Pulse Duration (ns) AF = 0.51 - 0.7	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	0.259	0.156	0.111	0.078
1.35	-0.25	0.791	0.475	0.339	0.237
1.30	-0.20	2.387	1.432	1.023	0.716
1.25	-0.15	7.188	4.311	3.079	2.156
1.23	-0.13	7.500	6.736	4.811	3.368
1.20	-0.10	7.500	7.500	7.500	6.711
1.15	-0.05	7.500	7.500	7.500	7.500
1.12	-0.02	7.500	7.500	7.500	7.500



 Table 18.
 CMOS Signal Overshoot/Undershoot Duration Specifications

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.3	Pulse Duration (ns) AF = 0.31 - 0.5	Pulse Duration (ns) AF = 0.51 - 0.7	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	2.49	1.45	1.01	0.68
1.35	-0.25	7.34	4.29	2.98	2.00
1.30	-0.20	21.34	12.47	8.67	5.82
1.25	-0.15	30.00	30.00	25.12	16.86
1.20	-0.10	30.00	30.00	30.00	30.00
1.15	-0.05	30.00	30.00	30.00	30.00

Table 19. Open Drain Signal Overshoot/Undershoot Duration Specifications

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.3	Pulse Duration (ns) AF = 0.31 - 0.5	Pulse Duration (ns) AF = 0.51 - 0.7	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	4.56	2.69	1.90	1.30
1.35	-0.25	13.42	7.94	5.59	3.83
1.30	-0.20	30.00	23.07	16.24	11.12
1.25	-0.15	30.00	30.00	30.00	30.00
1.20	-0.10	30.00	30.00	30.00	30.00
1.15	-0.05	30.00	30.00	30.00	30.00

Table 20. Wired OR Signals (HIT#, HITM#, BNR#) Specifications (133 MHz)

Absolute Maximum Overshoot (V)	Absolute Maximum Undershoot (V)	Pulse Duration (ns) AF = 0 - 0.30	Pulse Duration (ns) AF = 0.31 - 0.50	Pulse Duration (ns) AF = 0.51- 0.70	Pulse Duration (ns) AF = 0.71 - 1.0
1.40	-0.30	0.939	0.563	0.402	0.282
1.35	-0.25	2.866	1.719	1.228	0.860
1.30	-0.20	7.500	5.188	3.705	2.594
1.25	-0.15	7.500	7.500	7.500	7.500
1.20	-0.10	7.500	7.500	7.500	7.500
1.15	-0.05	7.500	7.500	7.500	7.500

§ §





5 Package Mechanical Specifications and Pin Information

The processor is available in 478-pin Micro-FCPGA package. The package mechanical dimensions are shown in Figure 6 (two sheets) through Figure 7 (two sheets). The figures provide package dimensions and loading specifications, keep out zone information, and processor mass specifications. Table 21 (two sheets) shows a top-view of package pin-out with their functionalities.



Figure 6. Micro-FCPGA Processor Package Drawing Sheet 1 of 2







Figure 7. Micro-FCPGA Processor Package Drawing Sheet 2 of 2





5.1 Processor Pinout and Pin List

Table 21 shows the top view pinout of the processor. The pin list arranged in two different formats is shown in the following pages.

Table 21. The Coordinates of the Processor Pins as Viewed from the Top of the Package (Sheet 1 of 2)

	1	2	3	4	5	6	7	8	9	10	11	12	13	
Α		VSS	SMI#	VSS	FERR#	A20M#	VCC	VSS	VCC	VCC	VSS	VCC	VCC	Α
В		RSVD	INIT#	LINT1	DPSLP#	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VSS	В
С	RESET#	VSS	RSVD	IGNNE #	VSS	LINTO	THERM TRIP#	VSS	VCC	VCC	VSS	VCC	VCC	С
D	VSS	RSVD	RSVD	VSS	STPCLK #	PWRGO OD	SLP#	VSS	VCC	VCC	VSS	VCC	VSS	D
E	DBSY#	BNR#	VSS	HITM#	DPRSTP #	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VCC	Е
F	BRO#	VSS	RS[0]#	RS[1]#	VSS	RSVD	VCC	VSS	VCC	VCC	VSS	VCC	VSS	F
G	VSS	TRDY#	RS[2]#	VSS	BPRI#	HIT#								G
н	ADS#	REQ[1] #	VSS	LOCK#	DEFER#	VSS								н
J	A[9]#	VSS	REQ[3] #	A[3]#	VSS	VCCP								J
K	VSS	REQ[2] #	REQ[0] #	VSS	A[6]#	VCCP								к
L	REQ[4]#	A[13]#	VSS	A[5]#	A[4]#	VSS								L
M	ADSTB[0]#	VSS	A[7]#	RSVD	VSS	VCCP								М
N	VSS	A[8]#	A[10]#	VSS	RSVD	VCCP								N
P	A[15]#	A[12]#	VSS	A[14]#	A[11]#	VSS								Р
R	A[16]#	VSS	A[19]#	A[24]#	VSS	VCCP								R
Т	VSS	RSVD	A[26]#	VSS	A[25]#	VCCP								т
U	A[23]#	A[30]#	VSS	A[21]#	A[18]#	VSS								U
V	ADSTB[1]#	VSS	RSVD	A[31]#	VSS	VCCP								v
W	VSS	A[27]#	A[32]#	VSS	A[28]#	A[20]#								w
Υ	COMP[3]	A[17]#	VSS	A[29]#	A[22]#	VSS								Υ
AA	COMP[2]	VSS	A[35]#	A[33]#	VSS	TDI	VCC	VSS	VCC	VCC	VSS	VCC	VCC	AA
AB	VSS	A[34]#	TDO	VSS	TMS	TRST#	VCC	VSS	VCC	VCC	VSS	VCC	VSS	AB
AC	PREQ#	PRDY#	VSS	BPM[3] #	TCK	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VCC	AC
AD	BPM[2]#	VSS	BPM[1] #	BPM[0] #	VSS	VID[0]	VCC	VSS	VCC	VCC	VSS	VCC	VSS	AD
AE	VSS	VID[6]	VID[4]	VSS	VID[2]	PSI#	VSS SENSE	VSS	VCC	VCC	VSS	VCC	VCC	AE
AF	TEST5	VSS	VID[5]	VID[3]	VID[1]	VSS	VCC SENSE	VSS	VCC	VCC	VSS	VCC	VSS	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	_



Table 16. The Coordinates of the Processor Pins as Viewed From the Top of the Package (Sheet 2 of 2)

	14	15	16	17	18	19	20	21	22	23	24	25	26	
Α	VSS	VCC	VSS	VCC	VCC	VSS	VCC	BCLK[1]	BCLK[0]	VSS	THRMDA	VSS	TEST6	Α
В	VCC	VCC	VSS	VCC	VCC	VSS	VCC	VSS	BSEL[0]	BSEL[1]	VSS	THRMDC	VCCA	В
С	VSS	VCC	VSS	VCC	VCC	VSS	DBR#	BSEL[2]	VSS	TEST1	TEST3	VSS	VCCA	С
D	VCC	VCC	VSS	VCC	VCC	VSS	IERR#	PROCHO T#	RSVD	VSS	DPWR#	TEST2	VSS	D
E	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VSS	D[0]#	D[7]#	VSS	D[6]#	D[2]#	E
F	VCC	VCC	VSS	VCC	VCC	VSS	VCC	DRDY#	VSS	D[4]#	D[1]#	VSS	D[13]#	F
G								VCCP	D[3]#	VSS	D[9]#	D[5]#	VSS	G
Н								VSS	D[12]#	D[15]#	VSS	DINV[0]#	DSTBP[0]#	Н
J								VCCP	VSS	D[11]#	D[10]#	VSS	DSTBN[0]#	J
K								VCCP	D[14]#	VSS	D[8]#	D[17]#	VSS	К
L								VSS	D[22]#	D[20]#	VSS	D[29]#	DSTBN[1]#	L
M								VCCP	VSS	D[23]#	D[21]#	VSS	DSTBP[1]#	М
N								VCCP	D[16]#	VSS	DINV[1]#	D[31]#	VSS	N
P								VSS	D[26]#	D[25]#	VSS	D[24]#	D[18]#	Р
R								VCCP	VSS	D[19]#	D[28]#	VSS	COMP[0]	R
Т								VCCP	D[37]#	VSS	D[27]#	D[30]#	VSS	т
U								VSS	DINV[2]#	D[39]#	VSS	D[38]#	COMP[1]	U
V								VCCP	VSS	D[36]#	D[34]#	VSS	D[35]#	v
W								VCCP	D[41]#	VSS	D[43]#	D[44]#	VSS	w
Υ								VSS	D[32]#	D[42]#	VSS	D[40]#	DSTBN[2]#	Υ
AA	VSS	VCC	VSS	VCC	VCC	VSS	VCC	D[50]#	VSS	D[45]#	D[46]#	VSS	DSTBP[2]#	A
AB	VCC	VCC	VSS	VCC	VCC	VSS	VCC	D[52]#	D[51]#	VSS	D[33]#	D[47]#	VSS	A B
AC	VSS	VCC	VSS	VCC	VCC	VSS	DINV[3]#	VSS	D[60]#	D[63]#	VSS	D[57]#	D[53]#	AC
A D	VCC	vcc	VSS	VCC	VCC	VSS	D[54]#	D[59]#	VSS	D[61]#	D[49]#	VSS	GTLREF	A D
AE	VSS	VCC	VSS	VCC	VCC	VSS	VCC	D[58]#	D[55]#	VSS	D[48]#	DSTBN[3] #	VSS	AE
AF	VCC	VCC	VSS	VCC	VCC	VSS	VCC	VSS	D[62]#	D[56]#	DSTBP[3] #	VSS	TEST4	AF
	14	15	16	17	18	19	20	21	22	23	24	25	26	J



This page is intentionally left blank.



5.2 Alphabetical Signals Reference

Table 22. Signal Description (Sheet 1 of 7)

Name	Type		Description					
A[35:3]#	Input/ Output	A[35:3]# (Address) define a 2 ³⁶ -byte physical memory address space. In subphase 1 of the address phase, these pins transmit the address of a transaction. In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of both agents on the processor FSB. A[35:3]# are source synchronous signals and are latched into the receiving buffers by ADSTB[1:0]#. Address signals are used as straps which are sampled before RESET# is deasserted.						
A20M#	Input	20 (A20#) before looking write transaction on the address wrap-around at supported in real mode. A20M# is an asynchrono following an Input/Output	If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of A20M# is only supported in real mode. A20M# is an asynchronous signal. However, to ensure recognition of this signal following an Input/Output write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction.					
ADS#	Input/ Output	address on the A[35:3]# activation to begin parity	ADS# (Address Strobe) is asserted to indicate the validity of the transaction address on the A[35:3]# and REQ[4:0]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction.					
ADSTB[1:0]#	Input/ Output	Address strobes are used falling edges. Strobes and Signals REQ[4:0]#, A[16:3]# A[35:17]#		REQ[4:0]# on their rising and s as shown below.				
BCLK[1:0]	Input	agents must receive thes	se signals to drive their	es the FSB frequency. All FSB outputs and latch their inputs. In respect to the rising edge of				
BNR#	Input/ Output		s transactions. During a	ous stall by any bus agent who is bus stall, the current bus owner				
BPM[2:1]# BPM[3,0]#	Output Input/ Output	They are outputs from the programmable counters should connect the approximation of the programmable from the	BPM[3:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor which indicate the status of breakpoints and programmable counters used for monitoring processor performance. BPM[3:0]# should connect the appropriate pins of all processor FSB agents. This includes debug or performance monitoring tools.					
BPRI#	Input	connect the appropriate asserted by the priority a requests, unless such red agent keeps BPRI# asset	BPRI# (Bus Priority Request) is used to arbitrate for ownership of the FSB. It must connect the appropriate pins of both FSB agents. Observing BPRI# active (as asserted by the priority agent) causes the other agent to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases he bus by deasserting BPRI#.					
BRO#	Input/ Output	BR0# is used by the proc processor (Symmetric Ag		us. The arbitration is done between n Priority Agent).				



Table 22. Signal Description (Sheet 2 of 7)

Name	Туре	Description								
BSEL[2:0]	Output	Table 3 defines associated with	BSEL[2:0] (Bus Select) are used to select the processor input clock frequency. Table 3 defines the possible combinations of the signals and the frequency associated with each combination. The required frequency is determined by the processor, chipset and clock synthesizer. All agents must operate at the same frequency.							
COMP[3:0]	Analog	COMP[3:0] mu tolerance) resis		d on the syste	m board using precision (1%					
D[63:0]#	Input/ Output	between the FS The data driver D[63:0]# are of clock period. D DSTBN[3:0]#. and one DSTBI strobes and DI Quad-Pumper Data Group D[15:0]# D[31:16]# D[47:32]# D[63:48]# Furthermore, t group of 16 dat is active, the of high.	D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path between the FSB agents, and must connect the appropriate pins on both agents. The data driver asserts DRDY# to indicate a valid data transfer. D[63:0]# are quad-pumped signals and will thus be driven four times in a common clock period. D[63:0]# are latched off the falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond to a pair of one DSTBP# and one DSTBN#. The following table shows the grouping of data signals to data strobes and DINV#. Quad-Pumped Signal Groups Data DSTBN#/ DINV# D[15:0]# 0 0 D[31:16]# 1 1 D[47:32]# 2 2 D[63:48]# 3 3 Furthermore, the DINV# pins determine the polarity of the data signals. Each group of 16 data signals corresponds to one DINV# signal. When the DINV# signal is active, the corresponding data group is inverted and therefore sampled active							
DBR#	Output	implemented of that an in-targ	n the system bo et probe can dri	oard. DBR# is ve system res	essor systems where no debug port is used by a debug port interposer so et. If a debug port is implemented in tem. DBR# is not a processor signal.					
DBSY#	Input/ Output	the FSB to indi	DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the FSB to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on both FSB							
DEFER#	Input	guaranteed in- of the addresse	order completio	n. Assertion of nput/Output ag	hat a transaction cannot be DEFER# is normally the responsibility gent. This signal must connect the					

Datasheet Datasheet



Table 22. Signal Description (Sheet 3 of 7)

Name	Туре	Description						
		DINV[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity of the D[63:0]# signals. The DINV[3:0]# signals are activated when the data on the data bus is inverted. The bus agent will invert the data bus signals if more than half the bits, within the covered group, would change level in the next cycle.						
		DINV[3:0]# Assignme	ent To Data Bus	s				
DINV[3:0]#	Input/ Output	Bus Signal	Data Bus Signals					
		DINV[3]#	D[63:48]#					
		DINV[2]#	D[47:32]#					
		DINV[1]#	D[31:16]#					
		DINV[0]#	D[15:0]#					
DPRSTP#	Input	DPRSTP# when asserted on the platform causes the processor to transition from the Deep Sleep State to the Deeper Sleep state. In order to return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH8M chipset.						
DPSLP#	Input	Sleep State to the Deep	DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. In order to return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH8M chipset.					
DPWR#	Input/ Output		DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.					
DRDY#	Input/ Output	indicating valid data on	the data bus. In a ted to insert idle o	data driver on each data transfer, a multi-common clock data transfer, clocks. This signal must connect the				
		Data strobe used to latc	h in D[63:0]#.					
		Signals	Associated Str	robe				
	lana at /	D[15:0]#, DINV[0]#	DSTBN[0]#					
DSTBN[3:0]#	Input/ Output	D[31:16]#, DINV[1]#	DSTBN[1]#					
		D[47:32]#, DINV[2]#	DSTBN[2]#					
		D[63:48]#, DINV[3]#	DSTBN[3]#					
		Data strobe used to latc	h in D[63:0]#.					
		Signals	Associated S	Strobe				
	Input/	D[15:0]#, DINV[0]#	DSTBP[0]	0]#				
DSTBP[3:0]#	Output	D[31:16]#, DINV[1]#	DSTBP[1]]#				
		D[47:32]#, DINV[2]#	DSTBP[2]]#				
		D[63:48]#, DINV[3]#	DSTBP[3]]#				



Table 22. Signal Description (Sheet 4 of 7)

Name	Type	Description		
FERR#/PBE#	Output	FERR# (Floating-point Error)/PBE#(Pending Break Event) is a multiplexed signal and its meaning is qualified with STPCLK#. When STPCLK# is not asserted, FERR#/PBE# indicates a floating point when the processor detects an unmasked floating-point error. FERR# is similar to the ERROR# signal on the Intel 387 coprocessor, and is included for compatibility with systems using MS-DOS*-type floating-point error reporting. When STPCLK# is asserted, an assertion of FERR#/PBE# indicates that the processor has a pending break event waiting for service. The assertion of FERR#/PBE# indicates that the processor should be returned to the Normal state. When FERR#/PBE# is asserted, indicating a break event, it will remain asserted until STPCLK# is deasserted. Assertion of PREQ# when STPCLK# is active will also cause an FERR# break event.		
		For additional information on the pending break event functionality, including identification of support of the feature and enable/disable information, refer to Volumes 3A and 3B of the Intel® 64 and IA-32 Architectures Software Developer's Manuals and AP-485 Intel® Processor Identification and the CPUID Instruction application note.		
GTLREF	Input	GTLREF determines the signal reference level for AGTL+ input pins. GTLREF should be set at 2/3 $V_{\rm CCP}$ GTLREF is used by the AGTL+ receivers to determine if a signal is a logical 0 or logical 1.		
HIT# Input/ Output HITM# Input/ Output		HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation results. Either FSB agent may assert both HIT# and HITM# together to indicate		
		that it requires a snoop stall, which can be continued by reasserting HIT# and HITM# together.		
IERR#	Output	IERR# (Internal Error) is asserted by a processor as the result of an internal error. Assertion of IERR# is usually accompanied by a SHUTDOWN transaction on the FSB. This transaction may optionally be converted to an external error signal (e.g., NMI) by system core logic. The processor will keep IERR# asserted until the assertion of RESET#, BINIT#, or INIT#.		
IGNNE#	Input	IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore a numeric error and continue to execute noncontrol floating-point instructions. If IGNNE# is deasserted, the processor generates an exception on a noncontrol floating-point instruction if a previous floating-point instruction caused an error. IGNNE# has no effect when the NE bit in control register 0 (CR0) is set. IGNNE# is an asynchronous signal. However, to ensure recognition of this signal following an Input/Output write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction.		
INIT#	Input	INIT# (Initialization), when asserted, resets integer registers inside the processor without affecting its internal caches or floating-point registers. The processor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal. However, to ensure recognition of this signal following an Input/Output Write instruction, it must be valid along with the TRDY# assertion of the corresponding Input/Output Write bus transaction. INIT# must connect the appropriate pins of both FSB agents. If INIT# is sampled active on the active to inactive transition of RESET#, then the processor executes its Built-in Self-Test (BIST)		

Datasheet Datasheet



Table 22. Signal Description (Sheet 5 of 7)

Name	Туре	Description
LINT[1:0]	Input	LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all APIC Bus agents. When the APIC is disabled, the LINTO signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a nonmaskable interrupt. INTR and NMI are backward compatible with the signals of those names on the Pentium® processor. Both signals are asynchronous.
		Both of these signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after Reset, operation of these pins as LINT[1:0] is the default configuration.
LOCK#	Input/	LOCK# indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of both FSB agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction to the end of the last transaction.
LOCK#	Output	When the priority agent asserts BPRI# to arbitrate for ownership of the FSB, it will wait until it observes LOCK# deasserted. This enables symmetric agents to retain ownership of the FSB throughout the bus locked operation and ensure the atomicity of lock.
PRDY#	Output	Probe Ready signal used by debug tools to determine processor debug readiness.
PREQ#	Input	Probe Request signal used by debug tools to request debug operation of the processor.
PROCHOT#	Input/ Output	As an output, PROCHOT# (Processor Hot) will go active when the processor temperature monitoring sensor detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. As an input, assertion of PROCHOT# by the system will activate the TCC, if enabled. The TCC will remain active until the system deasserts PROCHOT#.
		By default PROCHOT# is configured as an output. The processor must be enabled via the BIOS for PROCHOT# to be configured as bidirectional.
PSI#	Output	Processor Power Status Indicator signal. This signal is asserted when the processor is in both in the Normal state (HFM to LFM) and in lower power states (Deep Sleep and Deeper Sleep).
PWRGOOD	Input	PWRGOOD (Power Good) is a processor input. The processor requires this signal to be a clean indication that the clocks and power supplies are stable and within their specifications. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state.
		The PWRGOOD signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation.
REQ[4:0]#	Input/ Output	REQ[4:0]# (Request Command) must connect the appropriate pins of both FSB agents. They are asserted by the current bus owner to define the currently active transaction type. These signals are source synchronous to ADSTB[0]#.
RESET#	Input	Asserting the RESET# signal resets the processor to a known state and invalidates its internal caches without writing back any of their contents. For a power-on Reset, RESET# must stay active for at least two milliseconds after Vcc and BCLK have reached their proper specifications. On observing active RESET#, both FSB agents will deassert their outputs within two clocks. All processor straps must be valid within the specified setup time before RESET# is deasserted.



Table 22. Signal Description (Sheet 6 of 7)

Name	Туре	Description
RS[2:0]#	Input	RS[2:0]# (Response Status) are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of both FSB agents.
RSVD	Reserved /No Connect	These pins are RESERVED and must be left unconnected on the board. However, it is recommended that routing channels to these pins on the board be kept open for possible future use.
SLP#	Input	SLP# (Sleep), when asserted in Stop-Grant state, causes the processor to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertion of the RESET# signal, deassertion of SLP#, and removal of the BCLK input while in Sleep state. If SLP# is deasserted, the processor exits Sleep state and returns to Stop-Grant state, restarting its internal clock signals to the bus and processor core units. If DPSLP# is asserted while in the Sleep state, the processor will exit the Sleep state and transition to the Deep Sleep state.
SMI#	Input	SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a System Management Interrupt, the processor saves the current state and enters System Management Mode (SMM). An SMI Acknowledge transaction is issued and the processor begins program execution from the SMM handler. If an SMI# is asserted during the deassertion of RESET#, then the processor will tristate its outputs.
STPCLK#	Input	STPCLK# (Stop Clock), when asserted, causes the processor to enter a low power Stop-Grant state. The processor issues a Stop-Grant Acknowledge transaction, and stops providing internal clock signals to all processor core units except the FSB and APIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When STPCLK# is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous input.
TCK	Input	TCK (Test Clock) provides the clock input for the processor Test Bus (also known as the Test Access Port).
TDI	Input	TDI (Test Data In) transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.
TDO	Output	TDO (Test Data Out) transfers serial test data out of the processor. TDO provides the serial output needed for JTAG specification support.
TEST1, TEST2, TEST3, TEST4, TEST5, TEST6	Input	TEST1 and TEST2 must have a stuffing option of separate pull-down resistors to V_{SS} . Please refer to the appropriate platform design guide for more details. For the purpose of testability, route the TEST3 and TEST5 signals through a ground-referenced Zo=55- Ω trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.
THRMDA	Other	Thermal Diode Anode.
THRMDC	Other	Thermal Diode Cathode.
THERMTRIP#	Output	The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125°C. This is signalled to the system by the THERMTRIP# (Thermal Trip) pin.
TMS	Input	TMS (Test Mode Select) is a JTAG specification support signal used by debug tools.



Table 22. Signal Description (Sheet 7 of 7)

Name	Туре	Description
TRDY#	Input	TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of both FSB agents.
TRST#	Input	TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven low during power on Reset.
V_{CC}	Input	Processor core power supply.
V _{SS}	Input	Processor core ground node.
V _{CCA}	Input	V _{CCA} provides isolated power for the internal processor core PLL's.
V _{CCP}	Input	Processor I/O Power Supply.
V _{CC_SENSE}	Output	V_{CC_SENSE} together with V_{SS_SENSE} are voltage feedback signals to Intel® MVP6 that control the 2.1-m Ω loadline at the processor die. It should be used to sense voltage near the silicon with little noise.
VID[6:0] Output		VID[6:0] (Voltage ID) pins are used to support automatic selection of power supply voltages (V _{CC}). Unlike some previous generations of processors, these are CMOS signals that are driven by the processor. The voltage supply for these pins must be valid before the VR can supply Vcc to the processor. Conversely, the VR output must be disabled until the voltage supply for the VID pins becomes valid. The VID pins are needed to support the processor voltage specification variations. See Table 2 for definitions of these pins. The VR must supply the voltage that is requested by the pins, or disable itself.
V _{SS_SENSE}	Output	$V_{SS_SENSE} \ together \ with \ V_{CC_SENSE} \ are \ voltage feedback \ signals \ to \ Intel \ MVP6 \ that control the 2.1-m\Omega \ loadline \ at the processor die. It should be used to sense ground near the silicon with little noise.$



§ This page is intentionally left blank.



Table 23. Pin Listing by Pin Name (Sheet 1 of 16)

(Sheet 1 of 16)								
Pin Name	Pin Number	Signal Buffer Type	Direction					
A[3]#	J4	Source Synch	Input/ Output					
A[4]#	L5	Source Synch	Input/ Output					
A[5]#	L4	Source Synch	Input/ Output					
A[6]#	K5	Source Synch	Input/ Output					
A[7]#	M3	Source Synch	Input/ Output					
A[8]#	N2	Source Synch	Input/ Output					
A[9]#	J1	Source Synch	Input/ Output					
A[10]#	N3	Source Synch	Input/ Output					
A[11]#	P5	Source Synch	Input/ Output					
A[12]#	P2	Source Synch	Input/ Output					
A[13]#	L2	Source Synch	Input/ Output					
A[14]#	P4	Source Synch	Input/ Output					
A[15]#	P1	Source Synch	Input/ Output					
A[16]#	R1	Source Synch	Input/ Output					
A[17]#	Y2	Source Synch	Input/ Output					
A[18]#	U5	Source Synch	Input/ Output					
A[19]#	R3	Source Synch	Input/ Output					
A[20]#	W6	Source Synch	Input/ Output					
A[21]#	U4	Source Synch	Input/ Output					
A[22]#	Y5	Source Synch	Input/ Output					
A[23]#	U1	Source Synch	Input/ Output					

Table 23. Pin Listing by Pin Name (Sheet 2 of 16)

Pin Name	Pin Number	Signal Buffer Type	Direction
A[24]#	R4	Source Synch	Input/ Output
A[25]#	T5	Source Synch	Input/ Output
A[26]#	Т3	Source Synch	Input/ Output
A[27]#	W2	Source Synch	Input/ Output
A[28]#	W5	Source Synch	Input/ Output
A[29]#	Y4	Source Synch	Input/ Output
A[30]#	U2	Source Synch	Input/ Output
A[31]#	V4	Source Synch	Input/ Output
A[32]#	W3	Source Synch	Input/ Output
A[33]#	AA4	Source Synch	Input/ Output
A[34]#	AB2	Source Synch	Input/ Output
A[35]#	AA3	Source Synch	Input/ Output
A20M#	A6	CMOS	Input
ADS#	H1	Common Clock	Input/ Output
ADSTB[0]#	M1	Source Synch	Input/ Output
ADSTB[1]#	V1	Source Synch	Input/ Output
BCLK[0]	A22	Bus Clock	Input
BCLK[1]	A21	Bus Clock	Input
BNR#	E2	Common Clock	Input/ Output
BPM[0]#	AD4	Common Clock	Input/ Output
BPM[1]#	AD3	Common Clock	Output
BPM[2]#	AD1	Common Clock	Output
BPM[3]#	AC4	Common Clock	Input/ Output
BPRI#	G5	Common Clock	Input



Table 23. Pin Listing by Pin Name (Sheet 3 of 16)

(Sheet 3 of 10)								
Pin Name	Pin Number	Signal Buffer Type	Direction					
BRO#	F1	Common Clock	Input/ Output					
BSEL[0]	B22	CMOS	Output					
BSEL[1]	B23	CMOS	Output					
BSEL[2]	C21	CMOS	Output					
COMP[0]	R26	Power/Other	Input/ Output					
COMP[1]	U26	Power/Other	Input/ Output					
COMP[2]	AA1	Power/Other	Input/ Output					
COMP[3]	Y1	Power/Other	Input/ Output					
D[0]#	E22	Source Synch	Input/ Output					
D[1]#	F24	Source Synch	Input/ Output					
D[2]#	E26	Source Synch	Input/ Output					
D[3]#	G22	Source Synch	Input/ Output					
D[4]#	F23	Source Synch	Input/ Output					
D[5]#	G25	Source Synch	Input/ Output					
D[6]#	E25	Source Synch	Input/ Output					
D[7]#	E23	Source Synch	Input/ Output					
D[8]#	K24	Source Synch	Input/ Output					
D[9]#	G24	Source Synch	Input/ Output					
D[10]#	J24	Source Synch	Input/ Output					
D[11]#	J23	Source Synch	Input/ Output					
D[12]#	H22	Source Synch	Input/ Output					
D[13]#	F26	Source Synch	Input/ Output					
D[14]#	K22	Source Synch	Input/ Output					

Table 23. Pin Listing by Pin Name (Sheet 4 of 16)

Pin Name	Pin	Signal Buffer	Direction
Fill Name	Number	Туре	
D[15]#	H23	Source Synch	Input/ Output
D[16]#	N22	Source Synch	Input/ Output
D[17]#	K25	Source Synch	Input/ Output
D[18]#	P26	Source Synch	Input/ Output
D[19]#	R23	Source Synch	Input/ Output
D[20]#	L23	Source Synch	Input/ Output
D[21]#	M24	Source Synch	Input/ Output
D[22]#	L22	Source Synch	Input/ Output
D[23]#	M23	Source Synch	Input/ Output
D[24]#	P25	Source Synch	Input/ Output
D[25]#	P23	Source Synch	Input/ Output
D[26]#	P22	Source Synch	Input/ Output
D[27]#	T24	Source Synch	Input/ Output
D[28]#	R24	Source Synch	Input/ Output
D[29]#	L25	Source Synch	Input/ Output
D[30]#	T25	Source Synch	Input/ Output
D[31]#	N25	Source Synch	Input/ Output
D[32]#	Y22	Source Synch	Input/ Output
D[33]#	AB24	Source Synch	Input/ Output
D[34]#	V24	Source Synch	Input/ Output
D[35]#	V26	Source Synch	Input/ Output
D[36]#	V23	Source Synch	Input/ Output



Table 23. Pin Listing by Pin Name (Sheet 5 of 16)

	Pin	Cianal Buffor	
Pin Name	Number	Signal Buffer Type	Direction
D[37]#	T22	Source Synch	Input/ Output
D[38]#	U25	Source Synch	Input/ Output
D[39]#	U23	Source Synch	Input/ Output
D[40]#	Y25	Source Synch	Input/ Output
D[41]#	W22	Source Synch	Input/ Output
D[42]#	Y23	Source Synch	Input/ Output
D[43]#	W24	Source Synch	Input/ Output
D[44]#	W25	Source Synch	Input/ Output
D[45]#	AA23	Source Synch	Input/ Output
D[46]#	AA24	Source Synch	Input/ Output
D[47]#	AB25	Source Synch	Input/ Output
D[48]#	AE24	Source Synch	Input/ Output
D[49]#	AD24	Source Synch	Input/ Output
D[50]#	AA21	Source Synch	Input/ Output
D[51]#	AB22	Source Synch	Input/ Output
D[52]#	AB21	Source Synch	Input/ Output
D[53]#	AC26	Source Synch	Input/ Output
D[54]#	AD20	Source Synch	Input/ Output
D[55]#	AE22	Source Synch	Input/ Output
D[56]#	AF23	Source Synch	Input/ Output
D[57]#	AC25	Source Synch	Input/ Output
D[58]#	AE21	Source Synch	Input/ Output

Table 23. Pin Listing by Pin Name (Sheet 6 of 16)

(Sheet o or 10)			
Pin Name	Pin Number	Signal Buffer Type	Direction
D[59]#	AD21	Source Synch	Input/ Output
D[60]#	AC22	Source Synch	Input/ Output
D[61]#	AD23	Source Synch	Input/ Output
D[62]#	AF22	Source Synch	Input/ Output
D[63]#	AC23	Source Synch	Input/ Output
DBR#	C20	CMOS	Output
DBSY#	E1	Common Clock	Input/ Output
DEFER#	H5	Common Clock	Input
DINV[0]#	H25	Source Synch	Input/ Output
DINV[1]#	N24	Source Synch	Input/ Output
DINV[2]#	U22	Source Synch	Input/ Output
DINV[3]#	AC20	Source Synch	Input/ Output
DPRSTP#	E5	CMOS	Input
DPSLP#	B5	CMOS	Input
DPWR#	D24	Common Clock	Input/ Output
DRDY#	F21	Common Clock	Input/ Output
DSTBN[0]#	J26	Source Synch	Input/ Output
DSTBN[1]#	L26	Source Synch	Input/ Output
DSTBN[2]#	Y26	Source Synch	Input/ Output
DSTBN[3]#	AE25	Source Synch	Input/ Output
DSTBP[0]#	H26	Source Synch	Input/ Output
DSTBP[1]#	M26	Source Synch	Input/ Output
DSTBP[2]#	AA26	Source Synch	Input/ Output



Table 23. Pin Listing by Pin Name (Sheet 7 of 16)

(Sheet / of 16)			
Pin Name	Pin Number	Signal Buffer Type	Direction
DSTBP[3]#	AF24	Source Synch	Input/ Output
FERR#	A5	Open Drain	Output
GTLREF	AD26	Power/Other	Input
HIT#	G6	Common Clock	Input/ Output
HITM#	E4	Common Clock	Input/ Output
IERR#	D20	Open Drain	Output
IGNNE#	C4	CMOS	Input
INIT#	В3	CMOS	Input
LINTO	C6	CMOS	Input
LINT1	B4	CMOS	Input
LOCK#	H4	Common Clock	Input/ Output
PRDY#	AC2	Common Clock	Output
PREQ#	AC1	Common Clock	Input
PROCHOT#	D21	Open Drain	Input/ Output
PSI#	AE6	CMOS	Output
PWRGOOD	D6	CMOS	Input
REQ[0]#	K3	Source Synch	Input/ Output
REQ[1]#	H2	Source Synch	Input/ Output
REQ[2]#	K2	Source Synch	Input/ Output
REQ[3]#	J3	Source Synch	Input/ Output
REQ[4]#	L1	Source Synch	Input/ Output
RESET#	C1	Common Clock	Input
RS[0]#	F3	Common Clock	Input
RS[1]#	F4	Common Clock	Input
RS[2]#	G3	Common Clock	Input
RSVD	B2	Reserved	
RSVD	C3	Reserved	
RSVD	D2	Reserved	
RSVD	D3	Reserved	
RSVD	D22	Reserved	
		•	

Table 23. Pin Listing by Pin Name (Sheet 8 of 16)

(Sheet 6 of 10)			
Pin Name	Pin Number	Signal Buffer Type	Direction
RSVD	F6	Reserved	
RSVD	M4	Reserved	
RSVD	N5	Reserved	
RSVD	T2	Reserved	
RSVD	V3	Reserved	
SLP#	D7	CMOS	Input
SMI#	A3	CMOS	Input
STPCLK#	D5	CMOS	Input
TCK	AC5	CMOS	Input
TDI	AA6	CMOS	Input
TDO	AB3	Open Drain	Output
TEST1	C23	Test	
TEST2	D25	Test	
TEST3	C24	Test	
TEST4	AF26	Test	
TEST5	AF1	Test	
TEST6	A26	Test	
THERMTRIP #	C7	Open Drain	Output
THRMDA	A24	Power/Other	
THRMDC	B25	Power/Other	
TMS	AB5	CMOS	Input
TRDY#	G2	Common Clock	Input
TRST#	AB6	CMOS	Input
VCC	A7	Power/Other	
VCC	A9	Power/Other	
VCC	A10	Power/Other	
VCC	A12	Power/Other	
VCC	A13	Power/Other	
VCC	A15	Power/Other	
VCC	A17	Power/Other	
VCC	A18	Power/Other	
VCC	A20	Power/Other	
VCC	AA7	Power/Other	
VCC	AA9	Power/Other	
VCC	AA10	Power/Other	
VCC	AA12	Power/Other	



Table 23. Pin Listing by Pin Name (Sheet 9 of 16)

Pin **Signal Buffer Pin Name Direction** Number **Type** VCC AA13 Power/Other VCC AA15 Power/Other VCC AA17 Power/Other VCC AA18 Power/Other VCC AA20 Power/Other VCC AB7 Power/Other VCC AB9 Power/Other VCC **AB10** Power/Other VCC AB12 Power/Other VCC AB14 Power/Other VCC AB15 Power/Other VCC **AB17** Power/Other VCC AB18 Power/Other VCC AB20 Power/Other VCC AC7 Power/Other VCC AC9 Power/Other VCC AC10 Power/Other VCC AC12 Power/Other VCC AC13 Power/Other VCC AC15 Power/Other VCC AC17 Power/Other VCC AC18 Power/Other VCC AD7 Power/Other VCC AD9 Power/Other VCC AD10 Power/Other VCC AD12 Power/Other VCC AD14 Power/Other VCC AD15 Power/Other VCC AD17 Power/Other VCC AD18 Power/Other VCC AE9 Power/Other VCC AE10 Power/Other VCC AE12 Power/Other VCC AE13 Power/Other VCC AE15 Power/Other VCC AE17 Power/Other

Table 23. Pin Listing by Pin Name (Sheet 10 of 16)

Pin Name	Pin	Signal Buffer	Direction
1100	Number	Type	
VCC	AE18	Power/Other	
VCC	AE20	Power/Other	
VCC	AF9	Power/Other	
VCC	AF10	Power/Other	
VCC	AF12	Power/Other	
VCC	AF14	Power/Other	
VCC	AF15	Power/Other	
VCC	AF17	Power/Other	
VCC	AF18	Power/Other	
VCC	AF20	Power/Other	
VCC	B7	Power/Other	
VCC	B9	Power/Other	
VCC	B10	Power/Other	
VCC	B12	Power/Other	
VCC	B14	Power/Other	
VCC	B15	Power/Other	
VCC	B17	Power/Other	
VCC	B18	Power/Other	
VCC	B20	Power/Other	
VCC	C9	Power/Other	
VCC	C10	Power/Other	
VCC	C12	Power/Other	
VCC	C13	Power/Other	
VCC	C15	Power/Other	
VCC	C17	Power/Other	
VCC	C18	Power/Other	
VCC	D9	Power/Other	
VCC	D10	Power/Other	
VCC	D12	Power/Other	
VCC	D14	Power/Other	
VCC	D15	Power/Other	
VCC	D17	Power/Other	
VCC	D18	Power/Other	
VCC	E7	Power/Other	
VCC	E9	Power/Other	
VCC	E10	Power/Other	



Table 23. Pin Listing by Pin Name (Sheet 11 of 16)

Pin Name	Pin Number	Signal Buffer Type	Direction
VCC	E12	Power/Other	
VCC	E13	Power/Other	
VCC	E15	Power/Other	
VCC	E17	Power/Other	
VCC	E18	Power/Other	
VCC	E20	Power/Other	
VCC	F7	Power/Other	
VCC	F9	Power/Other	
VCC	F10	Power/Other	
VCC	F12	Power/Other	
VCC	F14	Power/Other	
VCC	F15	Power/Other	
VCC	F17	Power/Other	
VCC	F18	Power/Other	
VCC	F20	Power/Other	
VCCA	B26	Power/Other	
VCCA	C26	Power/Other	
VCCP	G21	Power/Other	
VCCP	J6	Power/Other	
VCCP	J21	Power/Other	
VCCP	K6	Power/Other	
VCCP	K21	Power/Other	
VCCP	M6	Power/Other	
VCCP	M21	Power/Other	
VCCP	N6	Power/Other	
VCCP	N21	Power/Other	
VCCP	R6	Power/Other	
VCCP	R21	Power/Other	
VCCP	T6	Power/Other	
VCCP	T21	Power/Other	
VCCP	V6	Power/Other	
VCCP	V21	Power/Other	
VCCP	W21	Power/Other	
VCCSENSE	AF7	Power/Other	
VID[0]	AD6	CMOS	Output
VID[1]	AF5	CMOS	Output

Table 23. Pin Listing by Pin Name (Sheet 12 of 16)

Pin Name	Pin Number	Signal Buffer Type	Direction
VID[2]	AE5	CMOS	Output
VID[3]	AF4	CMOS	Output
VID[4]	AE3	CMOS	Output
VID[5]	AF3	CMOS	Output
VID[6]	AE2	CMOS	Output
VSS	A2	Power/Other	
VSS	A4	Power/Other	
VSS	A8	Power/Other	
VSS	A11	Power/Other	
VSS	A14	Power/Other	
VSS	A16	Power/Other	
VSS	A19	Power/Other	
VSS	A23	Power/Other	
VSS	A25	Power/Other	
VSS	AA2	Power/Other	
VSS	AA5	Power/Other	
VSS	AA8	Power/other	
VSS	AA11	Power/Other	
VSS	AA14	Power/Other	
VSS	AA16	Power/Other	
VSS	AA19	Power/Other	
VSS	AA22	Power/Other	
VSS	AA25	Power/Other	
VSS	AB1	Power/Other	
VSS	AB4	Power/Other	
VSS	AB8	Power/Other	
VSS	AB11	Power/Other	
VSS	AB13	Power/Other	
VSS	AB16	Power/Other	
VSS	AB19	Power/Other	
VSS	AB23	Power/Other	
VSS	AB26	Power/Other	
VSS	AC3	Power/Other	
VSS	AC6	Power/Other	
VSS	AC8	Power/Other	
VSS	AC11	Power/Other	



Table 23. Pin Listing by Pin Name (Sheet 13 of 16)

Pin **Signal Buffer Pin Name Direction** Number **Type** VSS AC14 Power/Other VSS AC16 Power/Other VSS AC19 Power/Other VSS AC21 Power/Other **VSS** AC24 Power/Other VSS AD2 Power/Other VSS AD5 Power/Other **VSS** AD8 Power/Other **VSS** AD11 Power/Other VSS AD13 Power/Other **VSS** AD16 Power/Other **VSS** AD19 Power/Other VSS AD22 Power/Other VSS AD25 Power/Other **VSS** AE1 Power/Other VSS Power/Other AE4 VSS AE8 Power/Other VSS AE11 Power/Other **VSS** AE14 Power/Other VSS AE16 Power/Other VSS AE19 Power/Other **VSS** AE23 Power/Other VSS AE26 Power/Other **VSS** AF2 Power/Other VSS AF6 Power/Other VSS AF8 Power/Other **VSS** AF11 Power/Other VSS AF13 Power/Other VSS AF16 Power/Other **VSS** AF19 Power/Other VSS AF21 Power/Other VSS AF25 Power/Other **VSS** В6 Power/Other **VSS** В8 Power/Other VSS Power/Other B11 VSS B13 Power/Other

Table 23. Pin Listing by Pin Name (Sheet 14 of 16)

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS			
	B16	Power/Other	
VSS	B19	Power/Other	
VSS	B21	Power/Other	
VSS	B24	Power/Other	
VSS	C2	Power/Other	
VSS	C5	Power/Other	
VSS	C8	Power/Other	
VSS	C11	Power/Other	
VSS	C14	Power/Other	
VSS	C16	Power/Other	
VSS	C19	Power/Other	
VSS	C22	Power/Other	
VSS	C25	Power/Other	
VSS	D1	Power/Other	
VSS	D4	Power/Other	
VSS	D8	Power/Other	
VSS	D11	Power/Other	
VSS	D13	Power/Other	
VSS	D16	Power/Other	
VSS	D19	Power/Other	
VSS	D23	Power/Other	
VSS	D26	Power/Other	
VSS	E3	Power/Other	
VSS	E6	Power/Other	
VSS	E8	Power/Other	
VSS	E11	Power/Other	
VSS	E14	Power/Other	
VSS	E16	Power/Other	
VSS	E19	Power/Other	
VSS	E21	Power/Other	
VSS	E24	Power/Other	
VSS	F2	Power/Other	
VSS	F5	Power/Other	
VSS	F8	Power/Other	
VSS	F11	Power/Other	
VSS	F13	Power/Other	



Table 23. Pin Listing by Pin Name (Sheet 15 of 16)

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	F16	Power/Other	
VSS	F19	Power/Other	
VSS	F22	Power/Other	
VSS	F25	Power/Other	
VSS	G1	Power/Other	
VSS	G4	Power/Other	
VSS	G23	Power/Other	
VSS	G26	Power/Other	
VSS	НЗ	Power/Other	
VSS	H6	Power/Other	
VSS	H21	Power/Other	
VSS	H24	Power/Other	
VSS	J2	Power/Other	
VSS	J5	Power/Other	
VSS	J22	Power/Other	
VSS	J25	Power/Other	
VSS	K1	Power/Other	
VSS	K4	Power/Other	
VSS	K23	Power/Other	
VSS	K26	Power/Other	
VSS	L3	Power/Other	
VSS	L6	Power/Other	
VSS	L21	Power/Other	
VSS	L24	Power/Other	
VSS	M2	Power/Other	
VSS	M5	Power/Other	
VSS	M22	Power/Other	
VSS	M25	Power/Other	
VSS	N1	Power/Other	
VSS	N4	Power/Other	
VSS	N23	Power/Other	
VSS	N26	Power/Other	
VSS	P3	Power/Other	
VSS	P6	Power/Other	
VSS	P21	Power/Other	
VSS	P24	Power/Other	

Table 23. Pin Listing by Pin Name (Sheet 16 of 16)

	I	ı	
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	R2	Power/Other	
VSS	R5	Power/Other	
VSS	R22	Power/Other	
VSS	R25	Power/Other	
VSS	T1	Power/Other	
VSS	T4	Power/Other	
VSS	T23	Power/Other	
VSS	T26	Power/Other	
VSS	U3	Power/Other	
VSS	U6	Power/Other	
VSS	U21	Power/Other	
VSS	U24	Power/Other	
VSS	V2	Power/Other	
VSS	V5	Power/Other	
VSS	V22	Power/Other	
VSS	V25	Power/Other	
VSS	W1	Power/Other	
VSS	W4	Power/Other	
VSS	W23	Power/Other	
VSS	W26	Power/Other	
VSS	Y3	Power/Other	
VSS	Y6	Power/Other	
VSS	Y21	Power/Other	
VSS	Y24	Power/Other	
VSSSENSE	AE7	Power/Other	Output

Table 24. Pin Listing by Pin Number (Sheet 1 of 17)

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	A2	Power/Other	
SMI#	A3	CMOS	Input
VSS	A4	Power/Other	
FERR#	A5	Open Drain	Output
A20M#	A6	CMOS	Input
VCC	A7	Power/Other	



Table 24. Pin Listing by Pin Number (Sheet 2 of 17)

(Sincer 2 of 17)			
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	A8	Power/Other	
VCC	A9	Power/Other	
VCC	A10	Power/Other	
VSS	A11	Power/Other	
VCC	A12	Power/Other	
VCC	A13	Power/Other	
VSS	A14	Power/Other	
VCC	A15	Power/Other	
VSS	A16	Power/Other	
VCC	A17	Power/Other	
VCC	A18	Power/Other	
VSS	A19	Power/Other	
VCC	A20	Power/Other	
BCLK[1]	A21	Bus Clock	Input
BCLK[0]	A22	Bus Clock	Input
VSS	A23	Power/Other	
THRMDA	A24	Power/Other	
VSS	A25	Power/Other	
TEST6	A26	Test	
COMP[2]	AA1	Power/Other	Input/ Output
VSS	AA2	Power/Other	
A[35]#	AA3	Source Synch	Input/ Output
A[33]#	AA4	Source Synch	Input/ Output
VSS	AA5	Power/Other	
TDI	AA6	CMOS	Input
VCC	AA7	Power/Other	
VSS	AA8	Power/other	
VCC	AA9	Power/Other	
VCC	AA10	Power/Other	
VSS	AA11	Power/Other	
VCC	AA12	Power/Other	
VCC	AA13	Power/Other	
VSS	AA14	Power/Other	
VCC	AA15	Power/Other	

Table 24. Pin Listing by Pin Number (Sheet 3 of 17)

			1
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	AA16	Power/Other	
VCC	AA17	Power/Other	
VCC	AA18	Power/Other	
VSS	AA19	Power/Other	
VCC	AA20	Power/Other	
D[50]#	AA21	Source Synch	Input/ Output
VSS	AA22	Power/Other	
D[45]#	AA23	Source Synch	Input/ Output
D[46]#	AA24	Source Synch	Input/ Output
VSS	AA25	Power/Other	
DSTBP[2]#	AA26	Source Synch	Input/ Output
VSS	AB1	Power/Other	
A[34]#	AB2	Source Synch	Input/ Output
TDO	AB3	Open Drain	Output
VSS	AB4	Power/Other	
TMS	AB5	CMOS	Input
TRST#	AB6	CMOS	Input
VCC	AB7	Power/Other	
VSS	AB8	Power/Other	
VCC	AB9	Power/Other	
VCC	AB10	Power/Other	
VSS	AB11	Power/Other	
VCC	AB12	Power/Other	
VSS	AB13	Power/Other	
VCC	AB14	Power/Other	
VCC	AB15	Power/Other	
VSS	AB16	Power/Other	
VCC	AB17	Power/Other	
VCC	AB18	Power/Other	
VSS	AB19	Power/Other	
VCC	AB20	Power/Other	
D[52]#	AB21	Source Synch	Input/ Output



Table 24. Pin Listing by Pin Number (Sheet 4 of 17)

(Sneet 4 of 17)			
Pin Name	Pin Number	Signal Buffer Type	Direction
D[51]#	AB22	Source Synch	Input/ Output
VSS	AB23	Power/Other	
D[33]#	AB24	Source Synch	Input/ Output
D[47]#	AB25	Source Synch	Input/ Output
VSS	AB26	Power/Other	
PREQ#	AC1	Common Clock	Input
PRDY#	AC2	Common Clock	Output
VSS	AC3	Power/Other	
BPM[3]#	AC4	Common Clock	Input/ Output
TCK	AC5	CMOS	Input
VSS	AC6	Power/Other	
VCC	AC7	Power/Other	
VSS	AC8	Power/Other	
VCC	AC9	Power/Other	
VCC	AC10	Power/Other	
VSS	AC11	Power/Other	
VCC	AC12	Power/Other	
VCC	AC13	Power/Other	
VSS	AC14	Power/Other	
VCC	AC15	Power/Other	
VSS	AC16	Power/Other	
VCC	AC17	Power/Other	
VCC	AC18	Power/Other	
VSS	AC19	Power/Other	
DINV[3]#	AC20	Source Synch	Input/ Output
VSS	AC21	Power/Other	
D[60]#	AC22	Source Synch	Input/ Output
D[63]#	AC23	Source Synch	Input/ Output
VSS	AC24	Power/Other	
D[57]#	AC25	Source Synch	Input/ Output

Table 24. Pin Listing by Pin Number (Sheet 5 of 17)

	T	T	ı
Pin Name	Pin Number	Signal Buffer Type	Direction
D[53]#	AC26	Source Synch	Input/ Output
BPM[2]#	AD1	Common Clock	Output
VSS	AD2	Power/Other	
BPM[1]#	AD3	Common Clock	Output
BPM[0]#	AD4	Common Clock	Input/ Output
VSS	AD5	Power/Other	
VID[0]	AD6	CMOS	Output
VCC	AD7	Power/Other	
VSS	AD8	Power/Other	
VCC	AD9	Power/Other	
VCC	AD10	Power/Other	
VSS	AD11	Power/Other	
VCC	AD12	Power/Other	
VSS	AD13	Power/Other	
VCC	AD14	Power/Other	
VCC	AD15	Power/Other	
VSS	AD16	Power/Other	
VCC	AD17	Power/Other	
VCC	AD18	Power/Other	
VSS	AD19	Power/Other	
D[54]#	AD20	Source Synch	Input/ Output
D[59]#	AD21	Source Synch	Input/ Output
VSS	AD22	Power/Other	
D[61]#	AD23	Source Synch	Input/ Output
D[49]#	AD24	Source Synch	Input/ Output
VSS	AD25	Power/Other	
GTLREF	AD26	Power/Other	Input
VSS	AE1	Power/Other	
VID[6]	AE2	CMOS	Output
VID[4]	AE3	CMOS	Output
VSS	AE4	Power/Other	



Table 24. Pin Listing by Pin Number (Sheet 6 of 17)

(Sheet 6 of 17)			
Pin Name	Pin Number	Signal Buffer Type	Direction
VID[2]	AE5	CMOS	Output
PSI#	AE6	CMOS	Output
VSSSENSE	AE7	Power/Other	Output
VSS	AE8	Power/Other	
VCC	AE9	Power/Other	
VCC	AE10	Power/Other	
VSS	AE11	Power/Other	
VCC	AE12	Power/Other	
VCC	AE13	Power/Other	
VSS	AE14	Power/Other	
VCC	AE15	Power/Other	
VSS	AE16	Power/Other	
VCC	AE17	Power/Other	
VCC	AE18	Power/Other	
VSS	AE19	Power/Other	
VCC	AE20	Power/Other	
D[58]#	AE21	Source Synch	Input/ Output
D[55]#	AE22	Source Synch	Input/ Output
VSS	AE23	Power/Other	
D[48]#	AE24	Source Synch	Input/ Output
DSTBN[3]#	AE25	Source Synch	Input/ Output
VSS	AE26	Power/Other	
TEST5	AF1	Test	
VSS	AF2	Power/Other	
VID[5]	AF3	CMOS	Output
VID[3]	AF4	CMOS	Output
VID[1]	AF5	CMOS	Output
VSS	AF6	Power/Other	
VCCSENSE	AF7	Power/Other	
VSS	AF8	Power/Other	
VCC	AF9	Power/Other	
VCC	AF10	Power/Other	
VSS	AF11	Power/Other	
VCC	AF12	Power/Other	
	_		_

Table 24. Pin Listing by Pin Number (Sheet 7 of 17)

	(0001	7 01 17)	1
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	AF13	Power/Other	
VCC	AF14	Power/Other	
VCC	AF15	Power/Other	
VSS	AF16	Power/Other	
VCC	AF17	Power/Other	
VCC	AF18	Power/Other	
VSS	AF19	Power/Other	
VCC	AF20	Power/Other	
VSS	AF21	Power/Other	
D[62]#	AF22	Source Synch	Input/ Output
D[56]#	AF23	Source Synch	Input/ Output
DSTBP[3]#	AF24	Source Synch	Input/ Output
VSS	AF25	Power/Other	
TEST4	AF26	Test	
RSVD	B2	Reserved	
INIT#	В3	CMOS	Input
LINT1	B4	CMOS	Input
DPSLP#	B5	CMOS	Input
VSS	В6	Power/Other	
VCC	В7	Power/Other	
VSS	B8	Power/Other	
VCC	В9	Power/Other	
VCC	B10	Power/Other	
VSS	B11	Power/Other	
VCC	B12	Power/Other	
VSS	B13	Power/Other	
VCC	B14	Power/Other	
VCC	B15	Power/Other	
VSS	B16	Power/Other	
VCC	B17	Power/Other	
VCC	B18	Power/Other	
VSS	B19	Power/Other	
VCC	B20	Power/Other	
VSS	B21	Power/Other	



Table 24. Pin Listing by Pin Number (Sheet 8 of 17)

Pin Name Pin Number Number Signal Buffer Type Direction BSEL[0] B22 CMOS Output BSEL[1] B23 CMOS Output VSS B24 Power/Other ————————————————————————————————————	(Sheet 8 of 17)			
BSEL[1] B23 CMOS Output VSS B24 Power/Other THRMDC B25 Power/Other VCCA B26 Power/Other RESET# C1 Common Clock Input VSS C2 Power/Other RSVD C3 Reserved IGNNE# C4 CMOS Input VSS C5 Power/Other LINTO C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other VCC C9 Power/Other VCC C10 Power/Other VCC C12 Power/Other VSS C14 Power/Other VSS C14 Power/Other VSS C15 Power/Other VCC	Pin Name			Direction
VSS B24 Power/Other THRMDC B25 Power/Other VCCA B26 Power/Other RESET# C1 Common Clock VSS C2 Power/Other RSVD C3 Reserved IGNNE# C4 CMOS Input VSS C5 Power/Other LINTO C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other Output VSS C8 Power/Other Output VCC C9 Power/Other Output VSS C11 Power/Other Output VCC C12 Power/Other Output VSS C14 Power/Other Output VSS C16 Power/Other Output VSS C17 Power/Other Output VSS C19 Power/Other Output VSS C20	BSEL[0]	B22	CMOS	Output
THRMDC B25 Power/Other VCCA B26 Power/Other RESET# C1 Common Clock Input VSS C2 Power/Other Input RSVD C3 Reserved Input IGNNE# C4 CMOS Input VSS C5 Power/Other Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other VC VCC C9 Power/Other VC VCC C10 Power/Other VC VSS C11 Power/Other VC VCC C12 Power/Other VC VCC C13 Power/Other VC VSS C14 Power/Other VC VSS C16 Power/Other VC VCC C17 Power/Other VC VSS C19 Power/Other VC VSS C19 Power/Other	BSEL[1]	B23	CMOS	Output
VCCA B26 Power/Other RESET# C1 Common Clock Input VSS C2 Power/Other RSVD RSVD C3 Reserved Input IGNNE# C4 CMOS Input VSS C5 Power/Other Input VSS C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other Output VSS C8 Power/Other Output VSS C8 Power/Other Output VSS C11 Power/Other Output VSS C11 Power/Other Output VSS C14 Power/Other Output VSS C16 Power/Other Output VSS C17 Power/Other Output VSS C19 Power/Other Output VSS C21 CMOS Output VSS <td< td=""><td>VSS</td><td>B24</td><td>Power/Other</td><td></td></td<>	VSS	B24	Power/Other	
RESET# C1 Common Clock Clock Input VSS C2 Power/Other RSVD RSVD C3 Reserved Input RSVD C3 Reserved Input IGNNE# C4 CMOS Input VSS C5 Power/Other Output VSS C8 Power/Other Output VSS C8 Power/Other Output VCC C9 Power/Other Output VSS C11 Power/Other Output VSS C11 Power/Other Output VSS C14 Power/Other Output VSS C14 Power/Other Output VSS C16 Power/Other Output VSS C17 Power/Other Output VSS C19 Power/Other Output VSS C21 CMOS Output VSS C22 Power/Other Output	THRMDC	B25	Power/Other	
RESET# C1 Clock Input VSS C2 Power/Other RSVD RSVD C3 Reserved Input RSVD C3 Reserved Input USS C5 Power/Other Input VSS C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other Power/Other VCC C9 Power/Other Power/Other VCC C10 Power/Other Power/Other VCC C12 Power/Other Power/Other VSS C14 Power/Other Power/Other VCC C15 Power/Other Power/Other VCC C16 Power/Other Power/Other VCC C18 Power/Other Power/Other VSS C19 Power/Other Power/Other VSS C21 CMOS Output VSS C22 Power/Other	VCCA	B26	Power/Other	
RSVD C3 Reserved IGNNE# C4 CMOS Input VSS C5 Power/Other Input LINTO C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other Over VCC C9 Power/Other Over VCC C10 Power/Other Over VSS C11 Power/Other Over VCC C12 Power/Other Over VCC C13 Power/Other Over VCC C15 Power/Other Over VCC C15 Power/Other Over VCC C17 Power/Other Over VCC C18 Power/Other Over VSS C19 Power/Other Over VSS C20 CMOS Output VSS C21 CMOS Output VSS C22 Pow	RESET#	C1		Input
IGNNE# C4 CMOS Input VSS C5 Power/Other LINTO C6 CMOS Input THERMTRIP C7 Open Drain Output VSS C8 Power/Other VCC C9 Power/Other VCC C10 Power/Other VCC C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VCC C14 Power/Other VCC C15 Power/Other VCC C15 Power/Other VCC C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VCC C17 Power/Other VCC C18 Power/Other VCC C18 Power/Other VCC C18 Power/Other VSS C19 Power/Other VSS C19 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C2	Power/Other	
VSS C5 Power/Other LINTO C6 CMOS Input THERMTRIP # C7 Open Drain Output VSS C8 Power/Other Output VCC C9 Power/Other Output VCC C10 Power/Other Output VSS C11 Power/Other Output VCC C13 Power/Other Output VSS C14 Power/Other Output VSS C16 Power/Other Output VCC C18 Power/Other Output VSS C19 Power/Other Output VSS C19 Power/Other Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VCA C26 Power/Other VSS D1 Power/Other Power/Other Power/Other RSVD D2 Reserved Reserved	RSVD	C3	Reserved	
LINTO C6 CMOS Input THERMTRIP C7 Open Drain Output VSS C8 Power/Other VCC C9 Power/Other VCC C10 Power/Other VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VSS C16 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VCC C17 Power/Other TSS C19 Power/Other VSS C19 Power/Other VSS C20 CMOS Output DBR# C20 CMOS Output DSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCC C26 Power/Other VCC C26 Power/Other VSS C26 Power/Other VSS C27 Power/Other VSS C28 Power/Other VSS C29 Power/Other VCCA C26 Power/Other RSVD D2 Reserved RSVD D3 Reserved	IGNNE#	C4	CMOS	Input
THERMTRIP # C7 Open Drain Output VSS C8 Power/Other VCC C9 Power/Other VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VSS C14 Power/Other VSS C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VCC C18 Power/Other VSS C19 C19 C19 C19 C19 CMOS CNOS C	VSS	C5	Power/Other	
# C7 Open Drain Output VSS C8 Power/Other VCC C9 Power/Other VCC C10 Power/Other VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VCC C15 Power/Other VCC C16 Power/Other VSS C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VSS C19 Power/Other VSS C19 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VCC C26 Power/Other VCC C26 Power/Other VCC C26 Power/Other VSS C25 Power/Other VCCA C26 Power/Other RSVD D2 Reserved RSVD D3 Reserved	LINTO	C6	CMOS	Input
VCC C9 Power/Other VCC C10 Power/Other VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VCC C16 Power/Other VCC C17 Power/Other VSS C19 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output VSS C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other RSVD D2 Reserved RSVD D3 Reserved		C7	Open Drain	Output
VCC C10 Power/Other VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VSS C19 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C8	Power/Other	
VSS C11 Power/Other VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VCC	С9	Power/Other	
VCC C12 Power/Other VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output VSS C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VCC	C10	Power/Other	
VCC C13 Power/Other VSS C14 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test TEST3 C24 Test VSS VCCA C25 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C11	Power/Other	
VSS C14 Power/Other VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test TEST3 C24 Test VSS VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VCC	C12	Power/Other	
VCC C15 Power/Other VSS C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VCC	C13	Power/Other	
VSS C16 Power/Other VCC C17 Power/Other VCC C18 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved Reserved RSVD D3 Reserved	VSS	C14	Power/Other	
VCC C17 Power/Other VCC C18 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other Test Test TEST1 C23 Test Test VSS C25 Power/Other VCS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved Reserved	VCC	C15	Power/Other	
VCC C18 Power/Other VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved Reserved RSVD D3 Reserved	VSS	C16	Power/Other	
VSS C19 Power/Other DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved Reserved RSVD D3 Reserved	VCC	C17	Power/Other	
DBR# C20 CMOS Output BSEL[2] C21 CMOS Output VSS C22 Power/Other Test TEST1 C23 Test Test VSS C24 Test Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VCC	C18	Power/Other	
BSEL[2] C21 CMOS Output VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C19	Power/Other	
VSS C22 Power/Other TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	DBR#	C20	CMOS	Output
TEST1 C23 Test TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	BSEL[2]	C21	CMOS	Output
TEST3 C24 Test VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C22	Power/Other	
VSS C25 Power/Other VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	TEST1	C23	Test	
VCCA C26 Power/Other VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	TEST3	C24	Test	
VSS D1 Power/Other RSVD D2 Reserved RSVD D3 Reserved	VSS	C25	Power/Other	
RSVD D2 Reserved RSVD D3 Reserved	VCCA	C26	Power/Other	
RSVD D3 Reserved	VSS	D1	Power/Other	
	RSVD	D2	Reserved	
VSS D4 Power/Other	RSVD	D3	Reserved	
	VSS	D4	Power/Other	

Table 24. Pin Listing by Pin Number (Sheet 9 of 17)

		1	1
Pin Name	Pin Number	Signal Buffer Type	Direction
STPCLK#	D5	CMOS	Input
PWRGOOD	D6	CMOS	Input
SLP#	D7	CMOS	Input
VSS	D8	Power/Other	
VCC	D9	Power/Other	
VCC	D10	Power/Other	
VSS	D11	Power/Other	
VCC	D12	Power/Other	
VSS	D13	Power/Other	
VCC	D14	Power/Other	
VCC	D15	Power/Other	
VSS	D16	Power/Other	
VCC	D17	Power/Other	
VCC	D18	Power/Other	
VSS	D19	Power/Other	
IERR#	D20	Open Drain	Output
PROCHOT#	D21	Open Drain	Input/ Output
RSVD	D22	Reserved	
VSS	D23	Power/Other	
DPWR#	D24	Common Clock	Input/ Output
TEST2	D25	Test	
VSS	D26	Power/Other	
DBSY#	E1	Common Clock	Input/ Output
BNR#	E2	Common Clock	Input/ Output
VSS	E3	Power/Other	
HITM#	E4	Common Clock	Input/ Output
DPRSTP#	E5	CMOS	Input
VSS	E6	Power/Other	
VCC	E7	Power/Other	
VSS	E8	Power/Other	
VCC	E9	Power/Other	
VCC	E10	Power/Other	
VSS	E11	Power/Other	

Datasheet Datasheet



Table 24. Pin Listing by Pin Number (Sheet 10 of 17)

Pin NamePin NumberSignal Buffer TypeDirectVCCE12Power/OtherVCCE13Power/OtherVSSE14Power/OtherVCCE15Power/OtherVSSE16Power/Other	tion
VCC E13 Power/Other VSS E14 Power/Other VCC E15 Power/Other	
VSS E14 Power/Other VCC E15 Power/Other	
VCC E15 Power/Other	
VSS E16 Power/Other	
VCC E17 Power/Other	
VCC E18 Power/Other	
VSS E19 Power/Other	
VCC E20 Power/Other	
VSS E21 Power/Other	
D[0]# E22 Source Synch Input/Output	
D[7]# E23 Source Synch Input/Output	
VSS E24 Power/Other	
D[6]# E25 Source Synch Input/Outpu	
D[2]# E26 Source Synch Input/Output	
BR0# F1 Common Clock Input/Outpu	
VSS F2 Power/Other	
RS[0]# F3 Common Clock Input	
RS[1]# F4 Common Clock Input	
VSS F5 Power/Other	
RSVD F6 Reserved	
VCC F7 Power/Other	
VSS F8 Power/Other	
VCC F9 Power/Other	
VCC F10 Power/Other	
VSS F11 Power/Other	
VCC F12 Power/Other	
VSS F13 Power/Other	
VCC F14 Power/Other	
VCC F15 Power/Other	
VSS F16 Power/Other	
VCC F17 Power/Other	

Table 24. Pin Listing by Pin Number (Sheet 11 of 17)

			1
Pin Name	Pin Number	Signal Buffer Type	Direction
VCC	F18	Power/Other	
VSS	F19	Power/Other	
VCC	F20	Power/Other	
DRDY#	F21	Common Clock	Input/ Output
VSS	F22	Power/Other	
D[4]#	F23	Source Synch	Input/ Output
D[1]#	F24	Source Synch	Input/ Output
VSS	F25	Power/Other	
D[13]#	F26	Source Synch	Input/ Output
VSS	G1	Power/Other	
TRDY#	G2	Common Clock	Input
RS[2]#	G3	Common Clock	Input
VSS	G4	Power/Other	
BPRI#	G5	Common Clock	Input
HIT#	G6	Common Clock	Input/ Output
VCCP	G21	Power/Other	
D[3]#	G22	Source Synch	Input/ Output
VSS	G23	Power/Other	
D[9]#	G24	Source Synch	Input/ Output
D[5]#	G25	Source Synch	Input/ Output
VSS	G26	Power/Other	
ADS#	H1	Common Clock	Input/ Output
REQ[1]#	H2	Source Synch	Input/ Output
VSS	Н3	Power/Other	
LOCK#	H4	Common Clock	Input/ Output
DEFER#	H5	Common Clock	Input



Table 24. Pin Listing by Pin Number (Sheet 12 of 17)

			1
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	Н6	Power/Other	
VSS	H21	Power/Other	
D[12]#	H22	Source Synch	Input/ Output
D[15]#	H23	Source Synch	Input/ Output
VSS	H24	Power/Other	
DINV[0]#	H25	Source Synch	Input/ Output
DSTBP[0]#	H26	Source Synch	Input/ Output
A[9]#	J1	Source Synch	Input/ Output
VSS	J2	Power/Other	
REQ[3]#	J3	Source Synch	Input/ Output
A[3]#	J4	Source Synch	Input/ Output
VSS	J5	Power/Other	
VCCP	J6	Power/Other	
VCCP	J21	Power/Other	
VSS	J22	Power/Other	
D[11]#	J23	Source Synch	Input/ Output
D[10]#	J24	Source Synch	Input/ Output
VSS	J25	Power/Other	
DSTBN[0]#	J26	Source Synch	Input/ Output
VSS	K1	Power/Other	
REQ[2]#	K2	Source Synch	Input/ Output
REQ[0]#	К3	Source Synch	Input/ Output
VSS	K4	Power/Other	
A[6]#	K5	Source Synch	Input/ Output
VCCP	K6	Power/Other	
VCCP	K21	Power/Other	
D[14]#	K22	Source Synch	Input/ Output

Table 24. Pin Listing by Pin Number (Sheet 13 of 17)

		· · · · · · · · · · · · · · · · · · ·	<u> </u>
Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	K23	Power/Other	
D[8]#	K24	Source Synch	Input/ Output
D[17]#	K25	Source Synch	Input/ Output
VSS	K26	Power/Other	
REQ[4]#	L1	Source Synch	Input/ Output
A[13]#	L2	Source Synch	Input/ Output
VSS	L3	Power/Other	
A[5]#	L4	Source Synch	Input/ Output
A[4]#	L5	Source Synch	Input/ Output
VSS	L6	Power/Other	
VSS	L21	Power/Other	
D[22]#	L22	Source Synch	Input/ Output
D[20]#	L23	Source Synch	Input/ Output
VSS	L24	Power/Other	
D[29]#	L25	Source Synch	Input/ Output
DSTBN[1]#	L26	Source Synch	Input/ Output
ADSTB[0]#	M1	Source Synch	Input/ Output
VSS	M2	Power/Other	
A[7]#	M3	Source Synch	Input/ Output
RSVD	M4	Reserved	
VSS	M5	Power/Other	
VCCP	M6	Power/Other	
VCCP	M21	Power/Other	
VSS	M22	Power/Other	
D[23]#	M23	Source Synch	Input/ Output
D[21]#	M24	Source Synch	Input/ Output
VSS	M25	Power/Other	

Datasheet Datasheet



Table 24. Pin Listing by Pin Number (Sheet 14 of 17)

(Sheet 14 of 17)					
Pin Name	Pin Number	Signal Buffer Type	Direction		
DSTBP[1]#	M26	Source Synch	Input/ Output		
VSS	N1	Power/Other			
A[8]#	N2	Source Synch	Input/ Output		
A[10]#	N3	Source Synch	Input/ Output		
VSS	N4	Power/Other			
RSVD	N5	Reserved			
VCCP	N6	Power/Other			
VCCP	N21	Power/Other			
D[16]#	N22	Source Synch	Input/ Output		
VSS	N23	Power/Other			
DINV[1]#	N24	Source Synch	Input/ Output		
D[31]#	N25	Source Synch	Input/ Output		
VSS	N26	Power/Other			
A[15]#	P1	Source Synch	Input/ Output		
A[12]#	P2	Source Synch	Input/ Output		
VSS	P3	Power/Other			
A[14]#	P4	Source Synch	Input/ Output		
A[11]#	P5	Source Synch	Input/ Output		
VSS	P6	Power/Other			
VSS	P21	Power/Other			
D[26]#	P22	Source Synch	Input/ Output		
D[25]#	P23	Source Synch	Input/ Output		
VSS	P24	Power/Other			
D[24]#	P25	Source Synch	Input/ Output		
D[18]#	P26	Source Synch	Input/ Output		
A[16]#	R1	Source Synch	Input/ Output		

Table 24. Pin Listing by Pin Number (Sheet 15 of 17)

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	R2	Power/Other	
A[19]#	R3	Source Synch	Input/ Output
A[24]#	R4	Source Synch	Input/ Output
VSS	R5	Power/Other	
VCCP	R6	Power/Other	
VCCP	R21	Power/Other	
VSS	R22	Power/Other	
D[19]#	R23	Source Synch	Input/ Output
D[28]#	R24	Source Synch	Input/ Output
VSS	R25	Power/Other	
COMP[0]	R26	Power/Other	Input/ Output
VSS	T1	Power/Other	
RSVD	T2	Reserved	
A[26]#	Т3	Source Synch	Input/ Output
VSS	T4	Power/Other	
A[25]#	T5	Source Synch	Input/ Output
VCCP	Т6	Power/Other	
VCCP	T21	Power/Other	
D[37]#	T22	Source Synch	Input/ Output
VSS	T23	Power/Other	
D[27]#	T24	Source Synch	Input/ Output
D[30]#	T25	Source Synch	Input/ Output
VSS	T26	Power/Other	
A[23]#	U1	Source Synch	Input/ Output
A[30]#	U2	Source Synch	Input/ Output
VSS	U3	Power/Other	
A[21]#	U4	Source Synch	Input/ Output



Table 24. Pin Listing by Pin Number (Sheet 16 of 17)

(Sheet 10 of 17)					
Pin Name	Pin Number	Signal Buffer Type	Direction		
A[18]#	U5	Source Synch	Input/ Output		
VSS	U6	Power/Other			
VSS	U21	Power/Other			
DINV[2]#	U22	Source Synch	Input/ Output		
D[39]#	U23	Source Synch	Input/ Output		
VSS	U24	Power/Other			
D[38]#	U25	Source Synch	Input/ Output		
COMP[1]	U26	Power/Other	Input/ Output		
ADSTB[1]#	V1	Source Synch	Input/ Output		
VSS	V2	Power/Other			
RSVD	V3	Reserved			
A[31]#	V4	Source Synch	Input/ Output		
VSS	V5	Power/Other			
VCCP	V6	Power/Other			
VCCP	V21	Power/Other			
VSS	V22	Power/Other			
D[36]#	V23	Source Synch	Input/ Output		
D[34]#	V24	Source Synch	Input/ Output		
VSS	V25	Power/Other			
D[35]#	V26	Source Synch	Input/ Output		
VSS	W1	Power/Other			
A[27]#	W2	Source Synch	Input/ Output		
A[32]#	W3	Source Synch	Input/ Output		
VSS	W4	Power/Other			
A[28]#	W5	Source Synch	Input/ Output		
A[20]#	W6	Source Synch	Input/ Output		
VCCP	W21	Power/Other			

Table 24. Pin Listing by Pin Number (Sheet 17 of 17)

Pin Name	Pin Number	Signal Buffer Type	Direction
D[41]#	W22	Source Synch	Input/ Output
VSS	W23	Power/Other	
D[43]#	W24	Source Synch	Input/ Output
D[44]#	W25	Source Synch	Input/ Output
VSS	W26	Power/Other	
COMP[3]	Y1	Power/Other	Input/ Output
A[17]#	Y2	Source Synch	Input/ Output
VSS	Y3	Power/Other	
A[29]#	Y4	Source Synch	Input/ Output
A[22]#	Y5	Source Synch	Input/ Output
VSS	Y6	Power/Other	
VSS	Y21	Power/Other	
D[32]#	Y22	Source Synch	Input/ Output
D[42]#	Y23	Source Synch	Input/ Output
VSS	Y24	Power/Other	
D[40]#	Y25	Source Synch	Input/ Output
DSTBN[2]#	Y26	Source Synch	Input/ Output

§ §

Datasheet Datasheet



6 Thermal Specifications and Design Considerations

6.1 Power Specifications

Table 25. Power Specifications for the Pentium Dual-Core Processor

Symbol	Processor Number	Core Frequency & Voltage	Thermal Design Power				Notes
TDP		0.80 GHz & LFM V _{CC}		24		W	At 100°C Notes 1, 4, 5
TDP	T2310	1.46 GHz & HFM V _{CC}	35		W	At 100°C Notes 1, 4, 5	
TDP	T2330	1.60 GHz & HFM V _{CC}		35		W	At 100°C Notes 1, 4, 5
Symbol	Parameter		Min	Тур	Max	Unit	Notes
P _{AH} , P _{SGNT}	Auto Halt, Stop Grant Power at HFM V _{CC} at LFM V _{CC}				13.5 9.4	W	At 50°C Note 2
P _{SLP}	Sleep Power at HFM V _{CC} at LFM V _{CC}				12.9 9.1	W	At 50°C Note 2
P _{DSLP}	Deep Sleep Power at HFM V_{CC} at LFM V_{CC}				7.0 5.4	W	At 35°C Note 2
TJ	Junction Temperati	ure	0		100	°C	Notes 3, 4

NOTES:

- The TDP specification should be used to design the processor thermal solution. The TDP is not the maximum theoretical power the processor can generate.
- Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated.
- 3. As measured by the activation of the on-die Intel Thermal Monitor. The Intel Thermal Monitor's automatic mode is used to indicate that the maximum T_J has been reached. Refer to Section 6.2 for more details.
- 4. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications.



6.2 Monitoring Die Temperature

There are three methods of monitoring die temperature:

- Thermal diode
- Intel® Thermal Monitor
- · Digital thermal sensor

6.2.1 Thermal Diode

The processor incorporates an on-die PNP transistor whose base emitter junction is used as a thermal "diode", with its collector shorted to ground. The thermal diode, can be read by an off-die analog/digital converter (a thermal sensor) located on the motherboard, or a stand-alone measurement kit. The thermal diode may be used to monitor the die temperature of the processor for thermal management or instrumentation purposes but is not a reliable indication that the maximum operating temperature of the processor has been reached. When using the thermal diode, a temperature offset value must be read from a processor Model Specific Register (MSR) and applied. See Section 6.2.2 for more details. Please see Section 6.2.3 for thermal diode usage recommendation when the PROCHOT# signal is not asserted.

Note:

The reading of the external thermal sensor (on the motherboard) connected to the processor thermal diode signals, will not necessarily reflect the temperature of the hottest location on the die. This is due to inaccuracies in the external thermal sensor, on-die temperature gradients between the location of the thermal diode and the hottest location on the die, and time based variations in the die temperature measurement. Time based variations can occur when the sampling rate of the thermal diode (by the thermal sensor) is slower than the rate at which the T_J temperature can change.

Offset between the thermal diode-based temperature reading and the Intel Thermal Monitor reading may be characterized using the Intel Thermal Monitor's Automatic mode activation of thermal control circuit. This temperature offset must be taken into account when using the processor thermal diode to implement power management events. This offset is different than the diode Toffset value programmed into the processor Model Specific Register (MSR).

Table 26, Table 27, Table 28, and Table 29 provide the diode interface and specifications. Two different sets of diode parameters are listed in Table 27 and Table 28. The Diode Model parameters (Table 27) apply to traditional thermal sensors that use the Diode Equation to determine the processor temperature. Transistor Model parameters (Table 28) have been added to support thermal sensors that use the transistor equation method. The Transistor Model may provide more accurate temperature measurements when the diode ideality factor is closer to the maximum or minimum limits. Please contact your external thermal sensor supplier for their recommendation. This thermal diode is separate from the Intel Thermal Monitor's thermal sensor and cannot be used to predict the behavior of the Intel Thermal Monitor.

Table 26. Thermal Diode Interface

Signal Name	Pin/Ball Number	Signal Description
THERMDA	A24	Thermal diode anode
THERMDC	A25	Thermal diode cathode



Table 27. Thermal Diode Parameters using Diode Mode

Symbol	Parameter	Min	Тур	Max	Unit	Notes
I _{FW}	Forward Bias Current	5	-	200	μΑ	1
n	Diode Ideality Factor	1.000	1.009	1.050	-	2, 3, 4
R _{TT}	Series Resistance	2.79	4.52	6.24	Ω	2, 3, 5

NOTES:

- Intel does not support or recommend operation of the thermal diode under reverse bias.
 Intel does not support or recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance range.
- 2. Characterized across a temperature range of 50 100°C.
- 3. Not 100% tested. Specified by design characterization.
- 4. The ideality factor, n, represents the deviation from ideal diode behavior as exemplified by the diode equation:

$$I_{FW} = I_S * (e^{qV_D/nkT} - 1)$$

where I_S = saturation current, q = electronic charge, V_D = voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin).

5. The series resistance, R_{TT}, is provided to allow for a more accurate measurement of the junction temperature. R_{TT}, as defined, includes the lands of the processor but does not include any socket resistance or board trace resistance between the socket and the external remote diode thermal sensor. R_{TT} can be used by remote diode thermal sensors with automatic series resistance cancellation to calibrate out this error term. Another application is that a temperature offset can be manually calculated and programmed into an offset register in the remote diode thermal sensors as exemplified by the equation:

$$T_{error} = [R_{TT} * (N-1) * I_{FWmin}] / [nk/q * In N]$$

where T_{error} = sensor temperature error, N = sensor current ratio, k = Boltzmann Constant, q = electronic charge.

Table 28. Thermal Diode Parameters using Transistor Mode

Symbol	Parameter	Min	Тур	Max	Unit	Notes
I _{FW}	Forward Bias Current	5	-	200	μΑ	1, 2
IE	Emitter Current	5		200	μΑ	
n _Q	Transistor Ideality	0.997	1.001	1.005	-	3, 4, 5
Beta		0.3		0.760		3, 4
R _{TT}	Series Resistance	2.79	4.52	6.24	Ω	3, 6

NOTES:

- 1. Intel does not support or recommend operation of the thermal diode under reverse bias.
- 2. Same as I_{FW} in Table 26.
- 3. Characterized across a temperature range of 50 100 °C.
- 4. Not 100% tested. Specified by design characterization.
- 5. The ideality factor, nQ, represents the deviation from ideal transistor model behavior as exemplified by the equation for the collector current:

$$I_C = I_S * (e^{qV} BE^{/n} Q^{kT} - 1)$$

Where I_S = saturation current, q = electronic charge, V_{BE} = voltage across the transistor base emitter junction (same nodes as VD), k = Boltzmann Constant, and T = absolute temperature (Kelvin).

 The series resistance, R_{TT,} provided in the Diode Model Table (Table 27) can be used for more accurate readings as needed.



When calculating a temperature based on thermal diode measurements, a number of parameters must be either measured or assumed. Most devices measure the diode ideality and assume a series resistance and ideality trim value, although some are capable of also measuring the series resistance. Calculating the temperature is then accomplished using the equations listed under Table 26. In most temperature sensing devices, an expected value for the diode ideality is designed-in to the temperature calculation equation. If the designer of the temperature sensing device assumes a perfect diode the ideality value (also called n_{trim}) will be 1.000. Given that most diodes are not perfect, the designers usually select an n_{trim} value that more closely matches the behavior of the diodes in the processor. If the processors diode ideality deviates from that of n_{trim}, each calculated temperature will be offset by a fixed amount. This temperature offset can be calculated with the equation:

$$T_{error(nf)} = T_{measured} X (1 - n_{actual}/n_{trim})$$

 $T_{error(nf)} = T_{measured} \ X \ (1 - n_{actual}/n_{trim})$ Where $T_{error(nf)}$ is the offset in degrees C, $T_{measured}$ is in Kelvin, n_{actual} is the measured ideality of the diode, and n_{trim} is the diode ideality assumed by the temperature sensing device.

6.2.2 Thermal Diode Offset

In order to improve the accuracy of diode based temperature measurements, a temperature offset value (specified as Toffset) will be programmed into a processor Model Specific Register (MSR) which will contain thermal diode characterization data. During manufacturing each processors thermal diode will be evaluated for its behavior relative to a theoretical diode. Using the equation above, the temperature error created by the difference between n_{trim} and the actual ideality of the particular processor will be calculated.

If the n_{trim} value used to calculate Toffset differs from the n_{trim} value used in a temperature sensing device, the $T_{error(nf)}$ may not be accurate. If desired, the Toffset can be adjusted by calculating n_{actual} and then recalculating the offset using the actual n_{trim} as defined in the temperature sensor manufacturers' datasheet.

The n_{trim} used to calculate the Diode Correction Toffset are listed in Table 29.

Table 29. Thermal Diode n_{trim} and Diode Correction Toffset

Symbol	Parameter		Unit
n _{trim}	Diode ideality used to calculate Toffset	1.01	



6.2.3 Intel® Thermal Monitor

The Intel Thermal Monitor helps control the processor temperature by activating the TCC (Thermal Control Circuit) when the processor silicon reaches its maximum operating temperature. The temperature at which the Intel Thermal Monitor activates the TCC is not user configurable. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

With a properly designed and characterized thermal solution, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be minor and hence not detectable. An underdesigned thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss, and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously.

The Intel Thermal Monitor controls the processor temperature by modulating (starting and stopping) the processor core clocks or by initiating an Enhanced Intel SpeedStep Technology transition when the processor silicon reaches its maximum operating temperature. The Intel Thermal Monitor uses two modes to activate the TCC: Automatic mode and on-demand mode. If both modes are activated, Automatic mode takes precedence.

Note:

The Intel Thermal Monitor automatic mode must be enabled through BIOS for the processor to be operating within specifications.

There are two automatic modes called Intel Thermal Monitor 1 and Intel Thermal Monitor 2. These modes are selected by writing values to the Model Specific Registers (MSRs) of the processor. After Automatic mode is enabled, the TCC will activate only when the internal die temperature reaches the maximum allowed value for operation.

Likewise, when Intel Thermal Monitor 2 is enabled, and a high temperature situation exists, the processor will perform an Enhanced Intel SpeedStep Technology transition to a lower operating point. When the processor temperature drops below the critical level, the processor will make an Enhanced Intel SpeedStep Technology transition to the last requested operating point.

Intel Thermal Monitor 1 and Intel Thermal Monitor 2 can co-exist within the processor. If both Intel Thermal Monitor 1 and Intel Thermal Monitor 2 bits are enabled in the auto-throttle MSR, Intel Thermal Monitor 2 will take precedence over Intel Thermal Monitor 1. However, if Intel Thermal Monitor 2 is not sufficient to cool the processor below the maximum operating temperature then Intel Thermal Monitor 1 will also activate to help cool down the processor. Intel recommends Intel Thermal Monitor 1 and Intel Thermal Monitor 2 be enabled on the processor.

If a processor load based Enhanced Intel SpeedStep Technology transition (through MSR write) is initiated when an Intel Thermal Monitor 2 period is active, there are two possible results:

- If the processor load based Enhanced Intel SpeedStep Technology transition target frequency is **higher** than the Intel Thermal Monitor 2 transition based target frequency, the processor load-based transition will be deferred until the Intel Thermal Monitor 2 event has been completed.
- 2. If the processor load-based Enhanced Intel SpeedStep Technology transition target frequency is **lower** than the Intel Thermal Monitor 2 transition based target



frequency, the processor will transition to the processor load-based Enhanced Intel SpeedStep Technology target frequency point.

When Intel Thermal Monitor 1 is enabled while a high temperature situation exists, the clocks will be modulated by alternately turning the clocks off and on at a 50% duty cycle. Cycle times are processor speed dependent and will decrease linearly as processor core frequencies increase. Once the temperature has returned to a non-critical level, modulation ceases and TCC goes inactive. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near the trip point. The duty cycle is factory configured and cannot be modified. Also, automatic mode does not require any additional hardware, software drivers, or interrupt handling routines. Processor performance will be decreased by the same amount as the duty cycle when the TCC is active.

The TCC may also be activated via on-demand mode. If bit 4 of the ACPI Intel Thermal Monitor control register is written to a 1, the TCC will be activated immediately, independent of the processor temperature. When using on-demand mode to activate the TCC, the duty cycle of the clock modulation is programmable via bits 3:1 of the same ACPI Intel Thermal Monitor control register. In automatic mode, the duty cycle is fixed at 50% on, 50% off, however in on-demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off, to 87.5% on/12.5% off in 12.5% increments. On-demand mode may be used at the same time automatic mode is enabled, however, if the system tries to enable the TCC via on-demand mode at the same time automatic mode is enabled and a high temperature condition exists, automatic mode will take precedence.

An external signal, PROCHOT# (processor hot) is asserted when the processor detects that its temperature is above the thermal trip point. Bus snooping and interrupt latching are also active while the TCC is active.

Besides the thermal sensor and thermal control circuit, the Intel Thermal Monitor also includes one ACPI register, one performance counter register, three Model Specific Registers (MSR), and one I/O pin (PROCHOT#). All are available to monitor and control the state of the Intel Thermal Monitor feature. The Intel Thermal Monitor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#.

Note:

PROCHOT# will not be asserted when the processor is in the Stop Grant, Sleep and Deep Sleep low power states (internal clocks stopped), hence the thermal diode reading must be used as a safeguard to maintain the processor junction temperature within maximum specification. If the platform thermal solution is not able to maintain the processor junction temperature within the maximum specification, the system must initiate an orderly shutdown to prevent damage. If the processor enters one of the above low power states with PROCHOT# already asserted, PROCHOT# will remain asserted until the processor exits the low power state and the processor junction temperature drops below the thermal trip point.

If Thermal Monitor automatic mode is disabled, the processor will be operating out of specification. Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a temperature of approximately 125°C. At this point the THERMTRIP# signal will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. When THERMTRIP# is asserted, the processor core voltage must be shut down within the time specified in Chapter 3.

6.2.4 Digital Thermal Sensor

The processor also contains an on-die digital thermal sensor that can be read via a MSR (no I/O interface). In a dual-core implementation of the processor, each core will have a unique digital thermal sensor whose temperature is accessible via processor MSR. The digital thermal sensor is the preferred method of reading the processor die



temperature since it can be located much closer to the hottest portions of the die and can thus more accurately track the die temperature and potential activation of processor core clock modulation via the Thermal Monitor. The digital thermal sensor is only valid while the processor is in the normal operating state (CO state).

Unlike traditional thermal devices, the Digital Thermal sensor will output a temperature relative to the maximum supported operating temperature of the processor $(T_{J,max})$. It is the responsibility of software to convert the relative temperature to an absolute temperature. The temperature returned by the digital thermal sensor will always be at or below $T_{J,max}$. Over temperature conditions are detectable via an Out Of Spec status bit. This bit is also part of the Digital Thermal sensor MSR. When this bit is set, the processor is operating out of specification and immediate shutdown of the system should occur. The processor operation and code execution is not guaranteed once the activation of the Out of Spec status bit is set.

The Digital Thermal Sensor (DTS) relative temperature readout corresponds to the Intel Thermal Monitor 1 and Intel Thermal Monitor 2 trigger points. When the DTS indicates maximum processor core temperature has been reached the Intel Thermal Monitor 1 or Intel Thermal Monitor 2 hardware thermal control mechanism will activate. The DTS and Intel Thermal Monitor 1/Intel Thermal Monitor 2 temperature may not correspond to the thermal diode reading since the thermal diode is located in a separate portion of the die and thermal gradient between the individual core DTS. Additionally, the thermal gradient from DTS to thermal diode can vary substantially due to changes in processor power, mechanical and thermal attach and software application. The system designer is required to use the DTS to guarantee proper operation of the processor within its temperature operating specifications

6.3 Out of Specification Detection

Overheat detection is performed by monitoring the processor temperature and temperature gradient. This feature is intended for graceful shut down before the THERMTRIP# is activated. If the processor's Intel Thermal Monitor 1 or Intel Thermal Monitor 2 are triggered and the temperature remains high, an "Out Of Spec" status and sticky bit are latched in the status MSR register and generates thermal interrupt.

6.4 PROCHOT# Signal Pin

An external signal, PROCHOT# (processor hot), is asserted when the processor die temperature has reached its maximum operating temperature. If the Intel Thermal Monitor 1 or Intel Thermal Monitor 2 is enabled (note that the Thermal Monitor 1 or Thermal Monitor 2 must be enabled for the processor to be operating within specification), the TCC will be active when PROCHOT# is asserted. The processor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#.

The processor implement a bi-directional PROCHOT# capability to allow system designs to protect various components from over-temperature situations. The PROCHOT# signal is bi-directional in that it can either signal when the processor has reached its maximum operating temperature or be driven from an external source to activate the TCC. The ability to activate the TCC via PROCHOT# can provide a means for thermal protection of system components.

In a dual-core implementation, only a single PROCHOT# pin exists at a package level. When either core's thermal sensor trips, PROCHOT# signal will be driven by the processor package. If only Intel Thermal Monitor 1 is enabled, PROCHOT# will be asserted and only the core that is above TCC temperature trip point will have its core clocks modulated. If Intel Thermal Monitor 2 is enabled, then regardless of which core(s) are above TCC temperature trip point, both cores will enter the lowest



programmed Intel Thermal Monitor 2 performance state. It is important to note that Intel recommends both Intel Thermal Monitor 1 and Intel Thermal Monitor 2 to be enabled.

When PROCHOT# is driven by an external agent, if only Intel Thermal Monitor 1 is enabled on both cores, then both processor cores will have their core clocks modulated. If Intel Thermal Monitor 2 is enabled on both cores, then both processor core will enter the lowest programmed Intel Thermal Monitor 2 performance state.

One application is the thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and activate the TCC when the temperature limit of the VR is reached. By asserting PROCHOT# (pulled-low) and activating the TCC, the VR can cool down as a result of reduced processor power consumption. Bi-directional PROCHOT# can allow VR thermal designs to target maximum sustained current instead of maximum current. Systems should still provide proper cooling for the VR, and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. The system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP. With a properly designed and characterized thermal solution, it is anticipated that bi-directional PROCHOT# would only be asserted for very short periods of time when running the most power intensive applications. An underdesigned thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may cause a noticeable performance loss.

