

## EECS 370 Homework #3

### Problem #1 [4 points]:

- a) What is the average CPI (clocks per instruction) for a standard 5 stage LC-2K4 pipeline (as discussed in lecture) assuming all data dependencies can be handled by forwarding, every fifth instruction is a branch, and branches are predicted correctly 50% of the time.

$$\text{ANSWER: } 1 + 3 * 1/5 * (1 - 0.5) = 1.3$$

- b) What would be the average CPI if branches are predicted correctly 75% of the time?

$$\text{ANSWER: } 1 + 3 * 1/5 * (1 - 0.75) = 1.15$$

- c) What would be the average CPI if branches are predicted correctly 95% of the time?

$$\text{ANSWER: } 1 + 3 * 1/5 * (1 - 0.95) = 1.03$$

### Problem #2 [4 points]:

Rewrite the following LC-2K4 program so that it is functionally the same (at the end of your function all the registers and data memory locations would be exactly the same) but requires as few cycles as possible to execute on the 5 stage LC-2K4 pipeline discussed in lecture. Assume all branches are predicted as not taken and forwarding takes place wherever possible. The label "offset" is at some location unknown to you. Only modify registers and memory that are modified in the original program. You must also provide a count of how many cycles your program requires for execution.

```
loop    lw      0    2    one
        lw      0    1    two
        lw      5    3    offset
        nand    3    3    3
        sw      5    3    offset
        add     5    2    5
        beq     1    5    done
        beq     0    0    loop
done    halt
one     .fill   1
two     .fill   2
```

ANSWER:

```
lw      5    3    offset
lw      0    2    one
nand    3    3    3
sw      5    3    offset
add     5    2    5
lw      5    3    offset
lw      0    1    two
nand    3    3    3
```

```

        sw      5    3    offset
        add     5    2    5
        halt
one     .fill   1
two     .fill   2

```

Cycles required for execution: 15  
(the original program took 28 cycles)

**Problem #3** [4 points]:

Suppose we use the 5 stage pipeline presented in class, with no data hazard detection or forwarding. Insert nops into the code below to ensure correct execution. (You are not allowed to reorder the original instructions.) Also calculate the run time, in cycles, of your LC2k4 code after inserting nops.

Assume the following values before start of this code:

```

Reg 1 = 1
Reg 2 = 1
Reg 3 = 0
Reg 4 = 0
Reg 6 = 28

start  add 3 1 3
        add 3 2 3
        lw  0 4 value
        add 4 4 4
        add 3 4 3
        beq 3 6 stop
        add 3 4 3
        beq 3 3 start
stop   add 3 3 3
        halt
value  .fill 1

```

ANSWER:

```

start  add 3 1 3      r3 = 1, 7
        noop
        noop
        add 3 2 3      r3 = 2, 8
        lw  0 4 value  r4 = 1
        noop
        noop
        add 4 4 4      r4 = 2
        noop
        noop
        add 3 4 3      r3 = 4, 10, 16, 22, 28
        noop
        noop
        beq 3 6 stop
        add 3 4 3      r3 = 6
        noop
        noop
        beq 3 3 start

```

```

stop    add 3 3 3
        halt
value   .fill 1

```

Run time: 107 cycles

**Problem #4** [4 points]:

Consider a pipelined LC-2 implemented similar to the lecture slides that resolves data hazards by stalling rather than forwarding. For the following code fragment, indicate which cycle each instruction completes on (i.e., the number of the cycle in which the instruction is in the writeback WB stage). Assume that cycle 1 is the fetch of the first "add" instruction. The first two instructions are already done for you.

Instruction		Completes on cycle
add	4 5 6	5
nand	4 5 6	6
add	1 2 3	___
lw	3 4 2	___
sw	6 3 7	___
add	4 1 2	___
nand	7 1 4	___
nand	2 3 5	___
sw	2 5 4	___
add	4 3 2	___
lw	2 2 2	___
halt		___

ANSWER:

add	4 5 6	5
nand	4 5 6	6
add	1 2 3	7
lw	3 4 2	10
sw	6 3 7	11
add	4 1 2	13

```

nand 7 1 4      14
nand 2 3 5      16
sw    2 5 4      19
add   4 3 2      20
lw    2 2 2      23
halt                24

```

**Problem #5** [4 points]

The alpha version of the LC2K4 processor did not support using immediate values in the main ALU as operands, Hence, the LC2K4-Alpha had an extra stage (with its own special ALU) in the pipeline: AC (Address Calculation). Address calculations (a base register + an immediate offset) are done in this stage. Consider the following two possible pipelines for LC2K4-Alpha:

```

IF ID AC EX MEM WB
IF ID EX AC MEM WB

```

Assuming each pipeline has complete data forwarding paths, which performs better for the following program? How many cycles does each style require for the following program?

```

add 1 2 3
lw  3 4 100
add 4 3 7
lw  7 5 75
sw  5 7 100

```

**ANSWER**

IF ID AC EX MEM WB pipeline:

```

          1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
add 1 2 3  IF ID AC EX ME WB
lw  3 4 100 IF ID AC AC EX ME WB
add 4 3 7   IF ID ID AC EX EX ME WB
lw  7 5 75   IF IF ID AC AC AC EX ME WB
sw  5 7 100   IF ID ID ID AC AC AC EX ME WB

```

Cycles required: 15

IF ID EX AC MEM WB pipeline:

```

          1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
add 1 2 3  IF ID EX AC ME WB
lw  3 4 100 IF ID EX AC ME WB
add 4 3 7   IF ID EX EX EX AC ME WB
lw  7 5 75   IF ID ID ID EX AC ME WB
sw  5 7 100   IF IF IF ID EX AC AC ME WB

```

Cycles required: 13

The IF ID EX AC MEM WB pipeline performs better.

**Problem #6** [4 points]

(a) For the following LC-2 code running on the pipeline presented in class, identify which dependencies are data hazards that will be resolved via forwarding? Please mark the instructions to indicate which ones acquire one or more inputs from the EX-to-EX stage bypass (e.g., pulling the value out of EX/MEM pipeline register, if so, label the instruction with an "E") or the MEM-to-EX stage bypass ("M")? (For the first part of this problem, there is no MEM-to-MEM stage bypass.) Also mark which instructions must stall ("L") even with the forwarding support?

```
add 1 2 3
add 3 1 2      E
lw  3 1 100   M
sw  3 1 100   L
add 3 2 4
lw  4 6 100
```

ANSWER:

```
add 1 2 3      -
add 3 1 2      E
lw  3 1 100   M
sw  3 1 100   L
add 3 2 4      -
lw  4 6 100   E
```

(b) Complete the problem again, this time adding a MEM-to-MEM stage bypass (permitting a load result to be stored to memory in the next cycle). Indicate where an instruction receives an operand from the MEM-to-MEM bypass ("S").

ANSWER:

```
add 1 2 3      -
add 3 1 2      E
lw  3 1 100   M
sw  3 1 100   S
add 3 2 4      -
lw  4 6 100   E
```