

CMOS Transistor Scaling Past 32nm and Implications on Variation

Kelin J. Kuhn

Intel Fellow

Director of Advanced Device Technology

Portland Technology Development

Intel Corporation


AGENDA









- I. Overview – variation sources**
- II. Next generation variation – lithography**
- III. Next generation variation – polish**
- IV. Next generation devices**
- V. Measurements, results and interpretation**
- VI. Closing thoughts**

AGENDA

- I. Overview – variation sources**
- II. Next generation variation – lithography
- III. Next generation variation – polish
- IV. Next generation devices
- V. Measurements, results and interpretation
- VI. Closing thoughts


VARIATION SOURCES






AGENDA

- I. Overview – variation sources**
- II. Next generation variation – lithography**
- III. Next generation variation – polish
- IV. Next generation devices
- V. Measurements, results and interpretation
- VI. Closing thoughts



Design

OPC/RET




Phase mask data




Trim mask data

Reticle manufacturing




Phase mask




Trim mask

Exposure



Etch




Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)

C. Kenyon
TOK conf.
Dec. 2008






Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)

Phase mask data




Trim mask data




Reticle manufacturing






Phase mask




Trim mask



Exposure




Etch



C. Kenyon
TOK conf.
Dec. 2008


Layout Restrictions 65nm to 32nm

65 nm Layout Style




- Bi-directional features
- Varied gate dimensions
- Varied pitches

32 nm Layout Style




- Uni-directional features
- Uniform gate dimension
- Gridded layout



Design

OPC/RET




Phase mask data




Trim mask data

Reticle manufacturing




Phase mask




Trim mask

Exposure



Etch



Putting it all together for the gate layer of a 65nm MPU




(magnified 25,000X)


C. Kenyon
TOK conf.
Dec. 2008




Optical Proximity Correction (OPC) As a Resolution Enhancement Technique




Contour prediction – no OPC



Contour prediction – with OPC






SEM Image – no OPC






SEM Image – with OPC

K. Wells-Kilpatrick: 2007


45nm: OPC as a Variation Management Technique



Top-down resist CD meets spec, but poor contrast leads to poor resist profile which gets transferred to metal pattern after etch, resulting in shorting marginality




Computational lithography solution




Design

OPC/RET



Trim mask data




Exposure

Putting it all together for the gate layer of a 65nm MPU




=

(magnified 25,000X)



Etch



C. Kenyon
TOK conf.
Dec. 2008

MEEF

Mask Error Enhancement Factor



- MEEF is a scaling factor that causes certain layout geometries to exhibit a greater sensitivity to mask dimension tolerances.
- Any dimensional error in the mask is magnified on the wafer by the MEEF value.

$$\Delta W_{\text{wafer}} = \text{MEEF} * \Delta W_{\text{mask}}$$

- Depending on the value of the mask error and the lithography exposure/focus conditions the final printed pattern can be either larger or smaller.

MEEF Impact on Ze Error

Ze error can be either positive or negative




Yellow: DCCD contour after OPC


Green: with -3.375 nm mask making error

Red: with 3.375 nm mask making error


MEEF and Historical gate CD vs. pitch




248nm; OAI; model-based OPC




193nm; OAI; model-based OPC



193nm; APSM; model-based OPC



193nm; APSM; model-based OPC
double patterning




193nm; immersion; APSM; model-based OPC; double patterning; polarization

● Contacted gate pitch


C. Kenyon
TOK conf.
Dec. 2008

Low MEEF requires targeting in the “flat” portion of CD vs. pitch
Process innovations continue this trend in the 32nm node



Design

OPC/RET




Phase mask data




Trim mask data



Reticle manufacturing





Phase mask




Trim mask



Exposure



Etch




Putting it all together for the gate layer of a 65nm MPU




=

(magnified 25,000X)



C. Kenyon
TOK conf.
Dec. 2008


FLARE



- Flare is unwanted scattered light arriving at the wafer
- Flare is caused by interactions that force the light to travel in a "non-ray trace" direction.
- Flare is both a function of local environment around a feature (short range flare) and the total amount of energy going through the lens (long range flare).

Impact of flare on gate CDs

All structures have identical reticle CD and pitch




- During 65nm process development, large CD deviations were observed for structures having identical pitch and reticle CD due to flare
- Gates only 500 μ m away from one another could be >5nm different in CD

C. Kenyon
TOK conf.
Dec. 2008


Flare Variation Improvement with OPC

Color Code	Chrome Fraction
109:0	56.0 – 63.0
108:0	49.0 – 56.0
107:0	42.0 – 49.0
106:0	35.0 – 42.0
105:0	28.0 – 35.0
104:0	21.0 – 28.0
103:0	14.0 – 21.0
102:0	7.0 – 14.0
101:0	0.0 – 7.0




Development effort produced an algorithm capable of scanning designs and binning regions by local chrome fraction
Binning algorithm is combined with flare-calibrated OPC model

C. Kenyon, TOK conf., Dec. 2008



Design

OPC/RET




Phase mask data




Trim mask data



Reticle manufacturing






Phase mask




Trim mask



Exposure



Etch



Putting it all together for the gate layer of a 65nm MPU




(magnified 25,000X)

C. Kenyon
TOK conf.
Dec. 2008




45nm highlights role of lithography/etch in resolving LER/LWR




Technology Trend

Systematic Gate CD Lithography Variation



Critical to management of variation is the ability to deliver a 0.7X gate CD variation improvement in each generation enabled by continuous process technology improvements

Lithography Pipeline




Extend 193nm Optical Lithography as far as possible
Deploy EUV Lithography when available/affordable

Non-EUV Lithography Beyond 32 nm


Double Patterning

- Pitch doubling
- Improved 2-D features

Pitch Doubling




2-D Features



Spacer Gate Patterning


- Pitch doubling
- Improved variation



M. Bohr, ISCC, 2009

Bencher et al, Proc. of SPIE Vol. 6924 69244E-7

Pitch doubling and gate CD control





Resist freeze

Double Pattern Transfer

Neither Resist Freeze nor Double Pattern Transfer achieve full benefit of patterning at $\frac{1}{2}$ pitch

Both techniques still require resolution of a very small space (MEEF, LWR etc.)



Disadvantages of Double-patterning



Misalignment between the 2 exposures is a crucial liability for this technique and can limit its usability

Transistor parameters can be affected by asymmetry between the source and drain regions


Pitch doubling and gate CD matching



Pitch doubling eliminates the close correlation which currently exists between the CDs of adjacent gates

This has implications for memory cells and other circuits which depend upon this CD matching

Pitch doubling and gate CD matching



Single patterning: the distribution of CD mismatches between adjacent gates is a very small fraction of total gate CD variation


Pitch doubling: the distribution of CD mismatches is GREATER than the total gate CD variation

Non-EUV Lithography Beyond 32 nm


Double Patterning

- Pitch doubling
- Improved 2-D features

Pitch Doubling




2-D Features



Spacer Gate Patterning


- Pitch doubling
- Improved variation




M. Bohr, ISCC, 2009

Bencher et al, Proc. of SPIE Vol. 6924 69244E-7


Alternative: Spacer patterning




(1) Print and Resist Trim




(2) Etch Template




(3) Form Spacers





(4) Strip Template



(5) Transfer Etch




(6) STI Etch and ash




Spacer patterning retains correlation between doubled features

Alternative: Spacer patterning




(1) Print and Resist Trim



(2) Etch Template





(3) Form Spacers



(4) Strip Template

(5) Transfer Etch

(6) STIEtch and ash



Cross-section

Top-down


22nm Line and Space

However spacer patterning comes with challenges of its own

AGENDA

- I. **Overview – variation sources**
- II. **Next generation variation – lithography**
- III. **Next generation variation – polish**
- IV. Next generation devices
- V. Measurements, results and interpretation
- VI. Closing thoughts


HiK-MG: Gate First vs Gate Last



Advantages of gate last flow


- **High Thermal budget available for Midsection**
 - Better Activation of S/D Implants
- **Low thermal budget for Metal Gate**
 - Large range of Gate Materials available
- **Significant enhancement of strain**
 - Both NMOS and PMOS benefit

CMP Integration at 45 nm – HiK Metal Gate



First Generation HiK – Replacement Metal Gate
Three critical CMP operations in the FE

CMP Integration at 45 nm – HiK Metal Gate




First Generation HiK – Replacement Metal Gate
Three critical CMP operations in the FE

STR Pattern Density Variation Impact

High Pattern Density

Low Pattern Density

Post STI
Deposition



Slower Polish Rate


Faster Polish Rate

Post STI
Polish




STI Step Height Variation

High Pattern Density Area



Positive Step Height

Low Pattern Density Area




Zero Step Height




STI topography impacts transistor L_e and Z_e

STI Step Height Variation

High Pattern Density Area




Low Pattern Density Area




ography
ansi

STI Step Height Impact on Gate CD



“Dogbone”


Lg is longer at the diffusion boundary



“Icicle”

Gate CD is shorter at the diffusion boundary


CMP Integration at 45 nm – HiK Metal Gate



First Generation HiK – Replacement Metal Gate
Three critical CMP operations in the FE

Variation Challenges of RMG CMP Steps

- Gate height control critical to reducing variation
- PMOS/NMOS differences complicate CMP




C.Auth et al. VLSI Symp, (2008)

J. Steigerwald, IEDM 2008

Variation Challenges of RMG CMP Steps

OVERPOLISH

Exposes raised S/D
Rext/mobility impact




Gate region

S/D region – attacked during poly etch

UNDERPOLISH

Underetched contact
Rext impact




NMOS S/D region contact

S/D region – marginal contact


J. Steigerwald, IEDM 2008

45 nm: POP CMP Improvement Overscaling Topography Improvement




Improvements in polish enabled dramatic improvements in topography variation


Generational Improvements Patterning and Polish




90nm – TALL
1.0 μm^2




65nm – WIDE - 0.57 μm^2



45nm – WIDE
0.346 μm^2



32nm – WIDE
0.171 μm^2



22nm – WIDE
0.092 μm^2


65nm to 22nm: Patterning and polish enhancements

- Improved CD uniformity across STI boundaries
- Square corners (eliminate “dogbone” and “icicle” corners)

AGENDA


- I. Overview – variation sources**
- II. Next generation variation – lithography**
- III. Next generation variation – polish**
- IV. Next generation devices**
- V. Measurements, results and interpretation
- VI. Closing thoughts

MOSFET Challenges




Next Generation


MOSFET Challenges




Ultra-thin body with RSD




MuGFET



MuGFET VARIANTS




Nanowire



**Looking at all these
in more detail**


Ultra-thin body with RSD

Benefits










Ultra-thin body with RSD

Challenges




Ultra-thin body







MuGFET with RSD

Benefits













Kavalieros – Intel – IEDM 2006

MuGFET




Chang – TSMC – IEDM 2009




Nanowire

Benefits




Nanowire

Benefits







Nanowire

Challenges



Nanowire FETs




AGENDA

- I. Overview – variation sources**
- II. Next generation variation – lithography**
- III. Next generation variation – polish**
- IV. Next generation devices**
- V. Measurements, results and interpretation**
- VI. Closing thoughts**

Systematic and Random


- **Statistician's viewpoint:**

Random




Systematic

- **Process engineer's viewpoint:**




Random




Systematic

- **Device engineer's viewpoint:**




Random



Systematic

Measurement of Random and Systematic VT Variation at the Device Level



Traditional method:

1. Measure two identical adjacent devices and extract the difference $\sigma(VT_A - VT_B)$
2. Measure the entire population of all devices and extract $\sigma(VT_{pop})$

Random Variation
for a matched pair

$$Random_{mp} = StdDev(VT_A - VT_B) = \sigma(DVT)$$


Random Variation
for a single device

$$Random_{one-device} = \frac{StdDev(VT_A - VT_B)}{\sqrt{2}} = \frac{\sigma(DVT)}{\sqrt{2}}$$


Systematic Variation
for a single device

$$Systematic = \sqrt{(\sigma VT_{pop})^2 - \left(\frac{\sigma(DVT)}{\sqrt{2}}\right)^2}$$


Using Arrays for Variation Measurement (this example is metal resistors)





Using Arrays for Variation Measurement (this example is metal resistors)



Using Arrays for Variation Measurement (this example is metal resistors)



Important of Comprehending de-Biasing in Arrays



Random and Systematic Variation for Matched Ring Oscillators

Random:

- Calculate Delta

$$Delta = \frac{FreqA - FreqB}{FreqA + FreqB} * \frac{200}{\sqrt{2}}$$

- **Random Variation**

$$Rand = StdDev(Delta)$$

per data unit

Systematic:

- Total Sigma

$$\sigma = StdDev(FreqA)$$

per data unit

- Grand Mean

$$\mu = \frac{Mean(FreqA) + Mean(FreqB)}{2}$$

- **Systematic Variation**

$$Syst = \sqrt{\left(\frac{\sigma}{\mu} * 100\right)^2 - Rand^2}$$



per data unit

Total Variation:

$$Total = \frac{StdDev(FreqA)}{Mean(FreqA)} * 100$$


per data unit

45nm Product wafer: Random variation




K. Kuhn, ITJ 2008

Random and Systematic Variation Trends



Systematic WIW variation is comparable from one generation to the next




Random WIW variation in 32nm is comparable to 45nm and significantly improved over 65nm and 90nm due to HiK-MG

AGENDA

- I. Overview – variation sources**
- II. Next generation variation – lithography**
- III. Next generation variation – polish**
- IV. Next generation devices**
- V. Measurements, results and interpretation**
- VI. Closing thoughts**

Yield: A pragmatic measure of variation



Closing Thoughts

Process variation is not an insurmountable barrier to Moore's Law, but is simply another challenge to be overcome.



Q&A