

Past, Present and Future: SiGe and CMOS Transistor Scaling

K. J. Kuhn, A. Murthy, R. Kotlyar, and M. Kuhn
Intel Corporation



AGENDA


- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary

AGENDA


- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary




Consistent 2-year scaling




90nm – TALL
1.0 μm^2




65nm – WIDE - 0.57 μm^2



45nm – WIDE
0.346 μm^2



32nm – WIDE
0.171 μm^2



22nm – WIDE
0.092 μm^2

90 nm
2003














65 nm
2005

45 nm
2007

32 nm
2009

22 nm
2011
projected

90: 7
65: 8
45: 9
32: 9




Changes in Scaling

THEN


- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process

NOW


- Scaling drives down cost
- Materials drive performance
- Power constrained
- Standby power dominates
- Collaborative design-process




130nm




90nm



65nm



45nm




32nm

AGENDA







- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary

Transistor Performance Trend



Strain is a critical ingredient in modern transistor scaling
Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

Uniaxial Strain Enhancement with Embedded SiGe (PMOS)



Thompson – Intel
IEDM 2002 / 2004 [28-30]


Ghani – Intel
IEDM 2003 [31]

Chidambaram
TI / Applied Materials
VLSI - 2004 [32]




Transistor Results: Channel Strain


- Simulations show epitaxial S/D transistor has uniaxial compressive channel strain (Giles VLSI'04, [24])
- TEM electron diffraction measurements confirm 0.6% lattice displacement (Mistry, VLSI'04, [26])



$L_{\text{GATE}} = 50\text{nm}$




Technology Strain Trend



Strain is a critical ingredient in modern transistor scaling
Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation


K.P Bandstructure: No Stress

- Bulk heavy hole has 12 nodes
 - 4 of them are in $k_z=0$ plane
- Vertical gate field confines holes into an inversion layer
 - Moves from a bulk to a confined band structure
- 8 off-plane nodes projected to $k_z=0$ plane in quantized k.p




Uniaxial Stress along [110]

- Uniaxial stress along [110] has shear and biaxial components
- Shear compression lowers the energy of (C,D)
- Holes redistribute from (A,B) to (C,D)
- The effective mass and density of states (DOS) for scattering are reduced




1GPa uniaxial stress along [110], (001) surface, 1MV/cm effective field, 30meV energy contours

Uniaxial vs Biaxial




- Uniaxial strain introduced in a Si channel by SiGe in the S/D region.
- Biaxial strain introduced in a Si channel by SiGe below the channel region (or by a bonding process starting with SiGe below the channel region).


s-Si




SGOI, SSGOI




SSOI, SSDOI





Calculated using MASTAR (<http://www.itrs.net/models.html>)



UNIAXIAL
COMPRESSION





BIAXIAL
TENSION



Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION


BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)



UNIAXIAL
COMPRESSION




BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION





BIAXIAL
TENSION



Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)



UNIAXIAL
COMPRESSION


BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)



UNIAXIAL
COMPRESSION




BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION




BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION




BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION




BIAXIAL
TENSION




Kuhn
IEDM SC 2008





Calculated using MASTAR (<http://www.itrs.net/models.html>)




UNIAXIAL
COMPRESSION




BIAXIAL
TENSION



Kuhn
IEDM SC 2008



Kuhn, IEDM SC 2008 +
Wang, IEDM 2006




3D plots Calculated using MASTAR (<http://www.itrs.net/models.html>)




Orientation and Strain: More complex for non-(100) orientations


(100)




(001) Surface ($k_{\perp}=0$)




(001) Surface $V_g=-1V$




(001) Surface
 $V_g=-1V, S_{xx}=-1GPa$




(110)




(110) Surface ($k_{\perp}=0$)



(110) Surface $V_g=-1V$



(110) Surface
 $V_g=-1V, S_{xx}=-1GPa$




BULK

1'D CONFINED

1'D CONFINED
STRAINED



Orientation and Strain: More complex for non-(100) orientations



Orientation and Strain: More complex for non-(100) orientations




Fig. 9. Modeled mobility vs. longitudinal stress on (100) and (110) wafers. Note the low density of states on (110) limits the stress enhanced mobility.





Fig. 3. Hole mobility vs stress (inversion charge= $1 \times 10^{13}/\text{cm}^2$). The enhancement factor is the highest for (001)/<110> and lowest for (110)/<110> p-MOSFETs. At high stress (~3 GPa), the three longitudinal compressive uniaxial stress cases have comparable hole mobility.



**Thompson – U of Florida
IEDM 2006**

**Sun – U of Florida
JAP 2007**


**Yang – AMD/IBM
IEDM 2007**

“While (100) mobilities agree reasonably well, a strong discrepancy exists for (110) mobilities” - Yang, AMD/IBM, IEDM 2007, with reference to Thompson, IEDM 2006)

AGENDA


- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary

Transistor Performance Trend




Manufacturable HiK-MG transistors were first introduced in the 45nm generation

Si vs Ge MOSFETs




Intel 45nm HiK-MG Si device [43]



Intel HiK-MG Ge device

The introduction of manufacturable HiK-MG transistors has led to the reconsideration of Ge channels


Challenge of Lattice Mismatch Issues



Adapted from J. Kavalieros – Intel - VLSI SC 2007





Ge and PMOS



Ge mobility makes it uniquely interesting for PMOS




Si vs Ge Bandstructure/Parameters




**Band Masses at Gamma point
(using kp parameters, in m_e):**


	HH	LH	SO
Si	0.59	0.15	0.24
Ge	0.38	0.04	0.07



Low Field Long Channel Mobility (as a function of stress)




Low Field Long Channel Mobility (as a function of stress)



III-V vs Ge: NMOS

The Lure of High Mobility



Adapted from J. Kavalieros – Intel - VLSI SC 2007
K. Kuhn – ECS 2010



Low m^* MOSFETs: “Density-of-states bottleneck”

From R. Kim

- On-current of a MOSFET

$$I = Qv$$

- Velocity v

- Diffusive : mobility μ , $v = \mu \mathcal{E}$
- Ballistic: injection velocity v_{inj}
- Light $m^* \rightarrow$ high μ , high v_{inj}

- Charge Q

- MOS limit ($C_Q \gg C_{ox}$), $C \approx C_{ox}$
- Light $m^* \rightarrow$ less D (C_Q), less C , less Q
- More important for thin oxide (large C_{ox}),

“DOS bottleneck”

$$Q = C(V_G - V_{th})$$

$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_Q}$$

$$C_Q = q^2 D$$

5 High-Current L & Γ -L channels: 5 Approaches

Rodwell et al, 2010 Device Research Conference 6/21/2010

Standard
[100] channel
 Γ transport

[111] channel:
transport in Γ ,
1st two L[111]
eigenstates


[111] stacked wells:
transport in
two L[111]
wells

[110] wafer:
transport in
two anisotropic
L bands




[110] fin on
[100] wafer:
transport in
two anisotropic
L bands

[011] MQW fin on
[111] wafer:
L[111] transport in
array of 1D channels

Rodwell, DRC, 2010





blue=occupied
red=vacant




Use of L-valleys: GaAs

From R. Kim

- GaAs 4 nm




Small DOS with high v_{inj}
High DOS with low v_{inj}




More DOS with high v_{inj}


Different body thicknesses (EOT=1.0 nm)




Different body thicknesses (EOT=0.5 nm)



Ge Historical Issues: Still critical today





Narrow Bandgap



Poor Quality Dielectric

Narrow Bandgap





Adapted from Saraswat [59],
Krishnamohan [60]



Band-to-band tunneling: challenge for low E_g materials



Narrow Bandgap

Adapted from Saraswat [59],
Krishnamohan [60]



**Two solutions: Use lower voltages and/or
use quantum confined systems**


Dielectric Quality




Since HiK-MG dielectrics typically form with a bilayer (the HiK + an interface layer) the challenge of germanium oxide still exists. Germanium oxide exists in several morphologies, unfortunately, most are hydroscopic and/or volatile.

E. Chagarov, T. Grassman, A. Kummel (UCSD)



a-MO₂/Ge without and with Passivation (2010 Sematech)



Each Ge atom has 1/2 filled dangling bond



- Although ideal Ge(100) is unpinned, flat dimers or undimerized Ge atoms can pin the Fermi level.
- As shown on the left the ideal surface has a bulk like bandgap due to tilted dimers which will be absent at oxide-Ge interfaces.
- **Therefore, oxide must passivate ALL tricoordinated Ge surface atoms**




- Density function theory molecular dynamics (DFT-MD) was used to bond amorphous HfO₂ to Ge(100) and anneal at 700K. Interface has a mix of Ge-O and Ge-Hf bonds.
- Oxides passivate dangling bonds; 100% of interfacial Ge have 4 bonds. Interface is abrupt and Ge lattice is undisturbed.
- DOS shows a bandgap of 0.8 eV with no midgap states either in the interface or the channel. Fermi level shift from dipoles at oxide/vacuum interface being fixed.

Ge-J. Lee, T. Kaufman-Osborn, A. Kummel (UCSD)

Monolayer Functionalization of Ge (2010 Sematech)

- The key requirement for scaling oxides on Ge while maintaining high mobility is functionalizing the Ge(100) with a monolayer of reactive sites.
- This is challenging as even the most stable germanium oxides react with the substrate to form volatile suboxide.
- The Kummel group at UCSD has used STM to show that very large doses of water onto clean 300K Ge(100) can functionalize 99% of the unit cells with Ge-H and Ge-OH bonds.
- These bonds are sufficiently reactive with TMA (trimethyl aluminum) that the ALD process can be initiated at 300K for the first layer.
- Key message: A 300K process has been developed to template the ALD processes in nearly every unit cell for EOT scaling without disrupting the substrate lattice.



- Ge-OH and Ge-H sites cover Ge(100) surface (rectangle) with $>10^6$ L dose of H_2O at 300K
- Fuzzy bright features are unreacted dangling bonds (squares). Can passivate with H or annealing
- $\frac{1}{2}$ ML of Ge-OH perfect template for nucleation of TMA for scaled ALD gate oxide (even HfO_2)
- XPS studies show this surface reacts at 300K with TMA to form $\frac{1}{2}$ ML of Ge-O-Al bonds which are stable up to 450C thereby functionalizing the surface for ALD of high-k.

Ge Dielectric: Another strategy: use an Si passivation layer









Fig.2: X-SEM picture of the Ge-in-STI structure. The inset shows a TEM of the gate stack with 2nm of HfO₂.




Zimmerman – Intel/IMEC
IEDM 2006 [48]
Si passivation

Hellings – IMEC/Leuven
EDL 2009 [50]
Si passivation

Mitard – IMEC/Leuven
VLSI 2009 [51]
Si passivation




Ge Benchmarking






Batail [52] updated with (48, 50, 51, 52)





Mitard, IMEC/Leuven, IEDM 2008



Ultra-thin Si cap + 4nm HfO2



Dit integrated over valence band



Mitard, IMEC/Leuven, VLSI 2009




Fig.2: X-SEM picture of the Ge-in-STI structure. The inset shows a TEM of the gate stack with 2nm of HfO₂.








Fig.6: Schematic view of the various High-K/Metal gate stacks studied here. EOT_{INV}: 0.85-1.62nm



Higher Coulomb scattering
For 2 or 3nm HfO₂



Higher Coulomb scattering
For thinner TL SiO₂

Zimmerman, IMEC/Intel, IEDM 2006

6A epi-Si, partially oxidized after growth+4nm HfO₂









Fig. 4 Hole mobility vs. effective field for a 10μm x 10μm pMOS as in Fig. 2 and 3, with and without a PMA. The mobility enhancement is maintained for large fields.




CET = 16A,
EOT = 12/12.5A


10x10um structure



Jg not influencing Ids




Ge Benchmarking



Batail [52] updated with (48, 50, 51, 52)




Hellings – IMEC/Leuven, EDL 2009





Ultra-thin Si cap + 4nm HfO2

Batail – ST-Micro, IEDM 2008



Selective epitaxy of pure Ge capped with Si



Kita (U. Tokyo) IEDM 2009

Another strategy: Advanced GeO₂ processing















Fig. 10. Interface states density (D_{it}) of GeO₂/Ge interface fabricated by high-pressure O₂ oxidation (HPO), evaluated by conductance method at 200 K. D_{it} is further improved by the employment of low-temperature oxygen annealing (LOA) at 400°C, in 1atm O₂ for 30 min after HPO. The HPO + LOA process results in the mid-gap D_{it} less than 10¹¹ cm⁻²eV⁻¹.

Lee (U. Tokyo) IEDM 2009

High pressure O₂ (HPO) + Low-Temperature Oxygen Anneal (LOA)



Kuzum (Stanford) IEDM/TED 2009

GeOxNy + Low-Temperature Oxygen Anneal (LOA)

TABLE I
Si-CMOS-LIKE PROCESS FLOW

1. Pre-diffusion clean for Ge
2. GeON growth & LPCVD SiO₂ for isolation
3. Active area lithography & oxide etch
4. GeON growth & LPCVD SiO₂ for gate stack
5. Poly SiGe deposition
6. Gate lithography & etch
7. Source/Drain Implant
8. Dopant activation anneal
9. Backend dielectric
10. Ti/Al contact pads
11. FGA anneal






Fig. 11. Effective hole mobility versus inversion charge density is plotted in the 77 K–250 K temperature range for the (100) substrate. $N_{inv}^{-1/3}$ and $N_{inv}^{-1/5}$ dependences are plotted as references. $\mu_p \propto T^{-1}$ also indicates the effect of phonon scattering.




Fig. 2. (a) CV characteristics for the p-substrate correspond to the lower half of the bandgap, which is closer to the valence-band edge. (b) CV characteristics for the n-substrate correspond to the upper half of the bandgap, which is closer to the conduction-band edge. Frequency dispersion (kink at low frequencies in the depletion region) is consistent with D_{it} results [Fig. 3].




Fig. 3. D_{it} versus trap energy (E_t) in the Ge bandgap for MOSFETs fabricated on the (100) and (111) substrates for the 77 K–250 K temperature range. D_{it} is extracted for the same devices used in mobility characterization. An n-substrate (PMOS) is used for the upper half of the bandgap, while a p-substrate (NMOS) is used for the lower half. The entire bandgap is covered with measurements done at 77 K, 180 K, and 250 K.





Fig. 13. Effective hole mobility versus inversion charge density is plotted in the 77 K–250 K temperature range for the (111) substrate. Mobility values and temperature and inversion charge density dependences look quite similar to the (100) case, which also indicates that phonon scattering is the dominant mechanism.

AGENDA


- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary



Non-planar architectures


MuGFET

Benefits




MuGFET with RSD

Benefits




MuGFET

Benefits




MuGFET


Challenges




Kawasaki – Toshiba / IBM – IEDM 2009




Year of production node (nm)	2015	2018	2021
P_{fin} (nm)	40	28	21
D_{fin} (nm)	12	8	6
H_{fin} (nm)	28	20	15
SRAM cell size (μm^2)	0.063	0.03	0.015
L_g at cell (nm)	24	16	12





MuGFET






The thickness of HKMG should be uniform along fin height.




source of σV_t	origin
T_{ox} variation	non-uniform thickness of HK
ϵ_{ox} variation	non-uniform composition of HK
WF variation	non-uniformity of MG grain size variation multi-surface orientations
charges	traps and states



Jurczak – IMEC - SOI 2009




High Mobility SiGe FinFETs



- SiGe PFETs have higher mobility than Si fins.
- Potential for performance > strained Si in non-planar devices


Nanowire

Benefits




Nanowire

Benefits







Nanowire





Challenges



Stacked Si Nanowire Formation using SiGe






Nanowire FETs






Hashemi/Hoyt – MIT
IEDM 2008 EDL/ESSDRC 2009







Nanowire FETs



Moselund – Ecole Polytechnique, Switzerland
IEDM 2007



Non-planar options



AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary

TFET (Tunneling Field-Effect Transistor)

Principle of operation

- Band-to-band-tunneling through source barrier, modulated by gate field

Advantages



- Steep (< 60 mV/dec) sub-threshold slope
- Large Ion/Ioff ratio

Disadvantages

- Low drive currents
- Ambipolar conduction
- Unidirectional conduction
- Potentially high hot-e⁻ effects


Materials choice?

- A KEY question is whether some clever combination of Si, Ge, or Si_{1-x}Ge_x can deliver enough drive current for viable TFETs.



Courtesy M. Luisier (Purdue)
M. Luisier and G. Klimeck, EDL, 2009

Best Demonstrated TFETs



S. Mookerjee et al., IEDM '09

- Still MUCH lower drive currents than conventional MOS
- Require band-gap engineering with hetero-junction δ layers
- Sub-threshold slope still poor

	Ref. [2]	Ref. [3]	Ref. [4]	[1]
SS (mV/dec)	52.8	42	~300	46
I_{ON} ($\mu A/\mu m$)	12.1	0.01	1E-4	1.2
I_{ON}/I_{OFF}	1E4	1E4	1E2	7E7

Table. I. Comparison to reported silicon TFETs. ($V_{DS}=V_{GS}-V_{BTBT}=1.0V$)

- [1] K. Jeon, et al., VLSI (11.4.1.-1) 2010
 [2] W. Choi et al., IEEE-EDL vol.28, no.8, p.743 (2007)
 [3] F. Mayer et al., IEDM Tech Dig., p.163 (2008)
 [4] T. Krishnamohan et al., IEDM Tech Dig., p.947 (2008)

AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - Planar Ge channel
 - Non-planar architectures
 - Tunnel FETs
- Summary

Summary

- **Strain from e-SiGe S/D PMOS is a critical part of modern CMOS technology - replacement technologies must exceed the “high bar” set by e-SiGe PMOS.**
- **Strained SiGe/Ge PMOS offers a potential mobility advantage over strained Si. However, gate dielectric engineering remains the key roadblock to competitive performance.**
- **Non-planar architectures will be of increasing interest for the 15nm node and beyond. Integrating e-SiGe S/D and/or Si/SiGe channels in non-planar architectures offers significant new challenges.**
- **TFETs are gaining visibility as potential ultra-low power devices, leveraging better than 60mV/dec SS. Significant challenges to constructing Si-Ge/SiGe TFETs with competitive drive currents.**



Questions?

