Emerging Technologies & Research Focus

Mike Mayberry Director of Components Research VP, Technology and Manufacturing Group Intel Corporation

June, 2010



Enabling a Steady Technology Cadence

TECHNOLOGY GENERATION





Ideal View of Research



Some Key Areas

Material integration

- Research to understand & manage below 15nm features
- New materials which allow new functions
- Managing granularity at small dimensions
- New function integration
 - Moving difficult to scale into easier to scale
 - Interfaces and interconnections
 - New functionality to make a platform more valuable
- Devices as part of a connected network
- Discovery beyond our current visibility
- Mechanisms to rationalize and mature the portfolio of research investments

Future Visibility: Lithography

Current Status

- 1st gen EUV tools have 0.25NA, sub 0.5nm wave front error
- Designs evaluated to 0.6NA \bigcirc
- Process window to 23nm HP, currently resist limited

Needed Focus

- Higher NA EUV
- Revolutionary materials
- Need progress on diffusion, sensitivity, integration
- Exotic: ebeam, self-assembly





(ZnO4)

193i will coexist even when EUV ready



EUV insertion scenario – complementary lithography



Grating formation



- + 4 immersion masks = <mark>5</mark> Mask/Exp.
- or 1 EUV mask = 2 Mask/Exp.

Complementary advantages

- Allows use of 1st gen EUV tools = earlier start to development
- Better line edge roughness, sharper corners
- Less sensitive to mask defects
- Common design rules





Designing Materials with Smooth Grains

<u>Molecular</u> <u>Glass</u>



<u>Polymer</u>





Source: A. De Silva, et al. Adv. Mater. 2008

Polymer Blend

- + Mature materials platform
- Larger individual components

Molecular glass

+ Higher sensitivity at same resolution

Lower mechanical strength (currently)

Need to engineer materials with components below 1nm



Future Visibility: Devices

Current Status

- Smallest Si devices functional to sub-10nm but poor on-off
- Increasing dimensional challenge
 to incorporate strain





QW III-V Device

Needed Focus

- New materials with bottoms-up fill to improve R & C
- Higher mobility materials to allow voltage scaling
- New device types, go vertical
- Exotic: graphene, CNT



III-V Progress Scorecard

- Integration of III-V on Si Feasibility demonstrated using MBE
 - Intel paper @ IEDM 2007
- Enhancement-mode operation Feasibility demonstrated
 - MIT papers @ IEDM 2006 and 2007
 - Intel paper @ IEDM 2007
- III-V hole mobility (P-type) not high enough Strain demo
 - Intel paper @ IEDM 2008
 - Ge PMOS QW devices may be alternatives
- Gate dielectric on III-V layers of interest Demonstrated
 - Research on surface prep, novel materials
- Scalability compared to Si devices unknown
 - Work started on self-alignment, alternative geometries
 - Modeling efforts underway at universities and internal
- Manufacturing tool feasibility
 - Research tool selected





18 nm

Future Visibility: Interconnects

Current Status

- Bottoms-up fill okay to about 20-25nm, <u>liner is the limiter</u>
- No "better than Cu" option
- <20nm L/S might exceed dielectric breakdown limit

Needed Focus

- Thin conformal plateable barrier
 ... or self forming barrier
- Tall vias might use non-Cu
- Non-SiO2 dielectrics
- Exotic long interconnects: CNT (10's um), optical (>mm)





Optical Interconnects



Nearer term: High bandwidth chip-chip interconnects Longer term: On-chip interconnects



Ref. I. Young, paper 28.1, ISSCC '09

3-D Chip Stacking & Other ways to integrate

- + High density chip-chip connections
- + Small form factor
- + Combine dissimilar technologies



- ? Added cost
- ? Degraded power delivery, heat sinking
- ? Area impact on lower chip



3-D chip stacking using through-silicon vias



Our limit to visibility goes out ~10 years TECHNOLOGY GENERATION



 Silicon lattice is ~ 0.5nm, hard to imagine good devices smaller than 10 lattices across – reached in 2020

Beyond 2020 and possible futures

- Conventional fabrication architectures continue
 - Individual steps continue as 2D layers
 - More and more layers stacked to give increasing function







High resolution TEM of graphene Graphene layers can couple together and create a quantum condensate

Bilayer graphene structure Theoretically >10000x less power

Source: M. Gilbert et.al J Comput Electron (2009)



Beyond 2020 and possible futures

- Conventional fabrication architectures continue
 - Individual steps continue as 2D layers
 - More and more layers stacked to give increasing function
- Increasing use of heterogeneous technologies and novel ways to combine technologies
 - Mixture of tops-down and bottoms-up fabrication (ex. ALD, directed self assembly)
 - Eliminating, reducing cost of interfaces (ex. stacking)



Beyond 2020 and possible futures

- Conventional fabrication architectures continue
 - Individual steps continue as 2D layers
 - More and more layers stacked to give increasing function
- Increasing use of heterogeneous technologies and novel ways to combine technologies
 - Mixture of tops-down and bottoms-up fabrication
 - Eliminating, reducing cost of interfaces
- Non-binary or alternate state computation
 - Same fabrication complexity, more per function



- modulation and detection
- Multi-bit transmission and processing
- No charge motion & Energy/bit = 1-100KT
- Championed by the WIN center at UCLA

Source: UCLA/WIN center



Discussion

