UPCRC Overview

Universal Computing Research Centers launched at UC Berkeley and UIUC



Andrew A. Chien Vice President of Research Intel Corporation



Announcement Key Messages

- Microsoft and Intel are announcing the establishment of two "Universal Parallel Computing Research Centers" with the first locations at the University of Illinois at Urbana-Champaign and the University of California at Berkeley.
- Under this alliance, Microsoft and Intel have committed to invest a combined \$20 million in the center over the next five years
- The center will explore the next generation of hardware and software for parallel computing and enable a revolutionary change in the way people use technology.







Moore's Law Motivates Multi-Core





A Shift to Many Cores Parallelism will enable tera-scale performance for new apps **Rich Visual Computing** Turing Data into TIPS llfa. Understanding Performance Models GIPS Sensing & Perception 3D & Video Tera-scale MIPS Multi-Many cores Media Multi-core Text KIPS Single-core Health Gigabytes Megabytes Kilobytes Terabytes **Dataset Size**



Wanted: Breakthrough Innovations in Parallelism

- P Programming Effort ≤ Sequential Programming Effort
- P Programming that doesn't increase programming complexity
 - Productivity, Modularity, Interactions, Performance Tuning, etc.
- P Programming Approaches that have "forward scalability"
 - Application implementation gets faster (more parallel) on succeeding generations of hardware platforms
 - Scale data sets, scale output quality more parallelism without reprogramming or retuning
- P Programming implementation techniques that deliver high and robust parallel performance
 - Enable programming at a high level
 - Manage workload, algorithm, and data irregularlity
 - Manage hardware differences and irregularity
- HW Architecture Innovations that Support Parallel Programs







Today: Universal Parallel Computing Research Centers • Catalyze breakthrough research enabling pervasive use of parallel computing

Parallel Programming

Languages, Compilers, Runtime, Tools

Parallel Applications

For desktop, gaming, and mobile systems

Parallel Architecture

Support new generation of programming models and languages Parallel Sys. S/W

Performance scaling, memory Utilization, & power consumption



UPCRC Partners in Research

Intel & Microsoft provide funding and guidance

Universities direct groundbreaking research





Prof. Wen-Mei Hwu





Professor David Patterson UCB UPCRC Director Prof. Marc Snir

UIUC UPCRC Co-Directors



UPCRC Funding Strategy

Intel + Microsoft \$20 Million over 5 years Matching University Investments

- University of Illinois: \$8 mil (committed)
- UC Berkeley: \$7 mil (grant application)



Major investment in mainstream parallel programming



Future of Parallelism Computing

• For Software and Hardware

- Parallelism in all computing systems
- Dramatic new capabilities enabled by performance and performance / unit power
- Established and varied software models for portable parallelism
- Architecture support for Parallel Software and other capabilities



BACKGROUND



Single Core Performance is Stagnant



continue to increase.



Many-core Research Questions Abound

• Cores

- How many? What size?
- Homogenous, Heterogeneous
- Programmable, Configurable, Fixed-function

• Chip-level

- Interconnect: Topology, Bandwidth
- Coordination
- Management
- Memory Hierarchy
 - # of levels, sharing, inclusion
 - Bandwidth, novel Technology
 - Integration/Packaging
- I/O Bandwidth
 - Silicon-based photonics
 - Terabit links

	LPIA x86	LPIA x86	DRAM ctlr	DRAM ctlr		000 x86		LPIA x86	LPIA x86	DRAM ctlr	DRAM ctlr	DRAM ctlr	DRA ctlr
	LPIA x86	LPIA x86	1 MB cache	1 MB cache		_		LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
	LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache			LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
	PCle ctlr	PCle ctlr	NoC	NoC	1 MB cache	1 MB cache		LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
	LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache			PCle ctlr	NoC	NoC	NoC	NoC	NoC
	LPIA x86	LPIA x86	1 MB cache	1 MB cache		-		LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
	LPIA x86	LPIA x86	DRAM ctlr	DRAM ctlr		000 x86		LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
								LPIA x86	LPIA x86	1 MB cache	1 MB cache	1 MB cache	1 M cach
	x86 cache cache cache clir							LPIA x86	LPIA x86	Custom acceleration			
x86 cache cache ctir													

Source: CTWatchQuarterly, Feb 2007

Manycore Chips (circa. 2012)?



I PIA

LPIA

LPIA

LPIA

LPIA

V8F

LPIA

LPIA

_PIA

NoC

LPIA

LPIA

Intel's Tera-scale Research Vision







Copyright © Intel Corporation. *Other names and brands may be claimed as The property of others. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise or used for any public Purpose under any circumstance, without the express written consent and permission of Intel Corporation.