CMOS Transistor Scaling Past 32nm and Implications on Variation

Kelin J. Kuhn Intel Fellow Director of Advanced Device Technology Portland Technology Development Intel Corporation

intel Calley Calley Calley Contact and Calley Calley Kelin Kuhn / ASMC / SFO 2010

- I. Overview variation sources
- **II.** Next generation variation lithography
- **III. Next generation variation polish**
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**

I. Overview – variation sources

- **II.** Next generation variation lithography
- III. Next generation variation polish
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**







- I. Overview variation sources
- **II.** Next generation variation lithography
- III. Next generation variation polish
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**



Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)







manufacturing





Phase mask

Trim mask



Exposure

Etch



C. Kenyon TOK conf. Dec. 2008



「二〇工工 G ※ H 口 F 工 回 ※ Z III コ 三 거 D 、 Kelin Kuhn / ASMC / SFO 2010



Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)







manufacturing





Phase mask

Exposure





C. Kenyon TOK conf. 9 Dec. 2008



Layout Restrictions 65nm to 32nm

65 nm Layout Style



- **Bi-directional features**
- Varied gate dimensions
- Varied pitches

32 nm Layout Style

	of the local division in which the local division in the local div	And Description	State of the local division of the local div	Party of the local division of the local div	
		-			
		-	-	-	
and the local division of the local division		and support	Support of the local division of the local d	-	
	Construction of the local division of the lo	and strengthere	Concession in which the	Case of Sectors of	
	Contractor in the	STATES OF THE OWNER			
		the second s		-	
All Summer of the	STATES OF THE OWNER	Statements of	Concession in which the real Property lies in which the real Property lies in the real Property	Surger Street, or other	
	Supplement of the	The same in street	States of Street, or	distant of the local distance of the local d	-
and the second second	Surger and	Contrast of the local division of the local	Survey of the local division of the local di	-	
-	-	-	-	Supervision of the local division of the loc	
And Personnel of	Constant of	- Internet	Support of the local division of the local d	Summer States	
STATISTICS.	ACCRET OF TAXABLE	Contraction of the local division of the loc	Contraction of the local division of the loc	Statements in the second s	-

- Uni-directional features
- Uniform gate dimension
- Gridded layout



Optical Proximity Correction (OPC) As a Resolution Enhancement Technique





Contour prediction – no OPC Contour prediction – with OPC





SEM Image – no OPC

SEM Image – with OPC

K. Wells-Kilpatrick: 2007

tel? E M.IICYTC 器 E T T 医紫文目 三 H D Kelin Kuhn / ASMC / SFO 2010

45nm: OPC as a Variation Management Technique



Top-down resist CD meets spec, but poor contrast leads to poor resist profile which gets transferred to metal pattern after etch, resulting in shorting marginality



Computational lithography solution

K. Kuhn, IEDM 2007



Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)



Dec. 2008



Mask Error Enhancement Factor

- MEEF is a scaling factor that causes certain layout geometries to exhibit a greater sensitivity to mask dimension tolerances.
- Any dimensional error in the mask is magnified on the wafer by the MEEF value.

$$\Delta W_{wafer} = MEEF * \Delta W_{mask}$$

• Depending on the value of the mask error and the lithography exposure/focus conditions the final printed pattern can be either larger or smaller.

MEEF Impact on Ze Error

Ze error can be either positive or negative





Yellow: DCCD contour after OPC Green: with -3.375 nm mask making error Red: with 3.375 nm mask making error

MEEF and Historical gate CD vs. pitch



Low MEEF requires targeting in the "flat" portion of CD vs. pitch Process innovations continue this trend in the 32nm node



OPC/RET

Putting it all together for the gate layer of a 65nm MPU



(magnified 25,000X)



Phase mask data



Dec. 2008

FLARE



- Flare is unwanted scattered light arriving at the wafer
- Flare is caused by interactions that force the light to travel in a "non-ray trace" direction.
- Flare is both a function of local environment around a feature (short range flare) and the total amount of energy going through the lens (long range flare).



Impact of flare on gate CDs



All structures have identical reticle CD and pitch

Low chrome density

C. Kenyon TOK conf. Dec. 2008

- During 65nm process development, large CD deviations were observed for structures having identical pitch and reticle CD due to flare
- Gates only 500µm away from one another could be >5nm different in CD

Flare Variation Improvement with OPC

Color Code		Chrome Fraction
	109:0	56.0 - 63.0
	108:0	49.0 - 56.0
	107:0	42.0 - 49.0
	106:0	35.0 - 42.0
	105:0	28.0 - 35.0
	104:0	21.0 – 28.0
	103:0	14.0 – 21.0
	102:0	7.0 – 14.0
	101:0	0.0 - 7.0



Development effort produced an algorithm capable of scanning designs and binning regions by local chrome fraction Binning algorithm is combined with flare-calibrated OPC model

C. Kenyon, TOK conf., Dec. 2008





Putting it all together for the gate layer of a 65nm MPU

(inte



(magnified 25,000X)



Phase mask data



Etch

Kelin Kuhn / ASMC / SFO 2010



C. Kenyon TOK conf. Dec. 2008

45nm highlights role of lithography/etch in resolving LER/LWR









Kelin Kuhn / ASMC / SFO 2010 K. Kuhn, ITJ, 2008



Technology Trend Systematic Gate CD Lithography Variation



Critical to management of variation is the ability to deliver a 0.7X gate CD variation improvement in each generation enabled by continuous process technology improvements

Lithography Pipeline



Extend 193nm Optical Lithography as far as possible Deploy EUV Lithography when available/affordable

Non-EUV Lithography Beyond 32 nm



Spacer Gate Patterning

- Pitch doubling
- Improved variation



M. Bohr, ISCC, 2009 Bencher et al, Proc. of SPIE Vol. 6924 69244E-7

ntel) E Mullovi Ciston and a second second

Pitch doubling and gate CD control



Disadvantages of Double-patterning



Misalignment between the 2 exposures is a crucial liability for this technique and can limit its usability

Transistor parameters can be affected by asymmetry between the source and drain regions

Pitch doubling and gate CD matching



Gate CD mismatch σ

Pitch doubling eliminates the close correlation which currently exists between the CDs of adjacent gates This has implications for memory cells and other circuits which depend upon this CD matching

C. Kenyon, TOK conf., Dec. 2008

Pitch doubling and gate CD matching



Single patterning: the distribution of CD mismatches between adjacent gates is a very small fraction of total gate CD variation

Pitch doubling: the distribution of CD mismatches is GREATER than the total gate CD variation

C. Kenyon, TOK conf., Dec. 2008

Non-EUV Lithography Beyond 32 nm

Pitch Doubling

2-D Features



- Pitch doubling
- Improved 2-D features



Spacer Gate Patterning

- Pitch doubling
- Improved variation



M. Bohr, ISCC, 2009 Bencher et al, Proc. of SPIE Vol. 6924 69244E-7

Alternative: Spacer patterning

(1) Print and Resist Trim





Spacer patterning retains correlation between doubled features



Bencher et al, Patterning by CVD Spacer Self Alignment DoublePatterning (SADP), Proc. of SPIE Vol. 6924 69244E-7 template

SDace

space

Alternative: Spacer patterning

(1) Print and Resist Trim



However spacer patterning comes with challenges of its own



Bencher et al, Patterning by CVD Spacer Self Alignment DoublePatterning (SADP), Proc. of SPIE Vol. 6924 69244E-7

- I. Overview variation sources
- **II.** Next generation variation lithography
- **III. Next generation variation polish**
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**

HiK-MG: Gate First vs Gate Last



Advantages of gate last flow

- High Thermal budget available for Midsection
 - Better Activation of S/D Implants
- Low thermal budget for Metal Gate
 - Large range of Gate Materials available
- Significant enhancement of strain
 - Both NMOS and PMOS benefit

Auth – Intel – VLSI 2008



First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE





First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE






ntel) E M.IIOYIC HILLE I MILLE HILLE HILLE Kelin Kuhn / ASMC / SFO 2010

STI Step Height Variation



Positive Step Height

Zero Step Height



STI Step Height Variation





STI Step Height Impact on Gate CD



CMP Integration at 45 nm – HiK Metal Gate STI deposition and polish Wells and VT implants <u>CN/IP</u> ALD deposition of high-k gate dielectric POP Polysilicon deposition and gate patterning **CMP** S/D extensions, spacer, Si recess and SiGe deposition S/D formation, Ni silicidation, ILD0 deposition Poly Opening Polish, Foly removal **PMOS workfunction metal deposition**

Metal gate patterning, NMOS WF metal deposition

Metal gate fill and polish, ESL deposition

K.Mistry et al., IEDM (2007) C.Auth et al. VLSI Symp, (2008) J. Steigerwald, IEDM (2008)

> First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE

MGD

CMP



Variation Challenges of RMG CMP Steps

- Gate height control critical to reducing variation
- PMOS/NMOS differences complicate CMP



C.Auth et al. VLSI Symp, (2008)

J. Steigerwald, IEDM 2008



Variation Challenges of RMG CMP Steps

OVERPOLISH Exposes raised S/D Rext/mobility impact

UNDERPOLISH Underetched contact Rext impact



S/D region – attacked during poly etch



J. Steigerwald, IEDM 2008

el? に III の X III に X III III () SFO 2010 Kelin Kuhn / ASMC / SFO 2010

45 nm: POP CMP Improvement Overscaling Topography Improvement



Improvements in polish enabled dramatic improvements in topography variation

Generational Improvements Patterning and Polish





65nm – WIDE - 0.57 μm^2



45nm – WIDE 0.346 μm²

	Sector States	Several States
	IN STREET, STREET, ST.	21/2 C
110		
-		
1000	Distance of the local distance of the	

32nm – WIDE

0.171 μm²



22nm – WIDE 0.092 μm²



65nm to 22nm: Patterning and polish enhancements

- Improved CD uniformity across STI boundaries
- Square corners (eliminate "dogbone" and "icicle" corners)

AGENDA

- I. Overview variation sources
- **II.** Next generation variation lithography
- **III. Next generation variation polish**
- **IV. Next generation devices**
- V. Measurements, results and interpretation VI. Closing thoughts



















Nanowire





Looking at all these in more detail







Barral – CEA-LETI– IEDM 2007

Ultra-thin body











el) E Mullovi C Millovi C



MuGFET

Kavalieros – Intel – IEDM 2006















0.0 .6 8 1.4 1.6 0 0 BOX V_{DD} (V) **66** Kelin Kuhn / ASMC / SFO 2010



AGENDA

- I. Overview variation sources
- **II.** Next generation variation lithography
- **III. Next generation variation polish**
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**

Systematic and Random

Random Statistician's viewpoint: Process engineer's Fix viewpoint: Random **VT1** VT2 **Device engineer's** viewpoint: S D S D

Systematic Fix Systematic

S

D

Systematic

S

D



Random

Measurement of Random and Systematic VT Variation at the Device Level



Traditional method:

- 1. Measure two identical adjacent devices and extract the difference σ(VT_A-VT_B)
- 2. Measure the entire population of all devices and extract σ(VTpop)

Random Variation for a matched pair

Random Variation for a single device

 $Random_{mp} = StdDev(VT_A - VT_B) = \sigma(DVT)$

$$Random_{one-device} = \frac{StdDev(VT_A - VT_B)}{\sqrt{2}} = \frac{\sigma(DVT)}{\sqrt{2}}$$

Systematic Variation for a single device

Systematic =
$$\sqrt{(\sigma VT_{pop})^2 - \left(\frac{\sigma(DVT)}{\sqrt{2}}\right)^2}$$



Using Arrays for Variation Measurement (this example is metal resistors)



Using Arrays for Variation Measurement (this example is metal resistors)



Using Arrays for Variation Measurement (this example is metal resistors)



Important of Comprehending de-Biasing in Arrays


Random and Systematic Variation for Matched Ring Oscillators

Random •	: Calculate Delta	$Delta = \frac{FreqA - FreqB}{FreqA + FreqB} * \frac{200}{\sqrt{2}}$	
•	Random Variation	Rand = StdDev(Delta)	per data unit

Systematic:

• Total Sigma

$$\sigma = StdDev(FreqA)$$
 per data unit

• Grand Mean

Systematic Variation

 $\mu = \frac{Mean(FreqA) + Mean(FreqB)}{2}$ $Syst = \sqrt{\left(\frac{\sigma}{\mu} * 100\right)^2 - Rand^2} \text{ per data unit}$

$$Total = \frac{StdDev(FreqA)}{Mean(FreqA)} *100$$

per data unit

Total Variation:

IIIX,IIIIX)(1997),Kelin Kuhn / ASMC / SFO 2010

45nm Product wafer: Random variation



Random and Systematic Variation Trends



Systematic WIW variation is comparable from one generation to the next



Random WIW variation in 32nm is comparable to 45nm and significantly improved over 65nm and 90nm due to HiK-MG



AGENDA

- I. Overview variation sources
- **II.** Next generation variation lithography
- **III. Next generation variation polish**
- **IV. Next generation devices**
- V. Measurements, results and interpretation
- **VI. Closing thoughts**

Yield: A pragmatic measure of variation



1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010

Yield: A pragmatic measure of variation



2002 2003 2004 2005 2006 2007 2008 2009

Closing Thoughts

Process variation is not an insurmountable barrier to Moore's Law, but is simply another challenge to be overcome.



