Past, Present and Future: SiGe and CMOS Transistor Scaling

K. J. Kuhn, A. Murthy, R. Kotlyar, and M. Kuhn Intel Corporation



AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary

AGENDA

• Past (Scaling)

- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary



Kelin Kuhn / ECS Meeting / October 10th, 2010

Changes in Scaling

THEN

- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process

NOW

- Scaling drives down cost
- <u>Materials</u> drive performance
- Power constrained
- Standby power dominates
- <u>Collaborative</u> design-process





AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary

Transistor Performance Trend



Strain is a critical ingredient in modern transistor scaling Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

Uniaxial Strain Enhancement with Embedded SiGe (PMOS)



intel

Transistor Results: Channel Strain

- Simulations show epitaxial S/D transistor has uniaxial compressive channel strain (Giles VLSI'04, [24])
- TEM electron diffraction measurements confirm 0.6% lattice displacement (Mistry, VLSI'04, [26])



L_{GATE}=50nm



EXAMPLE 10 Kelin Kuhn / ECS Meeting / October 10th, 2010

Technology Strain Trend



Strain is a critical ingredient in modern transistor scaling Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

K.P Bandstructure: No Stress

- Bulk heavy hole has 12 nodes
 - 4 of them are in k_z=0 plane
- Vertical gate field confines holes into an inversion layer
 - Moves from a bulk to a confined band structure
- 8 off-plane nodes projected to k_z=0 plane in quantized k.p



Giles et al., Wang et al.: IEDM 2004, 2006

Uniaxial Stress along [110]

- Uniaxial stress along [110] has shear and biaxial components
- Shear compression lowers the energy of (C,D)
- Holes redistribute from (A,B) to (C,D)
- The effective mass and density of states (DOS) for scattering are reduced



1GPa uniaxial stress along [110], (001) surface, 1MV/cm effective field, 30meV energy contours

Uniaxial vs Biaxial



inte

- Uniaxial strain introduced in a Si channel by SiGe in the S/D region.
- Biaxial strain introduced in a Si channel by SiGe below the channel region (or by a bonding process starting with SiGe below the channel region).

s-Si SGOI, SSGOI SSOI, SSDOI



























15

Orientation and Strain: More complex for non-(100) orientations



(intel)

Kuhn/Packan, Intel, IEDM 2008 n / ECS Meeting / October 10th, 2010

Orientation and Strain: More complex for non-(100) orientations



inte

Orientation and Strain: More complex for non-(100) orientations





[G. 3. Hole mobility vs stress (inversion charge= 1×10^{13} /cm²). The ennancement factor is the highest for (001)/(110) and lowest for (110)/(110) *p*-MOSFETs. At high stress (~3 GPa), the three longitudinal compressive uniaxial stress cases have comparable hole mobility.



7

6

5

4

3

1

0

0

0.5

1

exp (100)

2

1.5

Longitudinal stress (GPa)

exp (110)

Theory (100)

Theory (110)

2.5

3

AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary

Transistor Performance Trend



Manufacturable HiK-MG transistors were first introduced in the 45nm generation

inte

Si vs Ge MOSFETs



Intel 45nm HiK-MG Si device [43]

Intel HiK-MG Ge device

The introduction of manufacturable HiK-MG transistors has led to the reconsideration of Ge channels



Challenge of Lattice Mismatch Issues



Adapted from J. Kavalleros – Inter - VLSI SC 20

inte



Ge mobility makes it uniquely interesting for PMOS

Si vs Ge Bandstructure/Parameters



Band Masses at Gamma point (using kp parameters, in m_e):

	HH	LH	SO
Si	0.59	0.15	0.24
Ge	0.38	0.04	0.07



Low Field Long Channel Mobility (as a function of stress)



intel

Low Field Long Channel Mobility (as a function of stress)



intel

III-V vs Ge: NMOS The Lure of High Mobility



inte
Low m* MOSFETs: From R. Kim "Density-of-states bottleneck"

On-current of a MOSFET

$$I = Qv$$

- Velocity v
 - Diffusive : mobility μ , $v = \mu \mathscr{E}$
 - Ballistic: injection velocity v_{inj}
 - Light $m^* \rightarrow \text{high } \mu$, high v_{inj}
- Charge Q
 - MOS limit ($C_Q \gg C_{ox}$), $C \approx C_{ox}$
 - Light $m^* \rightarrow \text{less } D(C_Q)$, less C, less Q
 - More important for thin oxide (large C_{ox}),

"DOS bottleneck"

$$Q = C(V_G - V_{th})$$
$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_Q}$$
$$C_Q = q^2 D$$

5 High-Current L & Γ -L channels: 5 Approaches



Use of L-valleys: GaAs

GaAs 4 nm

•



28

From R. Kim



Ge Historical Issues: Still critical today



Narrow Bandgap



Band-to-band tunneling: challenge for low Eg materials

Narrow Bandgap

Adapted from Saraswat [59], Krishnamohan [60]



Two solutions: Use lower voltages and/or use quantum confined systems

inte

Dielectric Quality





Since HiK-MG dielectrics typically form with a bilayer (the HiK + an interface layer) the challenge of germanium oxide still exists. Germanium oxide exists in several morphologies, unfortunately, most are hydroscopic and/or volatile.

E. Chagarov, T. Grassman, A. Kummel (UCSD) a-MO₂/Ge without and with Passivation (2010 Sematech)









•Although ideal Ge(100) is unpinned, flat dimers or undimerized Ge atoms can pin the Fermi level.

• As shown on the left the ideal surface has a bulk like bandgap due to tilted dimers which will be absent at oxide-Ge interfaces.

• Therefore, oxide must passivate ALL tricoodinated Ge surface atoms

•Density function theory molecular dynamics (DFT-MD) was used to bond amorphous HfO₂ to Ge(100) and anneal at 700K. Interface has a mix of Ge-O and Ge-Hf bonds.

•Oxides passivate dangling bonds; 100% of interfacial Ge have 4 bonds. Interface is abrupt and Ge lattice is undisturbed.

•DOS shows a bandgap of 0.8 eV with no midgap states either in the interface or the channel. Fermi level shift from dipoles at oxide/vacuum interface being fixed.

Ge-J. Lee, T. Kaufman-Osborn, A. Kummel (UCSD) Monolayer Functionalization of Ge (2010 Sematech)

The key requirement for scaling oxides on Ge while maintaining high mobility is functionalizing the Ge(100) with a monolayer of reactive sites.
This is challenging as even the most stable germanium oxides react with the substrate to form volatile suboxide.

•The Kummel group at UCSD has used STM to show that very large doses of water onto clean 300K Ge(100) can functionalize 99% of the unit cells with Ge-H and Ge-OH bonds.

•These bonds are sufficiently reactive with TMA (trimethyl aluminum) that the ALD process can be initiated at 300K for the first layer.

•Key message: A 300K process has been developed to template the ALD processes in nearly every unit cell for EOT scaling without disrupting the substrate lattice.



- Ge-OH and Ge-H sites cover Ge(100) surface (rectangle) with >10⁶L dose of H₂O at 300K
- Fuzzy bright features are unreacted dangling bonds (squares). Can passivate with H or annealing
- ML of Ge-OH perfect template for nucleation of TMA for scaled ALD gate oxide (even HfO₂)

•XPS studies show this surface reacts at 300K with TMA to form ½ ML of Ge-O-Al bonds which are stable up to 450C thereby functionalizing the surface for ALD of high-k. 35

Ge Dielectric: Another strategy: use an Si passivation layer



Ge Benchmarking



Mitard, IMEC/Leuven, IEDM 2008



Mitard, IMEC/Leuven, VLSI 2009





Kelin Kuhn / ECS Meeting / October 10th, 2010

inte



Ge Benchmarking





Kita (U. Tokyo) IEDM 2009 Another strategy: Advanced GeO₂ processing



ECS Meeting / October 10th, 2010

inte

less than 10¹¹ cm⁻²eV⁻¹.

Lee (U. Tokyo) IEDM 2009 High pressure O₂ (HPO) + Low-Temperature Oxygen Anneal (LOA)



intel

Kelin Kuhn / ECS Meeting / October 10th, 2010

Kuzum (Stanford) IEDM/TED 2009 GeOxNy + Low-Temperature Oxygen Anneal (LOA)



fabricated on the (100) and (111) substrates for the 77 K-250 K temperature range. Dit is extracted for the same devices used in mobility characterization. An n-substrate (PMOS) is used for the upper half of the bandgap, while a p-substrate (NMOS) is used for the lower half. The entire bandgap is covered with measurements done at 77 K, 180 K, and 250 K.



Fig. 11. Effective hole mobility versus inversion charge density is plotted in the 77 K-250 K temperature range for the (100) substrate. $N_{\rm inv}^{-1/3}$ and $N_{\rm inv}^{-1/5}$ dependences are plotted as references. $\mu_p \alpha T^{-1}$ also indicates the effect of phonon scattering.



Fig. 13. Effective hole mobility versus inversion charge density is plotted in the 77 K-250 K temperature range for the (111) substrate. Mobility values and temperature and inversion charge density dependences look quite similar to the (100) case, which also indicates that phonon scattering is the dominant mechanism.

g. 2. (a) CV characteristics for the p-substrate correspond to the lower half the bandgap, which is closer to the valence-band edge. (b) CV characteristics r the n-substrate correspond to the upper half of the bandgap, which is closer the conduction-band edge. Frequency dispersion (kink at low frequencies in e depletion region) is consistent with Dit results [Fig. 3].

(b)

Kelin Kuhn / ECS Meeting / October 10th, 2010

Ev

0.4

0.5

AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary



Non-planar architectures





inte



凶.川口坐其色蕊:口口其间蕊区III Kelin Kuhn / ECS Meeting / October 10th, 2010

inte



Kelin Kuhn / ECS Meeting / October 10th, 2010

Kawasaki – Toshiba / IBM – IEDM 2009



Year of production	2015	2018	2021
node (nm)	22	16	11
P _{fin} (nm)	40	28	21
D _{fin} (nm)	12	8	6
H _{fin} (nm)	28	20	15
SRAM cell size (µm ²)	0.063	0.03	0.015
L_g at cell (nm)	24	16	12



MuGFET





The thickness of HKMG should			
be uniform along fin height.			
course of cV. origin			
source or ov t	origin		
T _{ox} variation	non-uniform thickness of HK		
e _{ox} variation	non-uniform composition of HK		
WF avriation	non-uniformity of MG		
	grain size variation		
	multi-surface oritations		
charges	traps and states		

Tilt angle of implantation

<10deg



BOX

resist





1/sqrt(*L_gW_{ch}*) (μm⁻¹)

Fin





Kelin Kuhn / ECS Meeting / October 10th, 2010

Poly

Gate

High Mobility SiGe FinFETs





- SiGe PFETs have higher mobility than Si fins.
- Potential for performance > strained Si in non-planar devices



こころの Meeting / October 10th, 2010





Stacked Si Nanowire Formation using SiGe







Bangsaruntip – IBM – IEDM 2009



Nanowire FETs



Moselund – Ecole Polytechnique, Switzerland IEDM 2007

Hashemi/Hoyt – MIT

intel



Kelin Kuhn / ECS Meeting / October 10th, 2010

Non-planar options





60

AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary
TFET (Tunneling Field-Effect Transistor)

Principle of operation

• Band-to-band- tunneling through source barrier, modulated by gate field

Advantages

- Steep (< 60 mV/dec) sub-threshold slope
- Large Ion/Ioff ratio

Disadvantages

- Low drive currents
- Ambipolar conduction
- Unidirectional conduction
- Potentially high hot-e⁻ effects

Materials choice?

 A KEY question is whether some clever combination of Si, Ge, or Si_{1-x}Ge_x can deliver enough drive current for viable TFETs.



M. Luisier and G. Klimeck, EDL, 2009

Best Demonstrated TFETs



S. Mookerjea et al., IEDM '09

- Still MUCH lower drive currents than conventional MOS
- Require band-gap engineering with hetero-junction δ layers
- Sub-threshold slope still poor

	Ref. [2]	Ref. [3]	Ref. [4]	[1]
SS (mV/dec)	52.8	42	~300	46
Ι _{ΟΝ} (μΑ/μm)	12.1	0.01	1E-4	1.2
I _{ON} /I _{OFF}	1E4	1E4	1E2	7E7

Table. I. Comparison to reported silicon TFETs. ($V_{DS}=V_{GS}-V_{BTBT}=1.0V$)

[1] K. Jeon, et al., VLSI (11.4.1.-1) 2010
[2] W. Choi et al., IEEE-EDL vol.28, no.8, p.743 (2007)
[3] F. Mayer et al., IEDM Tech Dig., p.163 (2008)
[4] T. Krishnamohan et al., IEDM Tech Dig., p.947 (2008)

Kelin Kuhn / ECS Meeting / October 10th, 2010

AGENDA

- Past (Scaling)
- Present (Planar SiGe S/D)
- Future
 - -Planar Ge channel
 - -Non-planar architectures
 - -Tunnel FETs
- Summary

Summary

- Strain from e-SiGe S/D PMOS is a critical part of modern CMOS technology - replacement technologies must exceed the "high bar" set by e-SiGe PMOS.
- Strained SiGe/Ge PMOS offers a potential mobility advantage over strained Si. However, gate dielectric engineering remains the key roadblock to competitive performance.
- Non-planar architectures will be of increasing interest for the 15nm node and beyond. Integrating e-SiGe S/D and/or Si/SiGe channels in non-planar architectures offers significant new challenges.
- TFETs are gaining visibility as potential ultra-low power devices, leveraging better than 60mV/dec SS.
 Significant challenges to constructing Si-Ge/SiGe TFETs with competitive drive currents.

Questions?

