### Variation in 45nm and Implications for 32nm and Beyond

#### Kelin J. Kuhn Intel Fellow Director of Advanced Device Technology



# **AGENDA**

**Technology scaling** 

- I. Physical Variation Sources and Mitigation
- **II.** Measurements, results and interpretation
- II. Next generation challenges Closing thoughts



# Technology Scaling



#### Lithography Scaling Limitations From Broers [1] IEDM Plenary Session 1980

In the limit, microscope objectives with 0.95 N.A. are available and, provided very small fields  $(200\mu \times 200\mu)$  are adequate, linewidths < 0.4 $\mu$  should be achievable under carefully controlled laboratory conditions, and in very thin resist layers.

Depth of field will be reduced to about  $\pm 0.2\mu$ . Deep U.V. ( $\lambda = 200$ nm - 260nm) lenses will be difficult to build because of the lack of materials that are transparent at these wavelengths and yet have relatively high refractive indices.

# 1980: Optical Lithography Limit ~ 400nm

#### Transistor Scaling Limitations From Meindl [2] IEDM Plenary Session 1983

For conservative design margins, typical results suggest that IGFET channel lengths can be reduced to approximately 0.40 microns in E/D NMOS logic gates; 0.30 microns in SMOS transmission gates; and 0.20 microns in E/E CMOS logic gates. Smaller channel lengths can be projected for more aggressive designs. The dominant mechanism imposing these limits is subthreshold drain current due to short channel charge sharing and drain induced barrier lowering.

# 1983: Transistor architecture limit 200-400nm (SCE)

#### **Transistor Scaling Limitations From Heilmeier [4] IEDM Plenary Session 1984**

other factors limiting the scaling of ICs come into play. Some of these factors are interconnect capacitance, channel capacitance, interconnect resistance, parasitic resistances, velocity saturation, ionizing radiation, drain breakdown, gate oxide breakdown, hot carrier injection, subthreshold current, punch through, and statistical control of oxide thickness and channel doping. It appears that minimum geometries for high-volume ICs will saturate in the range of 0.3 to 0.5 microns.

# 1984: Transistor architecture limit 300-500nm (laundry list of reasons...)

# How small is a 32nm memory cell?



~300nm

#### ~500nm

1983-84 limits on gate size, are commensurate with the dimensions of 2008's entire 32nm SRAM cell!



Blood cell: Elec. Mic. Fac. (NCI-Frederick) 2007

K. Kuhn 2007

# Small enough that a 2008 32nm SRAM cell is dwarfed by a human redblood cell

# How small is a 32nm memory cell?



# Small enough that a 2008 32nm SRAM cell is dwarfed by a 1980 SRAM cell CONTACT

M. Bohr 2007

# How small is a 32nm memory cell?



# Small enough that a 2008 32nm SRAM cell is dwarfed by a 1980 SRAM cell CONTACT



M. Bohr, ISCC, 2009

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

4

## **Atomic dimensions are now routine**





Part I: Physical Variation Sources and Mitigation



# Part I – Physical Variation Sources and Mitigation

and the second se	CALL OF THE OWNER OF THE OWNER	Concession and the second	and the second second
COLUMN TWO IS NOT	Contraction in the local division of	Contraction of the local division of the loc	the second second
	No. of Concession, Name		the second second
and the second second	Statements in succession in the	States and states in the local states of the l	Contraction of the local division of the loc
And Personnel of the local division of the l	And and a second second	Statement of the local division of the local	And in case of the local division of the loc
No. of Concession, Name	NAME AND ADDRESS OF	and the second division of the second divisio	No. of Concession, name
	CORRECT CORRECT CORRECT	All and a second second	In succession in succession in which the local division in the loc
STREET, STREET,	STATE OF TAXABLE PARTY.	CARDING STATISTICS.	No. of Concession, name
STATISTICS CONTRACTOR	NAMES OF TAXABLE PARTY.	CALCULATION OF CALCULATION OF	TAXABLE IN COLUMN
ALC: NO.	Contraction of the local division of the loc	CONTRACTOR OF TAXABLE PARTY.	other Designation of the local division of t
State of Concession, Name	COLUMN STREET, ST. OF ST.	COLUMN TWO IS NOT	COLUMN STREET, ST. OF STREET, ST. OF ST.
Martin Contractor	States of the States of the	COLUMN TWO IS NOT	COLUMN TWO IS NOT
CONTRACTOR OF STREET, SALE	CARL DO NOT THE OWNER.	Contraction of the local division of the loc	THE OWNER WATER OF THE OWNER OF T
ALC: NAME AND ADDRESS OF	All of the local division in which the local division in the local	State State	Contraction of the second second
And States and Annual	CONTRACTOR OF THE OWNER.	A DESCRIPTION OF TAXABLE PARTY.	Concession of the local division of the loca
	NAMES OF A DESCRIPTION OF	A DESCRIPTION OF THE OWNER OF THE	and the second se
the state of the state	A REAL PROPERTY AND A REAL	and the second se	Statement of the Rest of the Rest of the



# Patterning

Polish



# **Strain**



# Part I – Physical Variation Sources and Mitigation

and the second second		And Personnel of Concession			-
-				-	-
100 C	Contraction of the local division of the loc		-		-
Martin Color	tion and and and and and			-	-
The other Designation of the local division of the local divisiono	service descents sources	and the second se	-	100 March 100	-
		the second s	and a second second second	Statement and	-
	toria stage antist	a second little of	-		-
States of Lot		and the second second	and statements in	COLUMN TWO IS NOT	-
-	Statement of the local division of the local		-		
	And the second second		Contraction of the local division of the loc	A PROPERTY.	-
Art Martin	and the second s		-	And Distances	-
The second second			STREET, STREET	A COLORADO	_
A COLUMN TWO IS NOT	A DECEMBER OF THE OWNER	Card Inter Cont			
	Concern Internal Inte	A REAL PROPERTY.	-	America management	1000
Conception of the local division of the loca	A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER	Statute and a local division of the	A DESIGNATION OF	Color of Color State	
		and the second se			-





# Patterning

Polish

**Strain** 



# How small is a 45nm transistor?



- 5.5X smaller than the 193nm light that prints it
- ~15X smaller than visible green light

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

K. Kuhn 2007



Putting it all together for the gate layer of a 65nm MPU

Inte



#### (magnified 25,000X)



Trim mask data



Reticle manufacturing







Exposure



Etch



C. Kenyon TOK conf. Dec. 2008



#### **Optical Proximity Correction (OPC) As a Resolution Enhancement Technique**





**Contour prediction – no OPC Contour prediction – with OPC** 





**SEM Image – no OPC** 

#### **SEM Image – with OPC**



K. Wells-Kilpatrick: 2007

#### **45nm: OPC as a Variation Management Technique**



Top-down resist CD meets spec, but poor contrast leads to poor resist profile which gets transferred to metal pattern after etch, resulting in shorting marginality







#### **Computational lithography solution**

K. Kuhn, IEDM 2007



C. Kenyon TOK conf. Dec. 2008

**Exposure** 

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

Inte

14



### **Mask Error Enhancement Factor**

- MEEF is a scaling factor that causes certain layout geometries to exhibit a greater sensitivity to mask dimension tolerances.
- Any dimensional error in the mask is magnified on the wafer by the MEEF value.

$$\Delta W_{wafer} = MEEF * \Delta W_{mask}$$

• Depending on the value of the mask error and the lithography exposure/focus conditions the final printed pattern can be either larger or smaller.

### **MEEF Impact on Ze Error**



Yellow: DCCD contour after OPC Green: with -3.375 nm mask making error Red: with 3.375 nm mask making error

## **MEEF and Historical gate CD vs. pitch**



Low MEEF requires targeting in the "flat" portion of CD vs. pitch Process innovations continue this trend in the 32nm node



Putting it all together for the gate layer of a 65nm MPU

Inte



#### (magnified 25,000X)







Reticle manufacturing



Phase mask

Trim mask





C. Kenyon TOK conf. Dec. 2008

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

18

# FLARE



- Flare is unwanted scattered light arriving at the wafer
- Flare is caused by interactions that force the light to travel in a "non-ray trace" direction.
- Flare is both a function of local environment around a feature (short range flare) and the total amount of energy going through the lens (long range flare).

# Impact of flare on gate CDs



All structures have identical reticle CD and pitch

Low chrome density

C. Kenyon TOK conf. Dec. 2008

- During 65nm process development, large CD deviations were observed for structures having identical pitch and reticle CD due to flare
- Gates only 500µm away from one another could be >5nm different in CD

### Flare Variation Improvement with OPC

Color Code	Chrome Fraction
109:0	56.0 - 63.0
108:0	49.0 - 56.0
107:0	42.0 - 49.0
106:0	35.0 - 42.0
105:0	28.0 - 35.0
104:0	21.0 - 28.0
103:0	14.0 - 21.0
102:0	7.0 - 14.0
101:0	0.0 - 7.0



Development effort produced an algorithm capable of scanning designs and binning regions by local chrome fraction Binning algorithm is combined with flare-calibrated OPC model

C. Kenyon, TOK conf., Dec. 2008



# 45nm highlights role of lithography/etch in resolving LER/LWR













#### **Technology Trend Systematic Gate CD Lithography Variation**



Critical to management of variation is the ability to deliver a 0.7X gate CD variation improvement in each generation enabled by continuous process technology improvements Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

# Part I – Physical Variation Sources and Mitigation

Contraction International Distances				
and the second se				_
terry of the local division				
States Income and				
and some discount of the second				
and the second second				-
Sectors - exception and and				-
And states of the local division of the				
and the second se				-
and a second				-
March - Constanting of				
alization ( restantion of the				-
Converse Supplication State				
the state of the second second				
				-



# Polish

Strain

Patterning









#### First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE





#### First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE

## **STR Pattern Density Variation Impact**



Slower Polish Rate Faster Polish Rate

### **STI Step Height Variation**



#### **Positive Step Height**

**Zero Step Height** 



### **STI Step Height Variation**



# **STI Step Height Impact on Gate CD**


# **SRAM Density Scaling**





65nm – WIDE - 0.57  $\mu m^2$ 



45nm – WIDE 0.346 μm<sup>2</sup>



32nm – WIDE 0.171 μm<sup>2</sup>

90nm – TALL 1.0 μm²

#### 65nm to 32nm: Patterning and polish enhancements

- Improved CD uniformity across STI boundaries
- Square corners (eliminate "dogbone" and "icicle" corners)





#### First Generation HiK – Replacement Metal Gate Three critical CMP operations in the FE

#### Variation Challenges of RMG CMP Steps

- Gate height control critical to reducing variation
- PMOS/NMOS differences complicate CMP



C.Auth et al. VLSI Symp, (2008)



#### Variation Challenges of RMG CMP Steps

#### OVERPOLISH Exposes raised S/D Rext/mobility impact

#### UNDERPOLISH Underetched contact Rext impact



S/D region – attacked during poly etch



# S/D region – marginal contact



J. Steigerwald, IEDM 2008

#### Poly Opening Polish (POP) Thickness Control



45nm: with-in die (WID) and with-in wafer (WIW) improvement High selectivity between films is required. Key aspect is control of polish rate at edge of wafer.

(intel)

J. Steigerwald, IEDM 2008

#### 45 nm: POP CMP Improvement Overscaling Topography Improvement



# Improvements in polish enabled dramatic improvements in topography variation

# Part I – Physical Variation Sources and Mitigation

and the second se				
Contract Research Manager				
and the second second				distant of the
and a second second second				
incides, for an incidence of				
and some first states of some				-
and the second second				1000
instant, constants and				Concess of
and the second sec				(press)
and the second se				-
No. 1				-
				1



# Patterning

# Polish







# **Strain: Importance in scaling**



# Strain (first introduced at 90nm) is a critical ingredient in modern transistor scaling



## **Strain: Pitch dependence**



# **NMOS strain: Scaling with pitch**





#### **Tensile trench contacts**



#### **Compressive gate stress**

C. Auth, VLSI 2008

# **PMOS strain: Scaling with pitch**





Similar V<sub>T</sub> matching with CESL while 35%  $I_{ON}$  enhancement is achieved

 $650\mu$ A/ $\mu$ m – 30pA/ $\mu$ m at V<sub>dd</sub>=1V and L<sub>a</sub>=25nm

# Part II: Measurements, results and interpretation



# **Systematic and Random**

Random Statistician's viewpoint: **Systematic**  Process engineer's Fix Fix viewpoint: Random **Systematic VT1 Device engineer's VT1** VT2 VT2 viewpoint: S S D S D D S D Random **Systematic 45** Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

#### Measurement "food pyramid"

- In-line or off-line physical measurements of test wafers (TEM, SIMs, Auger, etc.)
- Device parametric measurements on test material (lon/loff, IG/VG etc.)
- In-line physical measurements of selected sites in product (CD, thickness, etc.)
- Device parametric measurements on product (Idsat/Iin, VT)
- Device parametric measurements on simple circuits (fmax, fmin, etc)
- Device sort on completed product (Vccmin and performance)

Highly detailed data Tiny sample size

Very limited data Huge sample size

#### Measurement of Random and Systematic VT Variation at the Device Level



**Traditional method:** 

- 1. Measure two identical adjacent devices and extract the difference σ(VT<sub>A</sub>-VT<sub>B</sub>)
- 2. Measure the entire population of all devices and extract σ(VTpop)

Random Variation for a matched pair

Random Variation for a single device

Systematic Variation for a single device

$$Random_{mp} = StdDev(VT_A - VT_B) = \sigma(DVT)$$

$$Random_{one-device} = \frac{StdDev(VT_A - VT_B)}{\sqrt{2}} = \frac{\sigma(DVT)}{\sqrt{2}}$$

Systematic = 
$$\sqrt{(\sigma V T_{pop})^2 - \left(\frac{\sigma (DVT)}{\sqrt{2}}\right)^2}$$

## **Pelgrom Plots: What is Avt anyway?** <u>Two</u> choices are widely used in the literature

IEDM 2008: Weber

IEDM 2008: Arnaud



# What did Pelgrom say?

**Pelgrom "Matching properties of MOS transistors"** (IEEE Journal of Solid-State Circuits, Vol. 24, No. 5, Oct. 1989)

 Eq. 5 defines a generic AP for a parameter △P; implying AVT would then be the parameter for △VT

$$\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_P^2 D_x^2.$$

 However, one page further in the paper, he explicitly defines AVT in terms of VT only in equation 8:

$$\sigma^2(V_{T0}) = \frac{A_{VT0}^2}{WL} + S_{VT0}^2 D^2$$

• So – which is did he mean? Well, I asked him.

# What is Avt anyway?



## What is Avt anyway?





P. Stolk, F. Widdershoven, and D/ Klaassen, "Modeling statistical dopant fluctuations in MOS transistors" IEEE Trans. on Elec. Dev., 45:9, pp 1960-1971, Sept. 1998



#### **RDF** is frequently described by (Stolk):

K. Kuhn, IEDM 2007

$$\sigma V_{Tran} = \left(\frac{\sqrt[4]{4q^3}\varepsilon_{si}\phi_B}{2}\right) \cdot \frac{T_{ox}}{\varepsilon_{ox}} \cdot \left(\frac{\sqrt[4]{N}}{\sqrt{Leff \cdot Zeff}}\right) = \frac{1}{\sqrt{2}} \left(\frac{c_2}{\sqrt{Leff \cdot Zeff}}\right) \quad (1)$$

P. Stolk, F. Widdershoven, and D/ Klaassen, "Modeling statistical dopant fluctuations in MOS transistors" IEEE Trans. on Elec. Dev., 45:9, pp 1960-1971, Sept. 1998

# What is Bvt then?



#### But what about simple circuits?





One powerful tool for assessment of variation is locating ring-oscillators (ROs) routinely in all product designs

#### **Random and Systematic Variation** for Matched Ring Oscillators

Random •	: Calculate Delta	$Delta = \frac{FreqA - FreqB}{FreqA + FreqB} * \frac{200}{\sqrt{2}}$				
•	Random Variation	Rand = StdDev(Delta)	per data unit			
Systema	tic:					

**Total Sigma** 

- $\sigma = StdDev(FreqA)$ per data unit

Grand Mean

Mean(FreqA) + Mean(FreqB) $\mu = Syst = \sqrt{\left(\frac{\sigma}{\mu} * 100\right)^2 - Rand^2}$  per data unit

**Total Variation:** 

$$Total = \frac{StdDev(FreqA)}{Mean(FreqA)} *100$$

per data unit

**Systematic Variation** 

# **45nm: Within Wafer Variation**



#### For random variation: Uniform across wafer For systematic variation: More variation at the wafer edge



#### 45nm: Within Die (WID), Within Wafer (WIW) and Wafer to Wafer (WTW)

RANDOM

**SYSTEMATIC Entire** Entire **NORMALIZED % Variation** population **NORMALIZED % Variation** 2 2 population **One wafer** 1.5 1.5 **One wafer** 1 1 One die 0.5 0.5 One die 0 0 Standard Standard oscillator oscillator

For random variation: Uniform with population choice For systematic variation: Variation increases significantly going from within-die (WID) to within-wafer (WIW)

# **45nm Product wafer: Random variation**



#### **Random and Systematic Variation Trends**



Systematic WIW variation is comparable from one generation to the next



Random WIW variation in 32nm is comparable to 45nm and significantly improved over 65nm and 90nm due to HiK-MG

#### What about more complex circuits? RSM Methodology for Variation Model Parameters

- Identify the set of input parameters in variation modeling files that can be allowed to vary
- Create DOE to vary all parameters within selected limits
- Create a series of variation modeling files, using the matrix of parameters from the DOE
- Simulate an appropriate set of circuits and devices to obtain responses to the set of variation modeling files
- Enter simulation results back into DOE to determine sensitivity to model parameters
- Optimize variation modeling file parameters to get best match to measured data





#### **Example Matrix of Inputs and Associated Responses**



## 32nm SRAM Test Chip



SRAM test chip with advanced test features (PBIST, eFUSE, ECC, etc.) to support development of 32nm high-volume manufacturing process



K. Zhang, ISCC 2009



# **SRAM V<sub>CCmin</sub> – Silicon to Simulation**



Wafer-level SRAM P/NMOS transistor systematic V<sub>T</sub> variation

# **32nm Voltage-Frequency Shmoo**

#### 3.25Mb SRAM Macro



- 32nm SRAM operates over a broad range of supply voltages, enabling dynamic voltage scaling for low-power application
- 32nm SRAM achieves operating frequency of 4GHz at 1.0V, 15% better than 45nm design

K. Zhang, ISCC 2009

# Part III: Next generation challenges



# **Lithography Pipeline**



#### Extend 193nm Optical Lithography as far as possible Deploy EUV Lithography when available/affordable
### **Extreme Ultraviolet Lithography**



Cymer beta source



Philips beta source



Intel EUV Mask



Photoresist Development



ASML ADT printed wafer



Nikon EUV1 printed wafer

#### **Continued progress towards EUV implementation**



M. Bohr, ISCC, 2009

**68** 

## **Non-EUV Lithography Beyond 32 nm**



#### **Spacer Gate Patterning**

- Pitch doubling
- Improved variation



M. Bohr, ISCC, 2009 Bencher et al, Proc. of SPIE Vol. 6924 69244E-7

### Pitch doubling and gate CD control



### **Disadvantages of Double-patterning**



Misalignment between the 2 exposures is a crucial liability for this technique and can limit its usability Transistor parameters can be affected by asymmetry between the source and drain regions

### **Pitch doubling and gate CD matching**



Gate CD mismatch  $\sigma$ 

Pitch doubling eliminates the close correlation which currently exists between the CDs of adjacent gates This has implications for memory cells and other circuits which depend upon this CD matching

(intel)

C. Kenyon, TOK conf., Dec. 2008

### Pitch doubling and gate CD matching



Single patterning: the distribution of CD mismatches between adjacent gates is a very small fraction of total gate CD variation

# Pitch doubling: the distribution of CD mismatches is GREATER than the total gate CD variation



C. Kenyon, TOK conf., Dec. 2008

## Non-EUV Lithography Beyond 32 nm

#### Double Patterning

- Pitch doubling
- Improved 2-D features



#### **Spacer Gate Patterning**

- Pitch doubling
- Improved variation



M. Bohr, ISCC, 2009 Bencher et al, Proc. of SPIE Vol. 6924 69244E-7

## **Alternative: Spacer patterning**





# Spacer patterning retains correlation between doubled features



Bencher et al, Patterning by CVD Spacer Self Alignment DoublePatterning (SADP), Proc. of SPIE Vol. 6924 69244E-7

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

template

## **Alternative: Spacer patterning**

(1) Print and Resist Trim



# Spacer inhomogenities not transferred to patterned features

(intel)

Bencher et al, Patterning by CVD Spacer Self Alignment DoublePatterning (SADP), Proc. of SPIE Vol. 6924 69244E-7

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

template

### Uniformity matters: Logic images vs. technology node



#### 65nm node





#### 45nm node





#### 32nm node



### Layout Restrictions 65nm to 32nm

#### 65 nm Layout Style



- Bi-directional features
- Varied gate dimensions
- Varied pitches

#### 32 nm Layout Style

80 8 C 1 1 C	THE OWNER AND A	CONCERCION OF MERICAN	states of the local division of the	Contractory of Females, Spinster,
and the local division of the local division	of the local division of the local divisiono	State of Concession, Name	TAXABLE INCOME.	NAME AND ADDRESS OF
THE OWNER WHEN	ACCRET OF TAXABLE	THE OWNER WATCHING & STATE	No. of Concession, name	TAXABLE PARTY OF
And Personal Property lies:	No. of Concession, Name	ALCONOM > (19)	Colorador and a second	OR OTHER DRIVE TO A
Distant in the local distance in the local d	CALCULATION OF TAXABLE PARTY.	and the state	Concession in the local division in the loca	STREET, SQUARE,
STREET, STREET	And Distances	one balances	COLUMN TWO IS NOT	COLUMN 2 IS NOT
the second s	and an other states	and statements	Concession of the local division of the loca	COLUMN TWO IS NOT
and the second second	in the second	on barren all the	And in case of the local division of the loc	Sumality Colors
and the local division of the local division	and and a second se	Condesigned (1916)	and the second second	and the second se
	Course Surveyore	and the second second	Second Second	the second s
and the second se	Concession of the local division of the loca	and the second second	and the second second	and Distances in the
and the second	the second second	100 C		
	COLUMN TWO IS NOT	and the second se	and the second s	
and the second second	Cardinate and	and the second second	Support States of the local division of the	Conceptual de la concep
and the second second	and the second se	A DESCRIPTION OF THE OWNER OF THE	Statement of the local division of the	Contraction of the local division of the loc
and the second second	Contract of the local division of the local	100 million (1990)	and the second se	and strength in the
and some of	CALCUMPTION OF TAXABLE PARTY.	Designation of the local diversion of the local diversion of the local diversion of the local diversion of the	Destandary on	A REAL PROPERTY AND INCOME.
No. and Address of the	COLUMN DATE OF THE OWNER OF	ADDRESS OF TAXABLE PARTY.	Concession of the Owner,	All Property lies and
And Person lies,	Contraction of the	Contraction (Security )	CONTRACTOR OF THE	of the second value of the
Salar Sa	Concercion of the	CALCULATION OF THE OWNER OF	Contraction and	of the local division of the local divisiono
of the local division in which the	CONTRACTOR OF	THE OWNER WHEN	ADDRESS OF TAXABLE PARTY.	No. of Concession, Name
And in case of the local division in which the	STATISTICS.	COLUMN TWO IS NOT	COLUMN TWO IS NOT	COLUMN STATES
States and a local division of the	of the local division in which the local division in which the local division in the loc	Contraction of the	STREET, SQUARE, ST.	other Designation of the local division of t
and in case of	Condension state	ACCREDING TO A	COLUMN DATE OF	COLUMN TWO IS NOT
No. of Concession, Name	of the design of the local division of the	TWO IS NOT THE OWNER.	COLUMN TWO IS NOT	TAXABLE INCOME.
and the local date	Contraction of the local division of the loc	COLUMN TWO IS NOT	No. of Concession, Name	COLOR OF BRIDE
and services that	STREET, SQUARE,	STAND OF BRIDE	COLUMN TWO IS NOT	STREET, STREET
STATISTICS.	Suma land	and some of	And in case of the local division of the loc	Contraction in case
and the second se	and the second division of the second divisio	Contraction of the local division of the loc	Constanting of the	Name of Column 2 is not
and the second se		and the second s	The local division in which the	other Division of the local division of the
		and the second se	-	The second se

- Uni-directional features
- Uniform gate dimension
- Gridded layout

M. Bohr, ISCC, 2009

### Transistor Architecture Enhancements



Weber et al. IEDM 2008 pp. 245-248



to maintain channel control at lower channel doping.

**Fully depleted devices** 

are examples of

(such as UTB or FinFET)

innovations which permit

significant improvement

in RDF due to the ability

Vellianitis et al. IEDM 2008 pp. 681-683

## V<sub>T</sub> matching performance



 $(\sigma_{vt}=\sigma_{\Delta vt}/\sqrt{2}$  to compare measurements on pairs and on arrays of transistors in the literature)

Fully depleted devices (such as UTB or FinFET) are examples of innovations which permit significant improvement in RDF due to the ability to maintain channel control at lower channel doping.

Weber et al. IEDM 2008 pp. 245-248

# Closing Thoughts



### **Random and Systematic Variation Trends**



Systematic WIW variation is comparable from one generation to the next



Random WIW variation in 32nm is comparable to 45nm and significantly improved over 65nm and 90nm due to HiK-MG

### 45 nm: POP CMP Improvement Overscaling Topography Improvement



# Improvements in polish enabled dramatic improvements in topography variation

### **Technology Trend Systematic Gate CD Lithography Variation**



Critical to management of variation is the ability to deliver a 0.7X gate CD variation improvement in each generation enabled by continuous process technology improvements Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

### **SRAM Density Scaling**



K. Zhang, ISCC, 2009

Kuhn - 2009 2<sup>nd</sup> International CMOS Variability Conference - London

h



Blood cell: Elec. Mic. Fac. (NCI-Frederick) 2007

For further information on Intel's silicon technology, please visit our Technology & Research page at

www.intel.com/technology



Q&A