

Peering into Moore's Crystal Ball: Transistor Scaling beyond the 15nm node

Kelin J. Kuhn

Intel Fellow

Director of Advanced Device Technology


Portland Technology Development

Intel Corporation


AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary


Consistent 2-year scaling




90nm – TALL
1.0 μm^2




65nm – WIDE - 0.57 μm^2



45nm – WIDE
0.346 μm^2



32nm – WIDE
0.171 μm^2



22nm – WIDE
0.092 μm^2






90 nm
2003

65 nm
2005









45 nm
2007

32 nm
2009

22 nm
2011
projected



90: 7
65: 8
45: 9
32: 9




Changes in Scaling

THEN


- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process

NOW


- Scaling drives down cost
- Materials drive performance
- Power constrained
- Standby power dominates
- Collaborative design-process




130nm




90nm



65nm




45nm



32nm

Consistent SRAM Density Scaling




K. Zhang, ISCC, 2009; M. Bohr IDF 2010

AGENDA



- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary

Short Channel Control: HiK-MG

45 nm
HK+MG




High-k/MG enabled 0.7X
ToxE scaling while reducing
 $I_g \gg 25X$ for NMOS and
 $1000X$ for PMOS




Ultra-thin body with RSD

Benefits






Ultra-thin body with RSD




Challenges




Ultra-thin body




Cheng – IBM – VLSI 2009







MuGFET with RSD


Benefits










Kawasaki – Toshiba / IBM – IEDM 2009



| Year of production | 2015 | 2018 | 2021 |
|------------------------------------|-------|------|-------|
| node (nm) | 22 | 16 | 11 |
| P_{fin} (nm) | 40 | 28 | 21 |
| D_{fin} (nm) | 12 | 8 | 6 |
| H_{fin} (nm) | 28 | 20 | 15 |
| SRAM cell size (μm^2) | 0.063 | 0.03 | 0.015 |
| L_g at cell (nm) | 24 | 16 | 12 |





MuGFET






The thickness of HKMG should be uniform along fin height.

| source of σV_t | origin |
|---------------------------|--|
| T_{ox} variation | non-uniform thickness of HK |
| ϵ_{ox} variation | non-uniform composition of HK |
| WF variation | non-uniformity of MG grain size variation multi-surface orientations |
| charges | traps and states |




Jurczak – IMEC - SOI 2009




Nanowire

Benefits




Nanowire

Benefits













Nanowire

Challenges




Nanowire FETs






Vertical Architectures

Benefits



Vertical Architectures

Challenges







Fig.15: $I_D - V_D$ characteristics of top FET







Fig.16: Transfer Voltage characteristic of an inverter: top SOI (110) pFET and bottom SOI (100) nFET

Jung – Samsung - IEEE TED 2010 – 3'D stacked 6T

3D Stacked 6T SRAM Cell (25F²)



TFET (Tunneling Field-Effect Transistor)

Principle of operation

- Band-to-band-tunneling through source barrier, modulated by gate field

Advantages



- Steep (< 60 mV/dec) sub-threshold slope
- Large Ion/Ioff ratio

Disadvantages

- Low drive currents
- Ambipolar conduction
- Unidirectional conduction
- Potentially high hot- e^- effects

Technology Intercept



- Unlikely candidate for Si, Ge, or $\text{Si}_{1-x}\text{Ge}_x$ systems (drive currents too low)
- Probably needs III-V band-gap engineering, perhaps with “broken-gap”



Courtesy M. Luisier (Purdue)
M. Luisier and G. Klimeck, EDL, 2009



Sensitivity to Source Doping Variation

TFET Source Doping Gradient




TFET behavior is very sensitive to the source doping “shape”

MOS Source Doping Gradient



MOS behavior has little sensitive to the source doping “shape”

Best Demonstrated TFETs



S. Mookerjee et al., IEDM '09

- Still MUCH lower drive currents than conventional MOS
- Require band-gap engineering with hetero-junction δ layers
- Sub-threshold slope still poor

| | Ref. [2] | Ref. [3] | Ref. [4] | [1] |
|----------------------------|----------|----------|----------|-----|
| SS (mV/dec) | 52.8 | 42 | ~300 | 46 |
| I_{ON} ($\mu A/\mu m$) | 12.1 | 0.01 | 1E-4 | 1.2 |
| I_{ON}/I_{OFF} | 1E4 | 1E4 | 1E2 | 7E7 |

Table. I. Comparison to reported silicon TFETs. ($V_{DS}=V_{GS}-V_{BTBT}=1.0V$)

[1] K. Jeon, et al., VLSI (11.4.1.-1) 2010

[2] W. Choi et al., IEEE-EDL vol.28, no.8, p.743 (2007)


[3] F. Mayer et al., IEDM Tech Dig., p.163 (2008)

[4] T. Krishnamohan et al., IEDM Tech Dig., p.947 (2008)

AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary






Transistor Performance Trend



Strain is a critical ingredient in modern transistor scaling
Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation


Strain in modern devices

Stress memorization



ORIENTATION

(100) surface – top down




Standard wafer / direction
(100) Surface / $\langle 110 \rangle$ channel

(100) Surface / $\langle 100 \rangle$
(a “45 degree” wafer)

Both $\langle 110 \rangle$ directions are the same.

(110) surface – top down





Non-standard

(110) Surface


Three possible channel directions

$\langle 110 \rangle$ $\langle 111 \rangle$ and $\langle 100 \rangle$



ORIENTATION

(100) surface – top down




Standard wafer / direction
(100) Surface / <110> channel

(100) Surface / <100>
(a “45 degree” wafer)

Both <110> directions are the same.

(110) surface – top down




Non-standard

(110) Surface


Three possible channel directions

<110> <111> and <100>

(100) BEST NMOS




(110) <110> BEST PMOS




Yang
AMD/IBM
EDST 2007

Orientation and Strain: More complex for non-(100) orientations


(100)




(001) Surface ($k_{\perp}=0$)




(001) Surface $V_g=-1V$




(001) Surface
 $V_g=-1V, S_{xx}=-1GPa$




(110)




(110) Surface ($k_{\perp}=0$)



(110) Surface $V_g=-1V$



(110) Surface
 $V_g=-1V, S_{xx}=-1GPa$




BULK


1'D CONFINED

1'D CONFINED
STRAINED

Si vs Ge MOSFETs





Intel 45nm HiK-MG Si device [43]



Intel HiK-MG Ge device

The introduction of manufacturable HiK-MG transistors has led to the reconsideration of Ge channels



Ge Historical Issues: Still critical today



Poor Quality Dielectric



Narrow Bandgap

Adapted from Saraswat [59],
Krishnamohan [60]




Band-to-band tunneling: challenge for low E_g materials

Dielectric Quality




Since HiK-MG dielectrics typically form with a bilayer (the HiK + an interface layer) the challenge of germanium oxide still exists. Germanium oxide exists in several morphologies, unfortunately, most are hydroscopic and/or volatile.

Ge Benchmarking



III-V: The Lure of High Mobility



Adapted from J. Kavalieros – Intel - VLSI SC 2007
K. Kuhn – ECS 2010

III-V MOSFETs: “Density-of-states bottleneck”

- On-current of a MOSFET

$$I = Qv$$

- Velocity v

- Diffusive : mobility μ , $v = \mu \mathcal{E}$
- Ballistic: injection velocity v_{inj}
- Light $m^* \rightarrow$ high μ , high v_{inj}

- Charge Q

- MOS limit ($C_Q \gg C_{ox}$), $C \approx C_{ox}$
- Light $m^* \rightarrow$ less D (C_Q), less C , less Q
- More important for thin oxide (large C_{ox}),

“DOS bottleneck”

$$Q = C(V_G - V_{th})$$



$$\frac{1}{C} = \frac{1}{C_{ox}} + \frac{1}{C_Q}$$

$$C_Q = q^2 D$$


Use of L-valleys: GaAs

From R. Kim

- GaAs 4 nm




Small DOS with high v_{inj}
High DOS with low v_{inj}




More DOS with high v_{inj}


Different body thicknesses (EOT=1.0 nm)



GaAs>InGaAs>GaSb>Ge>Si




GaSb, InGaAs>Ge, GaAs>Si




InGaAs>GaSb>Ge, GaAs>Si


Different body thicknesses (EOT=0.5 nm)



GaSb>GaAs>Ge>Si>InGaAs



GaSb>Ge>GaAs>Si, InGaAs




GaSb>Ge>GaAs, InGaAs>Si




AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary


Planar Resistive Elements



Planar Resistivity




Plan



Rinterface: Reduction in Schottky Barrier Height


$$R_{\text{interface}} \propto \exp\left(\frac{q\phi_B}{\sqrt{N_D}}\right)$$



Schottky Barrier Height Reduction is a critical area for development. Techniques under investigation include exotic alloys, implants, and Fermi-unpinning layers


Kuhn, IWJT 20010

Planar Resistive Elements




Kuhn, IWJT 20010

Schottky barrier S/D – an option?



- In a metal SB-MOS, S/D forms an atomically abrupt Schottky-barrier having the height ϕ_b .
- The extreme limit for metal in the S/D regions (with associated improvements in Rext)
- Unconventional operation (field emission device in the ON state)
- Needs complementary devices (midgap silicide or two silicides)

Schottky barrier S/D – an option?




Metallic SD

Conventional

**Larson – Spinnaker
TED 2006**


**Hole barrier
set by SBH**



- Two possible conduction paths:
 - Thermionic – over the barrier – good SS slope
 - Tunneling – through the barrier – poor SS slope

- Unconventional operation (field emission device in the ON state)
- Needs complementary devices (midgap silicide or two silicides)

Schottky barrier S/D – an option?



Electron leakage set by Eg-SBH

- ### Benefits
- Low bulk resistance contacts to the channel
 - Very abrupt junctions
 - No random s/d dopant fluctuation effects
 - Minimize s/d carrier-carrier scattering effects

- ### Challenges
- Poor experimental drive currents
 - Requires bandedge Schottky barriers
 - Ambipolar conduction (high drain-body leakage for bulk devices)
 - Early contact formation limits midsection process temperatures
 - Need alternative approach for s/d stressors

Metallic SD

Con


Larson – Spinnaker
TED 2006

Hole barrier set by SBH




AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary

Planar Capacitive Elements



Planar Capacitive Elements



junction

AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary

Looking Forward

Low risk

Enhancements in strain technology
Enhancements in HiK/MG technology

Medium Risk

Optimized substrate and channel orientation
Reduction in MOS parasitic resistance
Reduction in MOS parasitic capacitance

High risk

UTB devices / MuGFETS
Nanowires
3'D Stacked Devices
Advanced materials (Ge/III-V)

Q&A