# Technology Options for 22nm and Beyond

Kelin J. Kuhn

Intel Fellow Intel Corporation

**Director of Advanced Device Technology** 

# AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary

# AGENDA

#### Scaling

- Gate control
- Mobility
- Resistance
- Capacitance
- Summary



# **MOSFET Scaling**

Device or Circuit Parameter	Scaling Factor		
Device dimension tox, L, W	1/ <b>κ</b>		
Doping concentration Na	К		
Voltage V	1/ <b>κ</b>		
Current I	1/ <b>κ</b>		
Capacitance <i>EA/t</i>	1/ <b>κ</b>		
Delay time/circuit VC/I	1/ <b>κ</b>		
Power dissipation/circuit VI	$1/\kappa^2$		
Power density VI/A	1		



R. Dennard, IEEE JSSC, 1974

#### Classical MOSFET scaling was first described by Dennard in 1974

# **MOSFET Scaling**

Device or Circuit Parameter	Scaling Factor	
Device dimension tox, L, W	1/ <b>κ</b>	
Doping concentration Na	К	
Voltage V	1/ <b>ĸ</b>	
Current I	1/ <b>ĸ</b>	
Capacitance $\epsilon A/t$	1/ <b>κ</b>	
Delay time/circuit VC/I	1/ <b>ĸ</b>	
Power dissipation/circuit VI	1/ <b>κ</b> <sup>2</sup>	
Power density VI/A	1	



R. Dennard, IEEE JSSC, 1974

#### Classical MOSFET scaling ENDED at the 130nm node (and nobody noticed ...)



## 90 nm Strained Silicon Transistors

# High Stress + Film

**NMOS** 

#### PMOS



SiN cap layer Tensile channel strain SiGe source-drain Compressive channel strain

#### Strained silicon provided increased drive currents, making up for the loss of classical Dennard scaling

## 45nm High-k + Metal Gate Transistors

#### 45 nm HK+MG



Hafnium-based dielectric Metal gate electrode

#### High-k + metal gate transistors restored gate oxide scaling at the 45nm node

# **Changes in Scaling**

#### THEN

- Scaling drove down cost
- Scaling drove performance
- Performance constrained
- Active power dominates
- Independent design-process



**90nm** 

130nm

65nm

45nm



E X.IICYIC器 IIII X IIII X Kelin Kuhn / IWJT / Shanghai / 2010

32nm

# **Changes in Scaling**

#### THEN

- Scaling drove down cost
- **Scaling drove performance** ٠
- **Performance constrained** •
- **Active power dominates** ٠
- Independent design-process

### **NOW**

- Scaling drives down cost
- <u>Materials</u> drive performance
- **Power** constrained
- **Standby power dominates**
- **Collaborative** design-process



130nm

**45nm** 

32nm

g

Kelin Kuhn / IWJT / Shanghai / 2010

#### **Consistent 2-year scaling**



(intel

10

#### **Transistor Performance**



# 32 nm transistors continue Moore's Law with improved drive at reduced pitch

## **Consistent SRAM Density Scaling**



K. Zhang, ISCC, 2009; M. Bohr IDF 2010

■ ﷺ 🖂 📰 🔄 🔣 Kelin Kuhn / IWJT / Shanghai / 2010

# AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary















![](_page_16_Picture_1.jpeg)

![](_page_17_Figure_0.jpeg)

### Nanowire

![](_page_18_Figure_1.jpeg)

![](_page_18_Picture_2.jpeg)

# Looking at all these in more detail

![](_page_19_Picture_1.jpeg)

![](_page_20_Figure_0.jpeg)

![](_page_21_Figure_0.jpeg)

#### Barral – CEA-LETI– IEDM 2007

## **Ultra-thin body**

![](_page_22_Figure_2.jpeg)

![](_page_23_Figure_0.jpeg)

![](_page_24_Figure_0.jpeg)

![](_page_25_Figure_0.jpeg)

![](_page_25_Picture_1.jpeg)

![](_page_26_Figure_0.jpeg)

#### Hisamoto – Hitachi / Berkeley– IEDM 1998 [3]

A Folded-channel MOSFET for Deep-sub-tenth Micron Era

Digh Hisamoto, Wen-Chin Lee<sup>\*</sup>, Jakub Kedzierski<sup>\*</sup>, Erik Anderson<sup>\*\*</sup>, Hideki Takeuchi<sup>+</sup>, Kazuya Asano<sup>++</sup>, Tsu-Jae King<sup>\*</sup>, Jeffrey Bokor<sup>\*</sup>, and Chenming Hu<sup>\*</sup> Central Research Laboratory, Hitachi Ltd., <sup>\*</sup>) EECS, UC Berkeley, <sup>\*\*</sup>) Lawrence Berkeley Laboratory, <sup>+</sup>) Nippon Steel Corp., <sup>++</sup>) NKK Corp.

![](_page_27_Figure_3.jpeg)

. 1 Folded channel MOSFET layout design and device structure. • bottom is A-A cross section, and the right is B-B cross section

![](_page_27_Figure_5.jpeg)

![](_page_27_Picture_6.jpeg)

### **MuGFET**

#### Kavalieros – Intel – IEDM 2006

![](_page_28_Figure_2.jpeg)

#### Vellianitis – NXP-TSMC – IEDM 2007

![](_page_28_Figure_4.jpeg)

Kelin Kuhn / IWJT / Shanghai / 2010

### **MuGFET**

#### Kang – Sematech – VLSI 2008

![](_page_29_Figure_2.jpeg)

#### Chang – TSMC – IEDM 2009

![](_page_29_Figure_4.jpeg)

![](_page_29_Picture_5.jpeg)

![](_page_30_Figure_0.jpeg)

![](_page_30_Picture_1.jpeg)

![](_page_31_Figure_0.jpeg)

![](_page_31_Picture_1.jpeg)

![](_page_32_Figure_0.jpeg)

![](_page_33_Figure_0.jpeg)

# **Nanowire FETs**

![](_page_33_Figure_2.jpeg)

#### Dupre – CEA-LETI – IEDM 2008

inte

![](_page_33_Figure_4.jpeg)

🔳 🖾 🖂 🚽 🖳 Kelin Kuhn / IWJT / Shanghai / 2010

## **Nanowire FETs**

#### 80 10 (b) 10- n-Conv. QWFET $V_{G}$ Drain Current I<sub>DS</sub> (A) Drain Current $I_{DS}$ ( $\mu A$ ) 10= 65 nm $D_{cm} = 12 \text{ nm}$ n-DS-MSM QWFET 60 NiSi 10 $V_{CS} - V_{Text} = 1$ NiSi step of 0.2 10-5 Si Quantum Arsenic Segregation Wire 40 $10^{-6}$ (c) $10^{-1}$ $V_{G}$ 12 nm p-DS-MSM QWFET $10^{-8}$ ViSi 20 $10^{-9}$ SIST $10^{-10}$ $V_D$ **Boron Segregation** $10^{-11}$ 0.8 0.00.4 12 1\_

#### **Bangsaruntip – IBM – IEDM 2009**

![](_page_34_Figure_3.jpeg)

![](_page_34_Figure_4.jpeg)

#### Wong – NUS Singapore – VLSI 2009

![](_page_35_Figure_0.jpeg)

# **Transistor Performance Trend**

![](_page_36_Figure_1.jpeg)

#### Strain is a critical ingredient in modern transistor scaling Strain was first introduced at 90nm, and its contribution has increased in each subsequent generation

# **Etch-stop nitride (CESL)**

![](_page_37_Figure_1.jpeg)

### **Strain: Pitch dependence**

![](_page_38_Figure_1.jpeg)

# **Embedded SiGe (PMOS)**

![](_page_39_Figure_1.jpeg)

(intel)

### **Embedded Si:C (NMOS)**

![](_page_40_Figure_1.jpeg)

Ang – NUS-Singapore IEDM 2004 Selective epi SiC (undoped) Yang–IBM IEDM 2008 In-situ epi P-SiC Chung – Nat'l Chiao Tung U. VLSI 2009 Implanted C + SPE

### **Strain: Pitch dependence**

![](_page_41_Figure_1.jpeg)

### **Strain: Pitch dependence**

# What about strain options less sensitive to pitch?

![](_page_42_Picture_2.jpeg)

### **Stress Memorization (SMT)**

![](_page_43_Figure_1.jpeg)

## Metal stress (gate and contact)

![](_page_44_Figure_1.jpeg)

#### **Enhanced PMOS strain: Gate last HiK-MG**

![](_page_45_Figure_1.jpeg)

# ORIENTATION

#### (100) surface – top down

#### (110) surface – top down

![](_page_46_Figure_3.jpeg)

Standard wafer / direction (100) Surface / <110> channel

(100) Surface / <100> (a "45 degree" wafer)

Both <110> directions are the same.

![](_page_46_Figure_7.jpeg)

Non-standard

(110) Surface

Three possible channel directions <110> <111> and <100>

![](_page_46_Picture_11.jpeg)

![](_page_46_Picture_12.jpeg)

#### (100) surface - top down

(110) surface - top down

![](_page_47_Figure_2.jpeg)

Standard wafer / direction (100) Surface / <110> channel

(100) Surface / <100> (a "45 degree" wafer)

![](_page_47_Figure_5.jpeg)

<100> <111> (110) <110>

Non-standard

(110) Surface

Three possible channel directions <110> <111> and <100>

#### (100) BEST NMOS

same.

![](_page_47_Figure_11.jpeg)

ᢂ᠋᠋᠋ᡩ

#### (110) <110> BEST PMOS

![](_page_47_Figure_13.jpeg)

### **PMOS Vertical Devices on (100)**

![](_page_48_Figure_1.jpeg)

(110) surface <110> channel results when a VFET is fabricated on typical (100) Si - good for PMOS, not for NMOS

(intel? [] IIII / IIII / IIII / IIII / IIII / Shanghai / 2010

### **NMOS Vertical Devices on (100)**

![](_page_49_Figure_1.jpeg)

(100) surface <100> channel for a VFET fabricated at 45 degrees typical (100) Si – very challenging for lithography

EⅢ风川口坐其伯燚H口 F其回燚⊠Ⅲ目≣≻ID/ Kelin Kuhn / IWJT / Shanghai / 2010

#### **Strain and Orientation Piezoresistive coefficient as a function of direction**

Udo – Infineon – Proc. IEEE Sensors 2004

![](_page_50_Figure_2.jpeg)

![](_page_50_Picture_3.jpeg)

#### Krishnamohan – Stanford – IEDM 2008

Comparison of (001), (110) and (111) Uniaxial- and Biaxial- Strained-Ge and Strained-Si PMOS DGFETs for All Channel orientations: Mobility Enhancement, Drive Current, Delay and Off-State Leakage <sup>1,4</sup>Tejas Krishnamohan, <sup>1</sup>Donghyun Kim, <sup>2</sup>Thanh Viet Dinh, <sup>3</sup>Anh-tuan Pham, <sup>3</sup>Bernd Meinerzhagen, <sup>2</sup>Christoph Jungemann, <sup>1</sup>Krishna Saraswat 90, [010] 90, [-110] 90. [-110] comp 3 120 60 [110] 0, [10 3 [-11-√2] [-11-√2] stress [, stress] 0, [00-1] ] Hstress/Hw/o stress 135 45, [110] 135 45, [-11-√2] 2 2 2 tens 0 0 0, [11-2] 210 330 225 31 225 315 240 300 270 270 270 Si (111)-biaxial (1.5GPa) Si (001)-biaxial (1.5GPa) Si (110)-biaxial (1.5GPa) 90, [010] 90, [+110] 90, [-110] 3 110] 0. [100] H #10 stress 3 Hatreas/Www.stress 120 60 135 45. [110] 135 45. [-11-12] 2 2 2 0, [00-1] 0 0 0,[11-2] 210 330 225 315 315 225 240 300 270 270 270 Si (001)-uniaxial (1.5GPa) Si (110)-uniaxial (1.5GPa) Si (111)-uniaxial (1.5GPa)

![](_page_51_Picture_2.jpeg)

![](_page_52_Figure_0.jpeg)

![](_page_53_Figure_0.jpeg)

![](_page_53_Picture_1.jpeg)

### Technology trends Xj/Tsi, Lg, Racc

![](_page_54_Figure_1.jpeg)

# **RTA effective annealing times**

Cycle	Rampup Rate (C/s)	Typical peak time (s)	Rampdown Rate (C/s)	Effective Time (s)
Soak	75	5-30	40	∼5+t <sub>hold</sub>
Spike	250	<0.5	75	~1
Flash	1e5-1e6	<1e-6	~1e6	0.1-1 ms
Scanning laser	1e5-1e6	<1e-6	>1e6	0.1-1 ms
Melt (laser)	1e7-1e8	<1e-8	>1e7	10-100ns

Effective annealing times are computed with realistic ramp shapes, assuming dominant Ea~5eV.

### Annealing techniques: by physics of activation

![](_page_56_Figure_1.jpeg)

Kelin Kuhn / IWJT / Shanghai / 2010

#### Annealing techniques:

by phys

Flash/submelt laser processes have the potential to "freeze" dopant profiles in place

![](_page_57_Figure_2.jpeg)

「「「「「「」」「「」」「「」」」」) Kelin Kuhn / IWJT / Shanghai / 2010

#### Submelt Laser Anneal Test Stand

![](_page_58_Figure_1.jpeg)

- Guassian beam: 400 µm wide (FWHM)
- Spinning stage: dwell time  $60 200 \ \mu s$
- Constant dwell time and track spacing are maintained by synchronizing spin speed and x-stage position

#### Submelt Laser Anneal Test Results

![](_page_59_Figure_1.jpeg)

#### **Freezing implants in place:** Submelt laser anneal showing no diffusion after 200 µS anneal

![](_page_60_Figure_0.jpeg)

# Superactivation with solid-phase epitaxial regrowth (SPER)

![](_page_61_Figure_1.jpeg)

Laser melt anneal vs RTA, showing increased abruptness and non-equilibrium enhanced activation (superactivation).

IICY其值幾日日日常回蹤又IIIET=>+□ Kelin Kuhn / IWJT / Shanghai / 2010

![](_page_62_Figure_0.jpeg)

![](_page_62_Picture_1.jpeg)

#### **Planar Capacitive Elements**

![](_page_63_Figure_1.jpeg)

### **Innovative Spacer Technologies**

![](_page_64_Figure_1.jpeg)

![](_page_64_Figure_2.jpeg)

SPACER REMOVAL Liow – NUS Singapore EDL 2008 SiBCN (Low-K) SPACER Ko –TSMC VLSI 2008

# AGENDA

- Scaling
- Gate control
- Mobility
- Resistance
- Capacitance
- Summary

### **Looking Forward**

#### Low risk

Enhancements in strain technology Enhancements in annealing/implant technology

#### Medium Risk

Optimized substrate and channel orientation Reduction in MOS parasitic resistance Reduction in MOS parasitic capacitance

> High risk UTB devices MuGFETS Nanowires

![](_page_66_Picture_6.jpeg)