

# Intel<sup>®</sup> Server Board S2600CP Family Intel<sup>®</sup> Server System P4000CP Family

## **Technical Product Specification**





Intel order number G26942-004

**Revision 1.4** 

November, 2012

**Enterprise Platforms and Services Division - Marketing** 

### **Revision History**

Date	Revision Number	Modifications
January, 2012	1.0	Initial release.
March, 2012	1.1	Added Intel <sup>®</sup> Server Board S2600CP2J.
May, 2012	1.2	Updated chapters 6, 8, and 12.
September, 2012	1.3	Updated chapter 14 and Appendix E.
November, 2012	1.4	Added Non-Transparent Bridge (NTB) support.

### Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL®'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL® ASSUMES NO LIABILITY WHATSOEVER AND INTEL® DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel<sup>®</sup> Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL<sup>®</sup>'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL<sup>®</sup> AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL<sup>®</sup> OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL<sup>®</sup> PRODUCT OR ANY OF ITS PARTS.

Intel<sup>®</sup> may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel<sup>®</sup> reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel<sup>®</sup> sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel<sup>®</sup> literature, may be obtained by calling 1-800-548-4725, or go to: <u>http://www.intel.com/design/literature</u>.

## Table of Contents

1.	Introduc	tion	1
1	.1	Server Board Use Disclaimer	1
2.	Intel <sup>®</sup> Se	erver Board S2600CP Overview	3
2	.1	Intel <sup>®</sup> Server Board S2600CP Feature Set	3
2	.2	Server Board Layout	
	2.2.1	Server Board Connector and Component Layout	8
	2.2.2	Server Board Mechanical Drawings	.10
	2.2.3	Server Board Rear I/O Layout	.18
3.	Intel <sup>®</sup> Se	erver System P4000CP Overview	
3	.1	Integrated System Family Overview	.20
3	.2	Intel® Server System P4000CP Family View	.22
	3.2.1	Intel® Server System P4308CP4MHEN View	.22
	3.2.2	Intel® Server System P4308CP4MHGC View	.23
	3.2.3	Intel® Server System P4208CP4MHGC View	.24
4.	Intel <sup>®</sup> Se	erver Board S2600CP Functional Architecture	.25
4	.1	Processor Support	.27
	4.1.1	Processor Socket Assembly	.27
	4.1.2	Processor Population Rules	.27
4	.2	Processor Functions Overview	
	4.2.1	Intel® QuickPath Interconnect	.31
	4.2.2	Integrated Memory Controller (IMC) and Memory Subsystem	.32
	4.2.3	Processor Integrated I/O Module (IIO)	.38
4	.3	Intel® C600 Chipset Functional Overview	.38
	4.3.1	Digital Media Interface (DMI)	.40
	4.3.2	PCI Express* Interface	.40
	4.3.3	Serial ATA (SATA) Controller	.40
	4.3.4	Serial Attached SCSI (SAS)/SATA Controller	.41
	4.3.5	AHCI	.41
	4.3.6	PCI Interface	.41
	4.3.7	Low Pin Count (LPC) Interface	.41
	4.3.8	Serial Peripheral Interface (SPI)	.41
	4.3.9	Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)	.41
	4.3.10	Advanced Programmable Interrupt Controller (APIC)	.42
	4.3.11	Universal Serial Bus (USB) Controllers	.42
	4.3.12	Gigabit Ethernet Controller	.42
	4.3.13	RTC	.42
	4.3.14	GPIO	.42
	4.3.15	Enhanced Power Management	.42
	4.3.16	Manageability	.43

	4.3.17	System Management Bus (SMBus* 2.0)	43
	4.3.18	Virtualization Technology for Directed I/O (Intel <sup>®</sup> VT-d)	43
	4.3.19	KVM/Serial Over LAN (SOL) Function	43
	4.3.20	On-board SAS/SATA Support and Options	43
2	1.4	PCI Subsystem	45
4	1.5	Integrated Baseboard Management Controller Overview	47
	4.5.1	Super I/O Controller	47
	4.5.2	Graphics Controller and Video Support	48
	4.5.3	Baseboard Management Controller	49
4	1.6	Network Interface	50
5.	System	Security	
Ę	5.1	BIOS Password Protection	51
Ę	5.2	Trusted Platform Module (TPM) Support	52
	5.2.1	TPM security BIOS	52
	5.2.2	Physical Presence	53
	5.2.3	TPM Security Setup Options	
	5.3	Intel <sup>®</sup> Trusted Execution Technology	55
6.	Intel <sup>®</sup> Se	erver Board S2600CP and Intel <sup>®</sup> Server System P4000CP Platform	
	-	nt	
6	S.1	Server Management Function Architecture	
	6.1.1	Feature Support	
	6.1.2	Basic and Advanced Features.	
	6.1.3	Integrated BMC Hardware: Emulex* Pilot III	
6	6.2	Server Management Functional Specifications	
	6.2.1	BMC Internal Timestamp Clock	
	6.2.2	System Event Log (SEL)	
	6.2.3	Field Replaceable Unit (FRU) Inventory Device	
	6.2.4	BMC Beep Codes	
	6.2.5	Diagnostic Interrupt (NMI) Button	
	6.2.6	BMC Watchdog	
t	6.3	Sensor Monitoring	
	6.3.1	Overview	
	6.3.2	Core Sensors	
	6.3.3	BMC System Management Health Monitoring	
	6.3.4	Processor Sensors	
	6.3.5	Thermal and Acoustic Management	
	6.3.6	Thermal Sensor Input to Fan Speed Control	
	6.3.7	Power Supply Status/Health Sensors	
	6.3.8	System Event Sensor	
6	6.4	Channel Management	
	6.4.1	Channel Management	72

6.4.2	User Model	73
6.4.3	LAN Interface	73
6.5	Advanced Management Feature Support	83
6.5.1	Enabling Advanced Management Features	83
6.5.2	Keyboard, Video, Mouse (KVM) Redirection	84
6.5.3	Media Redirection	85
6.6	Intel <sup>®</sup> Intelligent Power Node Manager (NM)	
6.6.1	Hardware Requirements	
6.6.2	Features	
6.6.3	ME Firmware Update	
6.6.4	SmaRT/CLST	87
6.7	EU Lot 6 Mode	87
6.7.1	Impact to System Features	
7. Intel <sup>®</sup> S	erver Board S2600CP Connector/Header Locations and Pin-outs	89
7.1	Power Connectors	
7.1.1	Main Power Connector	
7.1.2	CPU Power Connectors	
7.2	Front Panel Header and Connectors	
7.2.1	Front Panel Header	90
7.2.2	Front Panel USB Connector	90
7.2.3	Local Control Panel Connector	90
7.3	On Board Storage Connectors	91
7.3.1	SATA Connectors: 6Gbps	91
7.3.2	SATA Connectors: 3Gbps	91
7.3.3	SATA SGPIO Connector	91
7.3.4	SAS Connectors	92
7.3.5	SAS SGPIO Connectors	92
7.3.6	Intel <sup>®</sup> RAID C600 Upgrade Key Connector	92
7.3.7	HSBP_I <sup>2</sup> C Header	93
7.3.8	HDD LED Header	93
7.3.9	Internal Type- A USB Connector	93
7.3.10	Internal eUSB SSD Header	93
7.4	Management and Security Connectors	94
7.4.1	RMM4_Lite Connector	94
7.4.2	RMM4_NIC Connector	94
7.4.3	TPM Connector	94
7.4.4	PMBus* Connector	95
7.4.5	Chassis Intrusion Header	95
7.4.6	IPMB Connector	95
7.5	FAN Connectors	95
7.5.1	System FAN Connectors	95

7.5.2	CPU FAN Connector	96
7.6	Serial Port and Video Connectors	96
7.6.1	Serial Port A Connector (DB9)	96
7.6.2	Serial Port B Connector	96
7.6.3	Video Connector	97
8. Intel <sup>®</sup> S	erver Board S2600CP Jumper Blocks	98
8.1	BIOS Default (a.k.a CMOS Clear) and Password Reset Usage Procedure	99
8.1.1	Set BIOS to default (Clearing the CMOS)	99
8.1.2	Clearing the Password	99
8.2	Integrated BMC Force Update Procedure	100
8.3	ME Force Update Jumper	101
8.4	BIOS Recovery Jumper	101
9. Intel <sup>®</sup> L	ight Guided Diagnostics	103
9.1	5-volt Stand-by LED	103
9.2	Fan Fault LEDs	104
9.3	DIMM Fault LEDs	105
9.4	System ID LED, System Status LED, and POST Code Diagnostic LEDs	106
9.4.1	System ID LED	107
9.4.2	System Status LED	107
9.4.3	POST Code Diagnostic LEDs	108
10. Intel <sup>®</sup> S	erver System P4000CP Front Control Panel and Back Panel	109
10.1	Front Control Panel Overview	109
10.1.1	Front Control Panel LED/Button Functionality	109
10.1.2	Front Control Panel LED Status	111
10.2	Back Panel Overview	111
11. Intel <sup>®</sup> S	erver System P4000CP Storage and Peripheral Drive Bays	113
11.1	2.5" Hard Disk Drive Support	113
11.1.1	2.5" Drive Hot-Swap Backplane Overview	114
11.1.2	Cypress* CY8C22545 Enclosure Management Controller	115
11.2	3.5" Hard Disk Drive Support	116
11.2.1	3.5" Drive Hot-Swap Backplane Overview	117
11.2.2	Cypress* CY8C22545 Enclosure Management Controller	119
11.3	SAS Expander Card Option RS2CV240	119
11.4	Optical Drive Support	120
11.5	Low Profile eUSB SSD Support	121
12. Intel <sup>®</sup> S	erver System P4000CP Thermal Management	122
12.1	Thermal Operation and Configuration Requirements	122
12.2	Thermal Management Overview	122
12.2.1	Set Throttling Mode	122
12.2.2	Altitude	122
12.2.3	Set Fan Profile	123

12.2.4	Fan PWM Offset	123
12.2.5	Quiet Fan Idle Mode	123
12.3	Intel® Server System P4308CP4MHEN	123
12.3.1	Fan and HDD Configuration	
12.3.2	Acoustic	124
12.4	Intel® Server System P4308CP4MHGC and P4208CP4MHGC	124
12.4.1	Acoustic	125
13. Intel <sup>®</sup> Se	erver System P4000CP Power System Options	126
13.1	Intel® Server System P4000CP Power System Options Overview	126
13.2	550-W Power Supply	126
13.2.1	Mechanical Overview	
13.2.2	Temperature Requirements	131
13.2.3	AC Input Requirements	131
13.2.4	Efficiency	133
13.2.5	DC Output Specification	133
13.2.6	Protection Circuits	138
13.2.7	Control and Indicator Functions	139
13.3	750-W Power Supply	140
13.3.1	Mechanical Overview	141
13.3.2	AC Input Requirements	143
13.3.3	Efficiency	145
13.3.4	DC Output Specification	145
13.3.5	Protection Circuits	149
13.3.6	Control and Indicator Functions	150
13.3.7	Thermal CLST	152
13.3.8	Power Supply Diagnostic "Black Box"	152
13.3.9	Firmware Uploader	152
13.4	Higer Power Common Redundant Power Distribution Board (PDB)	152
13.4.1	Mechanical Overview	153
13.4.1.2	DC/DC converter cooling	154
13.4.2	DC Output Specification	154
13.4.3	Protection Circuits	163
13.4.4	PWOK (Power OK) Signal	164
13.4.5	PSON Signal	164
13.4.6	PMBus*	164
14. Intel <sup>®</sup> Se	erver System P4000CP Accessories	165
14.1	Intel <sup>®</sup> RAID C600 Upgrade Key	165
14.2	Intel <sup>®</sup> Remote Management Module 4 (Intel <sup>®</sup> RMM4)	166
14.3	Rack Options	
15. Design a	and Environmental Specifications	168
15.1	Intel <sup>®</sup> Server Board S2600CP Design Specifications	168

15.2	Intel <sup>®</sup> Server System P4000CP Environmental Limits	169
15.3	MTBF	170
15.4	Server Board Power Distribution	170
Appendix	A: Integration and Usage Tips	172
Appendix	<b>K B: Compatible Intel<sup>®</sup> Server Chassis</b>	173
Appendix	C: BMC Sensor Tables	174
Appendix	CD: Platform Specific BMC Appendix	194
Appendix	K E: POST Code Diagnostic LED Decoder	199
Appendix	<pre>k F: POST Error Code</pre>	204
Glossary		210
-	e Documents	

## List of Figures

Figure 1. Intel <sup>®</sup> Server Board S2600CP4, Quad NIC	5
Figure 2. Intel <sup>®</sup> Server Board S2600CP2, Dual NIC	6
Figure 3. Intel <sup>®</sup> Server Board S2600CP2J, Dual NIC	7
Figure 4. Major Board Components	9
Figure 5. Mounting Hole Locations (1 of 2)	10
Figure 6. Mounting Hole Locations (2 of 2)	
Figure 7. Major Connector Pin-1 Locations (1 of 3)	
Figure 8. Major Connector Pin-1 Locations (2 of 3)	
Figure 9. Major Connector Pin-1 Locations (3 of 3)	
Figure 10. Primary Side Keep-out Zone (1 of 2)	15
Figure 11. Primary Side Card-Side Keep-out Zone	16
Figure 12. Second Side Keep-out Zone	
Figure 13. Rear I/O Layout of Intel <sup>®</sup> Server Board S2600CP4	18
Figure 14. Rear I/O Layout of Intel <sup>®</sup> Server Board S2600CP2/S2600CP2J	
Figure 15. Intel <sup>®</sup> Server System P4308CP4MHEN View	23
Figure 16. Intel <sup>®</sup> Server System P4308CP4MHGC View	24
Figure 17. Intel <sup>®</sup> Server System P4208CP4MHGC View	24
Figure 18. Intel <sup>®</sup> Server Board S2600CP2/S2600CP4 Functional Block Diagram with Intel <sup>®</sup> C602 chipset	25
Figure 19. Intel <sup>®</sup> Server Board S2600CP2J Functional Block Diagram with Intel <sup>®</sup> C602J chips	
Figure 20. Processor Socket Assembly	
Figure 21. Memory Subsystem for Intel <sup>®</sup> Server Board S2600CP	
Figure 22. Intel <sup>®</sup> Server Board S2600CP DIMM Slot Layout	
Figure 23. Intel <sup>®</sup> Server Board S2600CP2/S2600CP4 Chipset Functional Block Diagram	
Figure 24. Intel <sup>®</sup> Server Board S2600CP2J Chipset Functional Block Diagram	
Figure 25. PCI Layout Diagram	
	46
Figure 26. Integrated BMC Functional Block Diagram	46 47
	46 47 54
Figure 26. Integrated BMC Functional Block Diagram Figure 27. Setup Utility – TPM Configuration Screen Figure 28. Integrated BMC Hardware	46 47 54 62
Figure 26. Integrated BMC Functional Block Diagram Figure 27. Setup Utility – TPM Configuration Screen	46 47 54 62 70
Figure 26. Integrated BMC Functional Block Diagram Figure 27. Setup Utility – TPM Configuration Screen Figure 28. Integrated BMC Hardware Figure 29. High-level Fan Speed Control Process	46 47 54 62 70 97
Figure 26. Integrated BMC Functional Block Diagram Figure 27. Setup Utility – TPM Configuration Screen Figure 28. Integrated BMC Hardware Figure 29. High-level Fan Speed Control Process Figure 30. Video Connector Pin-out	46 47 54 62 70 97 98
Figure 26. Integrated BMC Functional Block Diagram Figure 27. Setup Utility – TPM Configuration Screen Figure 28. Integrated BMC Hardware Figure 29. High-level Fan Speed Control Process Figure 30. Video Connector Pin-out Figure 31. Jumper Blocks (J1D3, J1D2, J1E3, J1E4, J1F1)	46 47 54 62 70 97 98 103
<ul> <li>Figure 26. Integrated BMC Functional Block Diagram</li> <li>Figure 27. Setup Utility – TPM Configuration Screen</li> <li>Figure 28. Integrated BMC Hardware</li> <li>Figure 29. High-level Fan Speed Control Process</li> <li>Figure 30. Video Connector Pin-out</li> <li>Figure 31. Jumper Blocks (J1D3, J1D2, J1E3, J1E4, J1F1)</li> <li>Figure 32. 5-volt Stand-by Status LED Location</li></ul>	46 47 54 62 70 97 98 103 104
<ul> <li>Figure 26. Integrated BMC Functional Block Diagram</li> <li>Figure 27. Setup Utility – TPM Configuration Screen</li> <li>Figure 28. Integrated BMC Hardware</li></ul>	46 47 54 62 70 97 98 103 104 105
<ul> <li>Figure 26. Integrated BMC Functional Block Diagram</li> <li>Figure 27. Setup Utility – TPM Configuration Screen</li> <li>Figure 28. Integrated BMC Hardware</li></ul>	46 47 54 62 70 97 98 103 104 105 106
<ul> <li>Figure 26. Integrated BMC Functional Block Diagram</li> <li>Figure 27. Setup Utility – TPM Configuration Screen</li> <li>Figure 28. Integrated BMC Hardware</li></ul>	46 47 54 62 97 98 103 104 105 106 109

Figure 39. 2.5" Hard Disk Drive Cage	113
Figure 40. 2.5" Backplane, Front Side	114
Figure 41. 2.5" Backplane, Back Side	115
Figure 42. 3.5" Hard Disk Drive Cage	116
Figure 43. 3.5" Backplane, Front Side	117
Figure 44. 3.5" Backplane, Back Side	
Figure 45. Internal SAS Expander Installation	119
Figure 46. Internal 24-Port SAS Expander Card	119
Figure 47. Optical Drive	120
Figure 48. eUSB SSD Support	121
Figure 49. Fixed Fans in Intel <sup>®</sup> Server Chassis	124
Figure 50. Hot-swap Fans in Intel <sup>®</sup> Server Chassis	125
Figure 51. Mechanical Drawing for 550-W Power Supply Enclosure	127
Figure 52. Output Cable Harness for 550-W Power Supply	128
Figure 53. Differential Noise test setup	136
Figure 54. Output Voltage Timing	137
Figure 55. Turn On/Off Timing (Power Supply Signals)	138
Figure 56. PSON# Required Signal Characteristic	140
Figure 57. 750-W Power Supply Outline Drawing	141
Figure 58. Differential Noise test setup	148
Figure 59. Turn On/Off Timing (Power Supply Signals)	149
Figure 60. PSON# Required Signal Characteristic.	151
Figure 61. Outline Drawing	153
Figure 62. Airflow Diagram	154
Figure 63. Differential Noise test setup	162
Figure 64. Intel <sup>®</sup> RAID C600 Key	166
Figure 65. Intel <sup>®</sup> RMM4	166
Figure 66. Optional Rack Bezel	167
Figure 67. Power Distribution Block Diagram	171
Figure 68. POST Code Diagnostic LED Decoder	199

## List of Tables

Table 1. Intel <sup>®</sup> Server Board S2600CP Feature Set	3
Table 2. Intel <sup>®</sup> Server System P4000CP family Features	21
Table 3. Mixed Processor Configurations	29
Table 4. UDIMM Support	33
Table 5. RDIMM Support	34
Table 6. LRDIMM Support	34
Table 7. Intel <sup>®</sup> Server Board S2600CP DIMM Nomenclature	35
Table 8. Intel <sup>®</sup> RAID C600 Upgrade Key Options	44
Table 9. Intel <sup>®</sup> Server Board S2600CP PCI Bus Segment Characteristics	46
Table 10. Video Modes	48
Table 11. Video mode	49
Table 12. External RJ45 NIC Port LED Definition	50
Table 13. TSetup Utility – Security Configuration Screen Fields	55
Table 14. Basic and Advanced Features	60
Table 15. BMC Beep Codes	63
Table 16. NMI Signal Generation and Event Logging	64
Table 17. Supported BMC FW Health Sensor Offsets	67
Table 18. Processor Sensors	67
Table 19. Supported Power Supply Status Sensor Offsets	70
Table 20. Support System Event Sensor Offsets	72
Table 21. Standard Channel Assignments	72
Table 22. Supported RMCP+ Cipher Suites	74
Table 23. Supported RMCP+ Payload Types	74
Table 24. Factory Configured PEF Table Entries	79
Table 25. Enabling Advanced Management Features	84
Table 26. Main Power Connector Pin-out	89
Table 27. CPU_1 Power Connector Pin-out	89
Table 28. CPU_2 Power Connector Pin-out	89
Table 29. Front Panel Header Pin-out	90
Table 30. Front Panel USB Connector Pin-out	90
Table 31. Local Front Panel Connector Pin-out	91
Table 32. SATA 6Gbps Connector Pin-out	91
Table 33. SATA 3Gbps Connector Pin-out	91
Table 34. SATA SGPIO Connector Pin-out	92
Table 35. SAS/SATA Connector Pin-out	92
Table 36. SAS SGPIO Connector Pin-out	92
Table 37. Intel <sup>®</sup> RAID C600 Upgrade Key Connector Pin-out	92
Table 38. HSBP_I <sup>2</sup> C Header Pin-out	93
Table 39. HDD LED Header Pin-out	

Table 40.	Type-A USB Connector Pin-out	93
Table 41.	eUSB SSD Header Pin-out	93
Table 42.	RMM4_Lite Connector Pin-out	94
Table 43.	RMM4_NIC Connector Pin-out	94
Table 44.	TPM Connector Pin-out	94
Table 45.	PMBus* Connector Pin-out	95
Table 46.	Chassis Intrusion Header Pin-out	95
Table 47.	IPMB Connector Pin-out	95
Table 48.	6-pin System FAN Connector Pin-out	95
Table 49.	4-pin System FAN Connector Pin-out	96
Table 50.	CPU FAN Connector Pin-out	96
Table 51.	Serial Port A Connector Pin-out	96
Table 52.	Serial Port B Connector Pin-out	96
Table 53.	Video Connector Pin-out details	97
Table 54.	Server Board Jumpers (J1D3, J1D2, J1E3, J1E4, J1F1)	98
Table 55.	System Status LED	107
Table 56.	POST Code Diagnostic LEDs	108
Table 57.	Power/Sleep LED Functional States	110
Table 58.	Front Control Panel LED Status	111
Table 59.	2.5" Hard Disk Drive Status LED States	114
Table 60.	2.5" Hard Disk Drive Activity LED States	114
Table 61.	3.5" Hard Disk Drive Status LED States	116
Table 62.	3.5" Hard Disk Drive Activity LED States	117
Table 63.	Acoustic level for Intel® Server System P4308CP4MHEN	124
Table 64.	Acoustic level for Intel® Server System P4308CP4MHGC and P4208CP4MHGC	125
Table 65.	Power Supply Cable Lengths	129
Table 66.	P1 Main Power Connector	129
Table 67.	P2 Processor#1 Power Connector	130
Table 68.	P3 Processor#1 Power Connector	130
Table 69.	Peripheral Power Connectors	130
Table 70.	SATA Power Connector	130
Table 71.	Thermal Requirements	131
Table 72.	Power Factor Requirements for Computer Servers	131
	AC Input Voltage Range	
Table 74.	AC Line Holdup time	132
Table 75.	AC Line Sag Transient Performance	132
Table 76.	AC Line Surge Transient Performance	132
Table 77.	Silver Efficiency Requirement	133
	Over Voltage Protection Limits	
Table 79.	Loading Conditions	134
Table 80.	Voltage Regulation Limits	134

Table 81. Transient Load Requirements	.134
Table 82. Capacitive Loading Conditions	.135
Table 83. Ripples and Noise	.136
Table 84. Output Voltage Timing	.136
Table 85. Turn On/Off Timing	.137
Table 86. Over Current Limits	
Table 87. Voltage Protection (OVP) Limits	.139
Table 88. PSON# Signal Characteristic	.139
Table 89. PWOK Signal Characteristics	.140
Table 90. DC Output Connector	.141
Table 91. LED Characteristics	.142
Table 92. Power Supply LED Functionality	.142
Table 93. Environmental Requirements	.143
Table 94. Power Factor Requirements for Computer Servers	.143
Table 95. AC Input Voltage Range	.144
Table 96. AC Line Holdup Time	.144
Table 97. AC Line Sag Transient Performance	.145
Table 98. AC Line Surge Transient Performance	.145
Table 99. Silver Efficiency Requirement	.145
Table 100. Minimum Load Ratings	.145
Table 101. Voltage Regulation Limits	.146
Table 102. Transient Load Requirements	.146
Table 103. Capacitive Loading Conditions	
Table 104. Ripples and Noise	.147
Table 105. Timing Requirements	.148
Table 106. Over Current Protection	.149
Table 107. Over Voltage Protection (OVP) Limits	.150
Table 108. PSON# Signal Characteristic	
Table 109. PWOK Signal Characteristics	.151
Table 110. SMBAlert# Signal Characteristics	.152
Table 111. Thermal Requirements	
Table 112. Input Connector and Pin Assignment Diagrams	.155
Table 113. PDB Cable Length	.155
Table 114. P1 Baseboard Power Connector	.156
Table 115. P0 Processor Power Connector	
Table 116. P1 Processor Power Connector	.157
Table 117. Power Signal Connector	.157
Table 118. P12 12V connectors	
Table 119. P13 - P16 12V connectors	
Table 120. P8, P9 Legacy Peripheral Power Connectors	.158
Table 121. P7, P10, P11 Legacy Peripheral Power Connectors	.158

Table 122.	SATA Peripheral Power Connectors	158
Table 123.	Remote Sense Connection Points	158
Table 124.	Remote Sense Requirements	159
Table 125.	12V Rail Distribution	159
Table 126.	Hard Drive 12V rail configuration options	159
Table 127.	DC/DC Converters Load Ratings	160
Table 128.	5VSB Loading	160
Table 129.	Voltage Regulation Limits	160
Table 130.	Transient Load Requirements	161
Table 131.	Capacitive Loading Conditions	161
Table 132.	Ripple and Noise	162
Table 133.	Output Voltage Timing	162
Table 134.	PDB Over Current Protection Limits/240VA Protection	163
Table 135.	Over Voltage Protection (OVP) Limits	163
Table 136.	System PWOK Requirements	164
Table 137.	PDB addressing	164
Table 138.	Intel <sup>®</sup> RAID C600 Upgrade Key	165
Table 139.	Intel <sup>®</sup> Remote Management Module 4 (Intel <sup>®</sup> RMM4)	166
Table 140.	AXXELVRAIL and AXX3U5UPRAIL Rack Options	167
Table 141.	Server Board Design Specifications	168
Table 142.	System Environmental Limits Summary	169
Table 143.	MTBF Estimate	170
Table 144.	Compatible Intel <sup>®</sup> Server Chassis	173
Table 145.	Integrated BMC Core Sensors	176
Table 146.	IPMI Channel ID Assignments	194
Table 147.	Chassis-specific Sensors	195
Table 148.	Fan Domain Definition	195
	Intel® Server Chassis P4208XXM/P4308XXM (Fixed fans, fixed, or redundant PSUs)	
Table 150.	Intel <sup>®</sup> Server Chassis P4208XXM (Fixed fans, redundant PSUs)	197
Table 151.	Intel <sup>®</sup> Server Chassis P4308XXM (Fixed fans, redundant PSUs)	198
Table 152.	Intel® Server Chassis P4208XXM/P4308XXM (Redundant fans, redundant PSUs	s)198
Table 153.	Intel <sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)	198
Table 154.	POST Progress Code LED Example	200
Table 155.	POST Progress Codes	200
Table 156.	MRC Progress Codes	202
Table 157.	MRC Fatal Error Codes	203
Table 158.	POST Error Codes and Messages	204
Table 159.	POST Error Beep Codes	209
Table 160.	Integrated BMC Beep Codes	209

<This page is intentionally left blank.>

## 1. Introduction

This *Technical Product Specification* (TPS) provides information on Intel<sup>®</sup> Server Board S2600CP and Intel<sup>®</sup> Server System P4000CP including architecture, features and functionality.

In addition, you can obtain design-level information for a given subsystem by ordering the *External Product Specifications* (EPS) for the specific subsystem. EPS documents are not publicly available and you must order them through your local Intel<sup>®</sup> representative.

Chapter Outline - This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Intel<sup>®</sup> Server Board S2600CP Overview
- Chapter 3 Intel<sup>®</sup> Server System P4000CP Overview
- Chapter 4 Intel<sup>®</sup> Server Board S2600CP Functional Architecture
- Chapter 5 System Security
- Chapter 6 Intel<sup>®</sup> Server Board S2600CP and Intel<sup>®</sup> Server System P4000CP Platform Management
- Chapter 7 Intel<sup>®</sup> Server Board S2600CP Connector/Header Locations and Pin-outs
- Chapter 8 Intel<sup>®</sup> Server Board S2600CP Jumper Blocks
- Chapter 9 Intel<sup>®</sup> Light Guided Diagnostics
- Chapter 10 Intel<sup>®</sup> Server System P4000CP Front Control Panel and Back Panel
- Chapter 11 Intel<sup>®</sup> Server System P4000CP Storage and Peripheral Drive Bays
- Chapter 12 Intel<sup>®</sup> Server System P4000CP Thermal Management
- Chapter 13 Intel<sup>®</sup> Server System P4000CP Power System Options
- Chapter 14 Intel<sup>®</sup> Server System P4000CP Accessories
- Chapter 15 Design and Environmental Specifications
- Appendix A: Integration and Usage Tips
- Appendix B: Compatible Intel<sup>®</sup> Server Chassis
- Appendix C: BMC Sensor Tables
- Appendix D: Platform Specific BMC Appendix
- Appendix E: POST Code Diagnostic LED Decoder
- Appendix F: POST Error Code
- Glossary
- Reference Documents

#### 1.1 Server Board Use Disclaimer

Intel<sup>®</sup> Server Boards contain a number of high-density VLSI (Very Large Scale Integration) and power delivery components that require adequate airflow for cooling. Intel ensures through its own chassis development and testing that when Intel<sup>®</sup> server building blocks are used together, the fully integrated system meets the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel<sup>®</sup> developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation

cannot be held responsible if components fail or the server board does not operate correctly when used outside any of the published operating or non-operating limits.

### 2. Intel<sup>®</sup> Server Board S2600CP Overview

The Intel<sup>®</sup> Server Board S2600CP is a monolithic printed circuit board (PCBs) with features designed to support the pedestal server markets. This server board is designed to support the Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 product family. Previous generation Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported.

The Intel<sup>®</sup> Server Board S2600CP family includes different board configurations:

- Intel<sup>®</sup> Server Board S2600CP2: dual NIC ports
- Intel<sup>®</sup> Server Board S2600CP4: quad NIC ports
- Intel<sup>®</sup> Server Board S2600CP2J: dual NIC ports and no SCU ports

#### 2.1 Intel<sup>•</sup> Server Board S2600CP Feature Set

Feature	Description
Processors	<ul> <li>Support for one or two Intel<sup>®</sup> Xeon<sup>®</sup> E5-2600 Processor(s)</li> </ul>
	<ul> <li>8 GT/s Intel<sup>®</sup> Quick Path Interconnect (Intel<sup>®</sup> QPI)</li> </ul>
	LGA 2011 Socket
	<ul> <li>Thermal Design Power up to 135-W</li> </ul>
Memory	<ul> <li>Eight memory channels (four channels for each processor socket)</li> </ul>
	<ul> <li>Channels A, B, C, D, E, F, G, and H</li> </ul>
	<ul> <li>Support for 800/1066/1333/1600 MHz/s Registered DDR3 Memory (RDIMM), Unbuffered DDR3 memory ((UDIMM) and Load Reduced DDR3 memory (LRDIMM).</li> </ul>
	<ul> <li>DDR3 standard I/O voltage of 1.5V and DDR3 Low Voltage of 1.35V</li> </ul>
	Refer to section 4.2.2 for detail information for memory support.
<ul> <li>Chipset</li> </ul>	Intel <sup>®</sup> C600 -A chipset with support for Intel <sup>®</sup> C600 RAID Upgrade Keys
Cooling Fan Support	Two processor fans (4-pin headers)
	<ul> <li>Six front system fans (6-pin headers)</li> </ul>
	<ul> <li>One rear system fan (4-pin header)</li> </ul>
Add-in Card Slots	Support up to six expansion slots
	From first processor:
	<ul> <li>Slot 1: PCIe Gen III x4/x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 2: PCIe Gen III x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 3: PCIe Gen III x8 electrical with x8 open-ended physical connector (blue connector for open-ended)</li> </ul>
	<ul> <li>Slot 4: PCIe Gen III x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 6: PCIe Gen III x8 electrical with x16 connector, support riser card.</li> </ul>
	From second processor:
	<ul> <li>Slot 5: PCle Gen III x8 electrical with x8 open-ended physical connector (blue connector for open-ended). PCle slot 5 is functional only when the second processor is installed.</li> </ul>

#### Table 1. Intel<sup>®</sup> Server Board S2600CP Feature Set

Feature	Description
Hard Drive and Optical Drive Support	<ul> <li>Intel<sup>®</sup> Server Board S2600CP2/S2600CP2J/S2600CP4: Two SATA connectors at 6 Gbps (white connectors) and four SATA connectors at 3 Gbps (black connectors). The 6 Gbps connectors are recommended connectors for ODDs.</li> </ul>
	<ul> <li>Intel<sup>®</sup> Server Board S2600CP2/S2600CP4: Up to eight SATA/SAS connectors at 3 Gbps with optional Intel<sup>®</sup> C600 RAID Upgrade Keys</li> </ul>
RAID Support	<ul> <li>Intel<sup>®</sup> RSTe SW RAID 0/1/10/5</li> </ul>
	<ul> <li>LSI* SW RAID 0/1/10</li> </ul>
External I/O Connectors	One DB-15 video connector
	<ul> <li>One DB9 serial port A connection</li> </ul>
	<ul> <li>Support two or four 10/100/1000Mb NIC</li> </ul>
	<ul> <li>Four USB 2.0 ports</li> </ul>
Internal I/O	<ul> <li>One 2x5 pin connector providing front panel support for two USB ports</li> </ul>
Connectors/Headers	<ul> <li>One internal Type-A USB 2.0 port</li> </ul>
	<ul> <li>One internal USB port to support low profile eUSB SSD</li> </ul>
	<ul> <li>One DH-10 serial Port B connector</li> </ul>
	<ul> <li>One combined header consists of a 24-pin SSI-EEB compliant front panel header and a 4-pin header for optional NIC3/4 LED</li> </ul>
	<ul> <li>One 1x7pin header for optional Intel<sup>®</sup> Local Control Panel support</li> </ul>
Video Support	Integrated Matrox* G200 2D Video Graphics controller
LAN	Intel <sup>®</sup> Server Board S2600CP2/S2600CP2J: Two Gigabit network through Intel <sup>®</sup> I350 10/100/1000 integrated MAC and PHY controller
	Intel <sup>®</sup> Server Board S2600CP4: Four Gigabit network through Intel <sup>®</sup> I350 10/100/1000 integrated MAC and PHY controller
Server Management	Onboard ServerEngines* LLC Pilot III* Controller
	<ul> <li>Support for Intel<sup>®</sup> Remote Management Module 4 solutions</li> </ul>
	<ul> <li>Intel<sup>®</sup> Light-Guided Diagnostics on field replaceable units</li> </ul>
	<ul> <li>Support for Intel<sup>®</sup> System Management Software</li> </ul>
	<ul> <li>Support for Intel<sup>®</sup> Intelligent Power Node Manager (Need PMBus*-compliant power supply)</li> </ul>
BIOS Flash	Winbond* W25Q64BV
Form Factor	<ul> <li>SSI EEB (12"x13")</li> </ul>
Compatible Intel <sup>®</sup> Server Chassis	Inte <sup>®</sup> Server Chassis P4000M chassis

### 2.2 Server Board Layout





Figure 1. Intel<sup>®</sup> Server Board S2600CP4, Quad NIC



AF003929

Figure 2. Intel<sup>®</sup> Server Board S2600CP2, Dual NIC





Figure 3. Intel<sup>®</sup> Server Board S2600CP2J, Dual NIC

#### 2.2.1 Server Board Connector and Component Layout

The following figure shows the layout of the server board. Each connector and major component is identified by a number or letter, and a description is given below the figure.



AF003821


Callout	Description	Callout	Description
Α	Slot 1, PCI Express* Gen3	AC	System Fan 4 connector
В	RMM4 LITE	AD	Internal eUSB SSD
С	RMM4 NIC	AE	ТРМ
D	Slot 2, PCI Express* Gen3	AF	System Fan 2
E	Slot 3, PCI Express* Gen3, open-ended (blue	AG	System Fan 1

Callout	Description	Callout	Description
	connector)		
F	Slot 4, PCI Express* Gen3	AH	PMBus*
G	Battery	AI	Type-A USB
н	Slot 5, PCI Express* Gen3, from second processor, open-ended (blue connector)	AJ	LCP
I	Slot 6, PCI Express* Gen3, support riser card	AK	HDD activity LED
J	DIMM E1/E2/F1/F2	AL	Main Power
K	System Status LED	AM	SATA 3G connector
L	ID LED	AN	SATA 6G connector
М	Diagnostic LED	AO	SATA SGPIO
N	NIC 3/4 (only on Intel <sup>®</sup> Server Board S2600CP4)	AP	SATA/SAS 3G connector (NOT available on Intel <sup>®</sup> Server Board S2600CP2J)
0	USB 0/1/2/3, NIC 1,2	AQ	SAS SGPIO 2
Р	VGA	AR	Password Clear
Q	Serial Port A	AS	SAS SGPIO 1
R	Processor 2 Fan connector	AT	IPMB
S	Processor 2 Power connector	AU	ME Force Update
Т	System Fan 7 connector	AV	BMC Force Update
U	DIMM H1/H2/G1/G2	AW	HSBP_I <sup>2</sup> C
V	Processor 1 Power connector	AX	USB to front panel
W	DIMM A1/A2/B1/B2	AY	BIOS Default
х	System Fan 5 connector	AZ	Intel <sup>®</sup> C600 RAID Upgrade key connector
Y	System Fan 6 connector	BA	BIOS Recovery
Z	Processor 1 Fan connector	BB	Serial B connector
AA	DIMM C1/C2/D1/D2	BC	SSI Front Panel (24-pin) and NIC 3/4 LED (4-pin)
AB	System Fan 3 connector	BD	Chassis Intrusion

#### Figure 4. Major Board Components

**Note**: The below PCI Express\* connectors are blue to indicate they are open-ended:

- Connector E: Slot 3, PCI Express\* Gen3, open-ended.
- Connector H: Slot 5, PCI Express\* Gen3, from second processor, open-ended.



#### 2.2.2 Server Board Mechanical Drawings






Figure 6. Mounting Hole Locations (2 of 2)




Figure 7. Major Connector Pin-1 Locations (1 of 3)




Figure 8. Major Connector Pin-1 Locations (2 of 3)




Figure 9. Major Connector Pin-1 Locations (3 of 3)




Figure 10. Primary Side Keep-out Zone (1 of 2)




Figure 11. Primary Side Card-Side Keep-out Zone





Figure 12. Second Side Keep-out Zone

#### 2.2.3 Server Board Rear I/O Layout


The following drawing shows the layout of the rear I/O components for the server boards.



AF003822

Callout	Description	Callout	Description
А	Serial Port A	Е	NIC Port 3 (top) and 4 (bottom)
В	Video	F	Diagnostics LED's
С	NIC Port 1, USB Port 0 (top) and 1 (bottom)	G	ID LED
D	NIC Port 2, USB Port 2 (top) and 3 (bottom)	Н	System Status LED

Figure 13. Rear I/O Layout of Intel<sup>®</sup> Server Board S2600CP4



		-	AF003822
Callout	Description	Callout	Description
А	Serial Port A	Е	Diagnostics LEDs
В	Video	F	ID LED
С	NIC Port 1, USB Port 0 (top) and 1 (bottom)	G	System Status LED
D	NIC Port 2, USB Port 2 (top) and 3 (bottom)		

Figure 14. Rear I/O Layout of Intel<sup>®</sup> Server Board S2600CP2/S2600CP2J

## 3. Intel<sup>®</sup> Server System P4000CP Overview

The Intel<sup>®</sup> Server System P4000CP is a server product family including Intel<sup>®</sup> Server System P4308CP4MHEN, P4308CP4MHGC, and P4208CP4MHGC which are integrated with different chassis models from Intel<sup>®</sup> Server Chassis P4000M family, Intel<sup>®</sup> Server Board S2600CP4, and other accessories.

This document provides system level information for the Intel<sup>®</sup> Server System P4000CP product family. This document will describe the functions and features provided by the integrated server system. For chassis layout, system boards, power sub-system, cooling sub-system or storage sub-system, please refer to *Intel<sup>®</sup> Server Chassis P4000M Family Technical Product Specification*.

#### 3.1 Integrated System Family Overview

The dimension of Intel<sup>®</sup> Server System P4000CP is 17.24 in (438 mm) x 6.81 in (173mm) x 25 in (612 mm) (Height X Width X Depth).

The color of Intel<sup>®</sup> Server System P4000CP is cosmetic black (GE 701 or equivalent); with service parts as Intel<sup>®</sup> blue, and hot swap parts as Intel<sup>®</sup> green.

Intel<sup>®</sup> Server System P4308CP4MHEN includes:

- Intel<sup>®</sup> Server Board S2600CP4
- Intel<sup>®</sup> Server Chassis P4308XXMXXMHEN
- Intel<sup>®</sup> C600 RAID Upgrade Key RKSATA8

Intel<sup>®</sup> Server Chassis P4308XXMXXMHEN includes a fixed single 550W non-redundant 80+ Silver power supply and one 8x3.5" hot-swap HDD cage allows support for up to eight hot-swap SATA/SAS drives. Two tachometer output fans (120mmX38mm) are mounted at the front edge of the chassis and one air duct for Intel<sup>®</sup> Server Board. Three 5.25-inch half-height peripheral bays are available for the installation of a floppy drive, CD-ROM drive, and/or oth*e*r accessories. The standard chassis configuration is pedestal.

Intel<sup>®</sup> Server System P4308CP4MHGC includes:

- Intel<sup>®</sup> Server Board S2600CP4
- Intel<sup>®</sup> Server Chassis P4308XXMXXMHGC
- Intel<sup>®</sup> C600 RAID Upgrade Key RKSATA8

Intel<sup>®</sup> Server Chassis P4308XXMXXMHGC includes two 750-W redundant PSUs and one 8x3.5" hot-swap HDD cage allows support for up to eight hot-swap SATA/SAS drives. Five redundant hot-swap fans (80x38mm) at the front edge of the chassis and one air duct for Intel<sup>®</sup> Server Board. Three 5.25-inch half-height peripheral bays are available for the installation of a floppy drive, CD-ROM drive, and/or other accessories. The standard chassis configuration is pedestal.

Intel<sup>®</sup> Server System P4208CP4MHGC includes:

- Intel<sup>®</sup> Server Board S2600CP4
- Intel<sup>®</sup> Server Chassis P4208XXMXXMHGC

#### Intel<sup>®</sup> C600 RAID Upgrade Key RKSAS8

Intel<sup>®</sup> Server Chassis P4208XXMXXMHGC includes two 750-W redundant PSU and one 8x2.5" hot-swap HDD cage allows support for up to eight 2.5" hot-swap SATA/SAS drives. Five redundant hot-swap fans (80x38mm) at the front edge of the chassis and one air duct for Intel<sup>®</sup> Server Board. Three 5.25-inch half-height peripheral bays are available for the installation of a floppy drive, CD-ROM drive, and/or other accessories. The standard chassis configuration is pedestal.

The following table summarizes the Intel<sup>®</sup> Server System P4000CP features:


Feature	Description
Processors	<ul> <li>Support for one or two Intel<sup>®</sup> Xeon<sup>®</sup> E5-2600 Processor(s)</li> </ul>
	<ul> <li>8 GT/s Intel<sup>®</sup> Quick Path Interconnect (Intel<sup>®</sup> QPI)</li> </ul>
	LGA 2011 Socket
	<ul> <li>Thermal Design Power up to 135-W</li> </ul>
Memory	Eight memory channels (four channels for each processor socket)
	Channels A, B, C, D, E, F, G, and H
	<ul> <li>Support for 800/1066/1333/1600 MHz/s Registered DDR3 Memory (RDIMM), Unbuffered DDR3 memory ((UDIMM) and Load Reduced DDR3 memory (LRDIMM)</li> </ul>
	<ul> <li>DDR3 standard I/O voltage of 1.5V and DDR3 Low Voltage of 1.35V</li> </ul>
	Refer to section 4.2.2 for detail information for memory support.
Chipset	Intel <sup>®</sup> C600 -A chipset with support for Intel <sup>®</sup> C600 RAID Upgrade Keys
Cooling Fan Support	Two processor fans (4-pin headers)
	<ul> <li>Six front system fans (6-pin headers)</li> </ul>
	One rear system fan (4-pin header)
Add-in Card Slots	Support up to six expansion slots
	From first processor:
	<ul> <li>Slot 1: PCIe Gen III x4/x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 2: PCIe Gen III x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 3: PCIe Gen III x8 electrical with x8 open-ended physical connector (blue connector for open-ended)</li> </ul>
	<ul> <li>Slot 4: PCIe Gen III x8 electrical with x8 physical connector</li> </ul>
	<ul> <li>Slot 6: PCIe Gen III x8 electrical with x16 connector, support riser card.</li> </ul>
	From second processor:
	<ul> <li>Slot 5: PCIe Gen III x8 electrical with x8 open-ended physical connector (blue connector for open-ended)</li> </ul>
	PCIe slot 5 is functional only when the second processor is installed.
Hard Drive and Optical Drive Support	Two SATA connectors at 6 Gbps and four SATA connectors at 3 Gbps. The 6 Gbps connectors are recommended connectors for ODDs.
	<ul> <li>Up to eight SATA/SAS connectors at 3 Gbps with optional Intel<sup>®</sup> C600 RAID Upgrade Keys</li> </ul>
RAID Support	Intel RSTe SW RAID 0/1/10/5
	<ul> <li>LSI* SW RAID 0/1/10</li> </ul>
External I/O Connectors	One DB-15 video connector
	One DB9 serial port A connection
	<ul> <li>Support two or four 10/100/1000Mb NIC</li> </ul>
	Four USB 2.0 ports

 Table 2. Intel<sup>®</sup> Server System P4000CP family Features

Feature	Description				
Internal I/O	<ul> <li>One 2x5 pin connector providing front panel support for two USB ports</li> </ul>				
Connectors/Headers	<ul> <li>One internal Type-A USB 2.0 port</li> </ul>				
	<ul> <li>One internal USB port to support low profile eUSB SSD</li> </ul>				
	<ul> <li>One DH-10 serial Port B connector</li> </ul>				
	<ul> <li>One combined header consists of a 24-pin SSI-EEB compliant front panel header and a 4-pin header for optional NIC3/4 LED</li> </ul>				
	<ul> <li>One 1x7pin header for optional Intel<sup>®</sup> Local Control Panel support</li> </ul>				
Video Support	Integrated Matrox* G200 2D Video Graphics controller				
LAN	<ul> <li>Four Gigabit network through Intel<sup>®</sup> I350 10/100/1000 integrated MAC and PHY controller</li> </ul>				
Server Management	Onboard ServerEngines* LLC Pilot III* Controller				
	<ul> <li>Support for Intel<sup>®</sup> Remote Management Module 4 solutions</li> </ul>				
	<ul> <li>Intel<sup>®</sup> Light-Guided Diagnostics on field replaceable units</li> </ul>				
	<ul> <li>Support for Intel<sup>®</sup> System Management Software</li> </ul>				
	<ul> <li>Support for Intel<sup>®</sup> Intelligent Power Node Manager (Need PMBus*-compliant power supply)</li> </ul>				
BIOS Flash	Winbond* W25Q64BV				
Form Factor	SSI EEB (12"x13")				
Compatible Intel <sup>®</sup> Server Chassis	Intel <sup>®</sup> Server Chassis P4000M chassis				

## 3.2 Intel<sup>•</sup> Server System P4000CP Family View

## 3.2.1 Intel<sup>•</sup> Server System P4308CP4MHEN View




- A. 550-W Fixed Power supply
- B. I/O Ports
- C. Alternate RMM4 Knockout
- D. PCI Add-in Board Slot Covers

- E. AC Input Power Connector
- F. Serial Port Knockout
- G. A Kensington\* Cable Lock Mounting Hole
- H. Padlock Loop
- I. Alternate RMM4 Knockout
- J. Front Control Panel
- K. 5.25" Peripheral Bays
- L. Fixed System Fan
- M. Heat-sink
- N. Intel<sup>®</sup> Server Board S2600CP4
- O. 8x3.5" Hot-swap HDD Cage
- P. Intel® RAID C600 Upgrade Key RKSATA8
- Q. PCI-e Retainer

#### Figure 15. Intel<sup>®</sup> Server System P4308CP4MHEN View

Note: Airduct is not shown.

### 3.2.2 Intel<sup>•</sup> Server System P4308CP4MHGC View




- A. 750-W Redundant Power Supply
- B. AC Input Power Connector
- C. I/O Ports
- D. Alternate RMM4 Knockout
- E. PCI Add-in Board Slot Covers
- F. Serial Port Knockout
- G. A Kensington\* Cable Lock Mounting Hole
- H. Padlock Loop
- I. Alternate RMM4 Knockout
- J. Front Control Panel
- K. Hot-swap System Fan
- L. 5.25" Peripheral Bays
- M. Heat-sink
- N. Intel<sup>®</sup> Server Board S2600CP4

- O. 8x3.5" Hot-swap HDD Cage
- P. Intel<sup>®</sup> RAID C600 Upgrade Key RKSATA8
- Q. PCI-e Retainer

#### Figure 16. Intel<sup>®</sup> Server System P4308CP4MHGC View

**Note**: Airduct is not shown.

#### 3.2.3 Intel<sup>•</sup> Server System P4208CP4MHGC View



- A. 750-W Redundant Power Supply
- B. AC Input Power Connector
- C. I/O Ports
- D. Alternate RMM4 Knockout
- E. PCI Add-in Board Slot Covers
- F. Serial Port Knockout
- G. A Kensington\* Cable Lock Mounting Hole
- H. Padlock Loop
- I. Alternate RMM4 Knockout
- J. Front Control Panel
- K. Hot-swap System Fan
- L. 5.25" Peripheral Bays
- M. Heat-sink
- N. 8x3.5" Hot-swap HDD Cage
- O. Intel® Server Board S2600CP4
- P. EMI Cover
- Q. Intel<sup>®</sup> RAID C600 Upgrade Key RKSAS8
- R. PCI-e Retainer

#### Figure 17. Intel<sup>®</sup> Server System P4208CP4MHGC View

Note: Airduct is not shown.

# 4. Intel<sup>®</sup> Server Board S2600CP Functional Architecture

The architecture and design of the Intel<sup>®</sup> Server Board S2600CP is based on the Intel<sup>®</sup> Xeon E5-2600 processor, the Intel<sup>®</sup> C602 or C602J chipset, the Intel<sup>®</sup> Ethernet Controller I350 GbE controller chip, and the Server Engines\* Pilot-III Server Management Controller. This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the server boards.




Figure 18. Intel<sup>®</sup> Server Board S2600CP2/S2600CP4 Functional Block Diagram with Intel<sup>®</sup> C602 chipset




Figure 19. Intel<sup>®</sup> Server Board S2600CP2J Functional Block Diagram with Intel<sup>®</sup> C602J chipset

## 4.1 Processor Support

The server board includes two Socket-R (LGA2011) processor sockets and can support two processors from Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 product family with a Thermal Design Power (TDP) of up to 135W.

Previous generation Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported on the Intel<sup>®</sup> server boards described in this document.

Visit the Intel<sup>®</sup> web site for a complete list of supported processors.

### 4.1.1 Processor Socket Assembly

Each processor socket of the server board is pre-assembled with an Independent Latching Mechanism (ILM) and Back Plate which allow for secure placement of the processor and processor heat to the server board.

The illustration below identifies each sub-assembly component.




Figure 20. Processor Socket Assembly

### 4.1.2 Processor Population Rules

**Note:** Although the server board does support dual-processor configurations consisting of different processors that meet the defined criteria below, Intel<sup>®</sup> does not perform validation testing of this configuration. For optimal system performance in dual-processor configurations, Intel recommends that identical processors be installed.

When using a single processor configuration, the processor must be installed into the processor socket labeled CPU1.

When two processors are installed, the following population rules apply:

- Both processors must be of the same processor family.
- Both processors must have the same number of cores
- Both processors must have the same cache sizes for all levels of processor cache memory.
- Processors with different core frequencies can be mixed in a system, given the prior rules are met. If this condition is detected, all processor core frequencies are set to the lowest common denominator (highest common speed) and an error is reported.
- Processors which have different QPI link frequencies may operate together if they are otherwise compatible and if a common link frequency can be selected. The common link frequency would be the highest link frequency that all installed processors can achieve.
- Processor stepping within a common processor family can be mixed as long as it is listed in the processor specification updates published by Intel Corporation.

The following table describes mixed processor conditions and recommended actions for all Intel<sup>®</sup> server boards and Intel server systems designed around the Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 product family and Intel<sup>®</sup> C600 chipset product family architecture. The errors fall into one of the following three categories:

• Fatal: If the system can boot, it pauses at a blank screen with the text "Unrecoverable fatal error found. System will not boot until the error is resolved" and "Press <F2> to enter setup", regardless of whether the "Post Error Pause" setup option is enabled or disabled.

When the operator presses the <F2> key on the keyboard, the error message is displayed on the Error Manager screen, and an error is logged to the System Event Log (SEL) with the POST Error Code.

The system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system.

For Fatal Errors during processor initialization, the System Status LED will be set to a steady Amber color, indicating an unrecoverable system failure condition.

 Major: If the "Post Error Pause" setup option is enabled, the system goes directly to the Error Manager to display the error, and logs the POST Error Code to SEL. Operator intervention is required to continue booting the system.

Otherwise, if "POST Error Pause" is disabled, the system continues to boot and no prompt is given for the error, although the Post Error Code is logged to the Error Manager and in a SEL message.

 Minor: The message is displayed on the screen or on the Error Manager screen, and the POST Error Code is logged to the SEL. The system continues booting in a degraded state. The user may want to replace the erroneous unit. The POST Error Pause option setting in the BIOS setup does not have any effect on this error.

Error	Severity	System Action
Processor family not	Fatal	The BIOS detects the error condition and responds as follows:
Identical		<ul> <li>Logs the POST Error Code into the System Event Log (SEL).</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Displays 0194: Processor family mismatch detected message in the Error Manager.</li> </ul>
		<ul> <li>Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>
Processor model not	Fatal	The BIOS detects the error condition and responds as follows:
Identical		<ul> <li>Logs the POST Error Code into the System Event Log (SEL).</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Displays 0196: Processor model mismatch detected message in the Error Manager.</li> </ul>
		<ul> <li>Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>
Processor cores/threads not	Fatal	The BIOS detects the error condition and responds as follows:
identical		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Displays 0191: Processor core/thread count mismatch detected message in the Error Manager.</li> </ul>
		<ul> <li>Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>
Processor cache not	Fatal	The BIOS detects the error condition and responds as follows:
identical		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Displays 0192: Processor cache size mismatch detected message in the Error Manager.</li> </ul>
		<ul> <li>Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>
Processor frequency (speed) not identical	Fatal	The BIOS detects the processor frequency difference, and responds as follows:
		<ul> <li>Adjusts all processor frequencies to the highest common frequency.</li> </ul>
		No error is generated – this is not an error condition.
		<ul> <li>Continues to boot the system successfully.</li> </ul>
		If the frequencies for all processors <b>cannot be adjusted to be the same</b> , then this <b>is</b> an error, and the BIOS responds as follows:
		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Does not disable the processor.</li> </ul>
		<ul> <li>Displays 0197: Processor speeds unable to synchronize message in the Error Manager.</li> </ul>
		<ul> <li>Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>

### **Table 3. Mixed Processor Configurations**

Error	Severity	System Action
Processor Intel <sup>®</sup> QuickPath Interconnect link frequencies not identical	Fatal	<ul> <li>The BIOS detects the QPI link frequencies and responds as follows:</li> <li>Adjusts all QPI interconnect link frequencies to highest common frequency.</li> </ul>
		<ul> <li>No error is generated – this is not an error condition.</li> </ul>
		<ul> <li>Continues to boot the system successfully.</li> </ul>
		If the link frequencies for all QPI links <b>cannot be adjusted to be the same,</b> then this <b>is</b> an error, and the BIOS responds as follows:
		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Alerts the BMC to set the System Status LED to steady Amber.</li> </ul>
		<ul> <li>Displays 0195: Processor Intel(R) QPI link frequencies unable to synchronize message in the Error Manager.</li> </ul>
		<ul> <li>Does not disable the processor. Takes Fatal Error action (see above) and will not boot until the fault condition is remedied.</li> </ul>
Processor microcode update	Minor	The BIOS detects the error condition and responds as follows:
missing		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Displays 818x: Processor 0x microcode update not found message in the Error Manager or on the screen.</li> </ul>
		<ul> <li>The system continues to boot in a degraded state, regardless of the setting of POST Error Pause in the Setup.</li> </ul>
Processor microcode update	Major	The BIOS detects the error condition and responds as follows:
failed		<ul> <li>Logs the POST Error Code into the SEL.</li> </ul>
		<ul> <li>Displays 816x: Processor 0x unable to apply microcode update message in the Error Manager or on the screen.</li> </ul>
		<ul> <li>Takes Major Error action. The system may continue to boot in a degraded state, depending on the setting of POST Error Pause in Setup, or may halt with the POST Error Code in the Error Manager waiting for operator intervention.</li> </ul>

## 4.2 Processor Functions Overview

With the release of the Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 product family, several key system components, including the CPU, Integrated Memory Controller (iMC), and Integrated IO Module (IIO), have been combined into a single processor package and feature per socket; two Intel<sup>®</sup> QuickPath Interconnect point-to-point links capable of up to 8.0 GT/s, up to 40 lanes of Gen 3 PCI Express\* links capable of 8.0 GT/s, and 4 lanes of DMI2/PCI Express\* Gen 2 interface with a peak transfer rate of 5.0 GT/s. The processor supports up to 46 bits of physical address space and 48-bit of virtual address space.

The following sections will provide an overview of the key processor features and functions that help to define the performance and architecture of the server board.

Processor Feature Details:

- Up to eight execution cores
- Each core supports two threads (Intel<sup>®</sup> Hyper-Threading Technology), up to 16 threads per socket
- 46-bit physical addressing and 48-bit virtual addressing
- 1 GB large page support for server applications
- A 32-KB instruction and 32-KB data first-level cache (L1) for each core
- A 256-KB shared instruction/data mid-level (L2) cache for each core
- Up to 20 MB last level cache (LLC): up to 2.5 MB per core instruction/data last level cache (LLC), shared among all cores

#### Supported Technologies:

- Intel<sup>®</sup> Virtualization Technology (Intel<sup>®</sup> VT)
- Intel<sup>®</sup> Virtualization Technology for Directed I/O (Intel<sup>®</sup> VT-d)
- Intel<sup>®</sup> Trusted Execution Technology (Intel<sup>®</sup> TXT)
- Intel<sup>®</sup> 64 Architecture
- Intel<sup>®</sup> Streaming SIMD Extensions 4.1 (Intel<sup>®</sup> SSE4.1)
- Intel<sup>®</sup> Streaming SIMD Extensions 4.2 (Intel<sup>®</sup> SSE4.2)
- Intel<sup>®</sup> Advanced Vector Extensions (Intel<sup>®</sup> AVX)
- Intel<sup>®</sup> Hyper-Threading Technology
- Execute Disable Bit
- Intel<sup>®</sup> Turbo Boost Technology
- Intel<sup>®</sup> Intelligent Power Technology
- Data Direct I/O (DDIO)
- Enhanced Intel<sup>®</sup> SpeedStep Technology
- Non-Transparent Bridge (NTB)

## 4.2.1 Intel<sup>®</sup> QuickPath Interconnect

The Intel<sup>®</sup> QuickPath Interconnect is a high speed, packetized, point-to-point interconnect used in the processor. The narrow high-speed links stitch together processors in distributed shared memory and integrated I/O platform architecture. It offers much higher bandwidth with low

latency. The Intel<sup>®</sup> QuickPath Interconnect has an efficient architecture allowing more interconnect performance to be achieved in real systems. It has a snoop protocol optimized for low latency and high scalability, as well as packet and lane structures enabling quick completions of transactions. Reliability, availability, and serviceability features (RAS) are built into the architecture.

The physical connectivity of each interconnect link is made up of twenty differential signal pairs plus a differential forwarded clock. Each port supports a link pair consisting of two uni-directional links to complete the connection between two components. This supports traffic in both directions simultaneously. To facilitate flexibility and longevity, the interconnect is defined as having five layers: Physical, Link, Routing, Transport, and Protocol.

The Intel<sup>®</sup> QuickPath Interconnect includes a cache coherency protocol to keep the distributed memory and caching structures coherent during system operation. It supports both low-latency source snooping and a scalable home snoop behavior. The coherency protocol provides for direct cache-to-cache transfers for optimal latency.

## 4.2.2 Integrated Memory Controller (IMC) and Memory Subsystem




Figure 21. Memory Subsystem for Intel<sup>®</sup> Server Board S2600CP

Integrated into the processor is a memory controller. Each processor provides four DDR3 channels that support the following:

- Unbuffered DDR3 and registered DDR3 DIMMs
- LR DIMM (Load Reduced DIMM) for buffered memory solutions demanding higher capacity memory subsystems
- Independent channel mode or lockstep mode
- Data burst length of eight cycles for all memory organization modes
- Memory DDR3 data transfer rates of 800, 1066, 1333, and 1600 MT/s
- 64-bit wide channels plus 8-bits of ECC support for each channel
- DDR3 standard I/O Voltage of 1.5 V and DDR3 Low Voltage of 1.35 V
- 1-Gb, 2-Gb, and 4-Gb DDR3 DRAM technologies supported for these devices:
  - UDIMM DDR3 SR x8 and x16 data widths, DR x8 data width
  - RDIMM DDR3 SR,DR, and QR x4 and x8 data widths
  - LRDIMM DDR3 QR x4 and x8 data widths with direct map or with rank multiplication
- Up to 8 ranks supported per memory channel, 1, 2 or, 4 ranks per DIMM

- Open with adaptive idle page close timer or closed page policy
- Per channel memory test and initialization engine can initialize DRAM to all logical zeros with valid ECC (with or without data scrambler) or a predefined test pattern
- Isochronous access support for Quality of Service (QoS)
- Minimum memory configuration: independent channel support with 1 DIMM populated
- Integrated dual SMBus\* master controllers
- Command launch modes of 1n/2n
- RAS Support:
  - Rank Level Sparing and Device Tagging
  - Demand and Patrol Scrubbing
  - DRAM Single Device Data Correction (SDDC) for any single x4 or x8 DRAM device. Independent channel mode supports x4 SDDC. x8 SDDC requires lockstep mode
  - Lockstep mode where channels 0 and 1 and channels 2 and 3 are operated in lockstep mode
  - Data scrambling with address to ease detection of write errors to an incorrect address.
  - Error reporting by Machine Check Architecture
  - Read Retry during CRC error handling checks by iMC
  - Channel mirroring within a socket
    - CPU1 Channel Mirror Pairs (A,B) and (C,D)
    - CPU2 Channel Mirror Pairs (E,F) and (G,H)
  - Error Containment Recovery
- Improved Thermal Throttling with dynamic Closed Loop Thermal Throttling (CLTT)
- Memory thermal monitoring support for DIMM temperature

#### 4.2.2.1 Supported Memory

#### Table 4. UDIMM Support

Ranks Per DIMM and Data	Memory Capacity Per DIMM							
Width		DIPIPI		10	PC		2DPC	
				1.35V	1.5V	1.35V	1.5V	
SRx8 Non- ECC	1GB	2GB	4GB	n/a	1066, 1333	n/a	1066, 1333	
DRx8 Non- ECC	2GB	4GB	8GB	n/a	1066, 1333	n/a	1066, 1333	
SRx16 Non- ECC	512MB	1GB	2GB	n/a	1066, 1333	n/a	1066, 1333	
SRx8 ECC	1GB	2GB	4GB	1066, 1333	1066, 1333	1066	1066, 1333	
DRx8 ECC	2GB	4GB	8GB	1066, 1333	1066, 1333	1066	1066, 1333	

Ranks Per	Memory Capacity Per -			Speed (MT/s) and Voltage Validated by Slot per Channel (SPC) and DIMM Per Channel (DPC)						
DIMM and Data Width		DIMM	5		erver Board S2600					
				1DP	Ĺ		2DPC			
			-	1.35V	1.5V	1.35V	1.5V			
SRx8	1GB	2GB	4GB	1066, 1333	1066, 1333, 1600	1066,1333	1066, 1333, 1600			
DRx8	2GB	4GB	8GB	1066, 1333	1066, 1333, 1600	1066,1333	1066, 1333, 1600			
SRx4	2GB	4GB	8GB	1066, 1333	1066, 1333, 1600	1066,1333	1066, 1333, 1600			
DRx4	4GB	8GB	16GB	1066, 1333	1066, 1333, 1600	1066,1333	1066, 1333, 1600			
QRx4	8GB	16GB	32GB	800	1066	800	800			
QRx8	4GB	8GB	16GB	800	1066	800	800			

#### Table 5. RDIMM Support

#### Table 6. LRDIMM Support

Deples Der DIMM and	Ranks Per DIMM and Memory Capacity Per Memory Capacity Per Channel (SPC) and DIMM Per Channel (DPC)			
Data Width	Memory Capacity Per DIMM		2 Slots pe	er Channel
			1 DPC ar	nd 2DPC
			1.35V	1.5V
QRx4 (DDP)	16GB	32GB	1066	1066, 1333
QRx8 (P)	8GB	16GB	1066	1066, 1333

### 4.2.2.2 Memory Population Rules

Each processor provides four banks of memory, each capable of supporting up to 2 DIMMs.


- DIMMs are organized into physical slots on DDR3 memory channels that belong to processor sockets.
- The memory channels from processor socket 1 are identified as Channel A, B, C, and D. The memory channels from processor socket 2 are identified as Channel E, F, G, and H.
- The silk screened DIMM slot identifiers on the board provide information about the channel, and therefore the processor to which they belong. For example, DIMM\_A1 is the first slot on Channel A on processor 1; DIMM\_E1 is the first DIMM socket on Channel E on processor 2.
- The memory slots associated with a given processor are unavailable if the corresponding processor socket is not populated.
- A processor may be installed without populating the associated memory slots provided and a second processor is installed with associated memory. In this case, the memory is

shared by the processors. However, the platform suffers performance degradation and latency due to the remote memory.

 Processor sockets are self-contained and autonomous. However, all memory subsystem support (such as Memory RAS, Error Management,) in the BIOS setup is applied commonly across processor sockets.

On the Intel<sup>®</sup> Server Board S2600CP a total of 16 DIMM slots are provided (2 CPUs – 4 Channels/CPU, 2 DIMMs/Channel). The nomenclature for DIMM sockets is detailed in the following table:

	Processor Socket 1							F	rocesso	r Socket	2				
()	0)	(*	)	(2) (3)		(0) (1) (2)		2)	(3	3)					
Char	nnel A	Chan	nel B	Chan	nel C	Chan	inel D	Chan	nel E	Char	inel F	Chan	nel G	Chan	nel H
A1	A2	B1	B2	<b>C</b> 1	C2	D1	D2	E1	E2	<b>F1</b>	F2	G1	G2	H1	H2






Figure 22. Intel<sup>®</sup> Server Board S2600CP DIMM Slot Layout

The following are generic DIMM population requirements that generally apply to both the Intel<sup>®</sup> Server Board S2600CP.

- DIMM slots on any memory channel must be filled following the "farthest fill first" rule.
- A maximum of 8 ranks can be installed on any one channel, counting all ranks in each DIMM on the channel.
- DIMM types (UDIMM, RDIMM, and LRDIMM) must not be mixed within or across processor sockets.
- Mixing ECC with non-ECC DIMMs (UDIMMs) is not supported within or across processor sockets.
- Mixing Low Voltage (1.35V) DIMMs with Standard Voltage (1.5V) DIMMs is not supported within or across processor sockets.
- Mixing DIMMs of different frequencies and latencies is not supported within or across processor sockets.
- LRDIMM Rank Multiplication Mode and Direct Map Mode must not be mixed within or across processor sockets.
- Only ECC UDIMMs support Low Voltage 1.35V operation.
- QR RDIMMs may only be installed in DIMM Slot 1 or 2 on a channel.
- 2 DPC QR Low Voltage RDIMMs are not supported.
- In order to install 3 QR LRDIMMs on the same channel, they must be operated with Rank Multiplication as RM = 2.
- RAS Modes Lockstep, Rank Sparing, and Mirroring are mutually exclusive in this BIOS.
   Only one operating mode may be selected, and it will be applied to the entire system.
- If a RAS Mode has been configured, and the memory population will not support it during boot, the system will fall back to Independent Channel Mode and log and display errors
- Rank Sparing Mode is only possible when all channels that are populated with memory meet the requirement of having at least 2 SR or DR DIMM installed, or at least one QR DIMM installed, on each populated channel.
- Lockstep or Mirroring Modes require that for any channel pair that is populated with memory, the memory population on both channels of the pair must be identically sized.

#### 4.2.2.3 Publishing System Memory

The BIOS displays the "Total Memory" of the system during POST if Quite Boot is disabled in the BIOS setup. This is the total size of memory discovered by the BIOS during POST, and is the sum of the individual sizes of installed DDR3 DIMMs in the system.

The BIOS displays the "Effective Memory" of the system in the BIOS setup. The term Effective Memory refers to the total size of all DDR3 DIMMs that are active (not disabled) and not used as redundant units.

The BIOS provides the total memory of the system in the main page of the BIOS setup. This total is the same as the amount described by the first bullet above.

If Quite Boot is disabled, the BIOS displays the total system memory on the diagnostic screen at the end of POST. This total is the same as the amount described by the first bullet above.

#### 4.2.2.4 RAS Features

The server board supports the following memory RAS modes:

- Independent Channel Mode
- Rank Sparing Mode
- Mirrored Channel Mode
- Lockstep Channel Mode

Regardless of RAS mode, the requirements for populating within a channel given in the section 4.2.2.2 must be met at all times. Note that support of RAS modes that require matching DIMM population between channels (Mirrored and Lockstep) require that ECC DIMMs be populated. Independent Channel Mode is the only mode that supports non-ECC DIMMs in addition to ECC DIMMs.

For RAS modes that require matching populations, the same slot positions across channels must hold the same DIMM type with regards to size and organization. DIMM timings do not have to match but timings will be set to support all DIMMs populated (that is, DIMMs with slower timings will force faster DIMMs to the slower common timing modes).

### 4.2.2.4.1 Independent Channel Mode

Channels can be populated in any order in Independent Channel Mode. All four channels may be populated in any order and have no matching requirements. All channels must run at the same interface frequency but individual channels may run at different DIMM timings (RAS latency, CAS Latency, and so forth).

### 4.2.2.4.2 Rank Sparing Mode

In Rank Sparing Mode, one rank is a spare of the other ranks on the same channel. The spare rank is held in reserve and is not available as system memory. The spare rank must have identical or larger memory capacity than all the other ranks (sparing source ranks) on the same channel. After sparing, the sparing source rank will be lost.

#### 4.2.2.4.3 Mirrored Channel Mode

In Mirrored Channel Mode, the memory contents are mirrored between Channel 0 and Channel 2 and also between Channel 1 and Channel 3. As a result of the mirroring, the total physical memory available to the system is half of what is populated. Mirrored Channel Mode requires that Channel 0 and Channel 2, and Channel 1 and Channel 3 must be populated identically with regards to size and organization. DIMM slot populations within a channel do not have to be identical but the same DIMM slot location across Channel 0 and Channel 2 and across Channel 1 and Channel 3 must be populated identical 1 and Channel 3 must be populated the same.

### 4.2.2.4.4 Lockstep Channel Mode

In Lockstep Channel Mode, each memory access is a 128-bit data access that spans Channel 0 and Channel 1, and Channel 2 and Channel 3. Lockstep Channel mode is the only RAS mode that allows SDDC for x8 devices. Lockstep Channel Mode requires that Channel 0 and Channel 1, and Channel 2 and Channel 3 must be populated identically with regards to size and organization. DIMM slot populations within a channel do not have to be identical but the same DIMM slot location across Channel 0 and Channel 1 and across Channel 2 and Channel 3 must be populated the same.

## 4.2.3 Processor Integrated I/O Module (IIO)

The processor's integrated I/O module provides features traditionally supported through chipset components. The integrated I/O module provides the following features:

### 4.2.3.1.1 PCI Express\* Interfaces

The integrated I/O module incorporates the PCI Express\* interface and supports up to 40 lanes of PCI Express. Intel<sup>®</sup> Server Board S2600CP supports six PCI-e slots from two processors:

- From first processor:
  - Slot 1: PCIe Gen III x4/x8 electrical with x8 physical connector
  - Slot 2: PCIe Gen III x8 electrical with x8 physical connector
  - Slot 3: PCIe Gen III x8 electrical with x8 open-ended physical connector
  - Slot 4: PCIe Gen III x8 electrical with x8 physical connector
  - Slot 6: PCIe Gen III x8 electrical with x16 connector, support riser card.
- From second processor:
  - Slot 5: PCIe Gen III x8 electrical with x8 open-ended physical connector

Note: PCIe slot 5 is functional only when the second processor is installed.

#### 4.2.3.1.2 DMI2 Interface to the Platform Controller Hub (PCH)

The platform requires an interface to Platform Controller Hub (PCH) which provides basic, legacy functions required for the server platform and operating systems. Since only one PCH is required and allowed for the system, any sockets which do not connect to PCH would use this port as a standard x4 PCI Express\* 2.0 interface.

#### 4.2.3.1.3 Integrated IOAPIC

Provides support for PCI Express\* devices implementing legacy interrupt messages without interrupt sharing.

#### 4.2.3.1.4 Intel<sup>®</sup> QuickData Technology

Used for efficient, high bandwidth data movement between two locations in memory or from memory to I/O.

#### 4.2.3.1.5 Non-Transparent Bridge

PCI Express\* Non-Transparent Bridge (NTB) acts as a gateway that enables high performance, low overhead communication between two intelligent subsystems; the local and the remote subsystems. The NTB allows a local processor to independently configure and control the local subsystem, provides isolation of the local host memory domain from the remote host memory domain while enabling status and data exchange between the two domains.

## 4.3 Intel<sup>•</sup> C600 Chipset Functional Overview

The following sub-sections will provide an overview of the key features and functions of the Intel<sup>®</sup> C600-A chipset used on the server board.




Figure 23. Intel<sup>®</sup> Server Board S2600CP2/S2600CP4 Chipset Functional Block Diagram




Figure 24. Intel<sup>®</sup> Server Board S2600CP2J Chipset Functional Block Diagram

The Intel<sup>®</sup> C600 chipset in the Intel<sup>®</sup> Server Board S2600CP provide a connection point between various I/O components and Intel<sup>®</sup> Xeon E5-2600 processors, which includes the following core platform functions:

- Digital Media Interface (DMI)
- PCI Express\* Interface
- Serial ATA (SATA) Controller
- Serial Attached SCSI (SAS)/SATA Controller (S2600CP2/S2600CP4 only)
- AHCI
- Rapid Storage Technology
- PCI Interface
- Low Pin Count (LPC) Interface
- Serial Peripheral Interface (SPI)
- Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)
- Advanced Programmable Interrupt Controller (APIC)
- Universal Serial Bus (USB) Controllers
- Gigabit Ethernet Controller
- RTC
- GPIO
- Enhanced Power Management
- Intel<sup>®</sup> Active Management Technology (Intel<sup>®</sup> AMT)
- Manageability
- System Management Bus (SMBus\* 2.0)
- Virtualization Technology for Directed I/O (Intel<sup>®</sup> VT-d)
- KVM/Serial Over LAN (SOL) Function

## 4.3.1 Digital Media Interface (DMI)

Digital Media Interface (DMI) is the chip-to-chip connection between the processor and C600 chipset. This high-speed interface integrates advanced priority-based servicing allowing for concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software-transparent, permitting current and legacy software to operate normally.

## 4.3.2 PCI Express\* Interface

The C600 chipset provides up to eight PCI Express\* Root Ports, supporting the *PCI Express*\* *Base Specification, Revision 2.0.* Each Root Port x1 lane supports up to 5 Gb/s bandwidth in each direction (10 Gb/s concurrent). PCI Express\* Root Ports 1-4 or Ports 5-8 can independently be configured to support four x1s, two x2s, one x2 and two x1s, or one x4 port widths.

## 4.3.3 Serial ATA (SATA) Controller

The C600 chipset has two integrated SATA host controllers that support independent DMA operation on up to six ports and supports data transfer rates of up to 6.0 Gb/s (600 MB/s) on up to two ports (Port 0 and 1 Only) while all ports support rates up to 3.0 Gb/s (300 MB/s) and up to

1.5 Gb/s (150 MB/s). The SATA controller contains two modes of operation – a legacy mode using I/O space, and an AHCI mode using memory space. Software that uses legacy mode will not have AHCI capabilities.

**Note**: When connecting the four SATA 3G ports to backplanes, the SATA SGPIO cable needs to be properly connected in order to enable the LED indicator for the drives. The two SATA 6G ports do not have SGPIO signal routed, the LED indicator will not light up if connecting the ports to backplane. The ports can be used for ODD devices.

## 4.3.4 Serial Attached SCSI (SAS)/SATA Controller

On Intel<sup>®</sup> Server Board S2600CP2/S2600CP4, the C600 chipset supports up to eight SAS ports support rates up to 3.0 Gb/s. Please refer to section 4.3.20 for detailed information of the port features with C600 upgrade keys. The feature is not available on Intel<sup>®</sup> Server Board S2600CP2J.

## 4.3.5 AHCI

The C600 chipset provides hardware support for Advanced Host Controller Interface (AHCI), a standardized programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (for example, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

## 4.3.6 PCI Interface

The C600 chipset PCI interface provides a 33 MHz, Revision 2.3 implementation. The C600 chipset integrates a PCI arbiter that supports up to four external PCI bus masters in addition to the internal C600 chipset requests. This allows for combinations of up to four PCI down devices and PCI slots.

## 4.3.7 Low Pin Count (LPC) Interface

The C600 chipset implements an LPC Interface as described in the *LPC 1.1 Specification*. The Low Pin Count (LPC) bridge function of the C600 resides in PCI Device 31: Function 0. In addition to the LPC bridge interface function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC.

## 4.3.8 Serial Peripheral Interface (SPI)

The C600 chipset implements an SPI Interface as an alternative interface for the BIOS flash device. The SPI flash is required to support Gigabit Ethernet and Intel<sup>®</sup> Active Management Technology. The C600 chipset supports up to two SPI flash devices with speeds up to 50 MHz.

## 4.3.9 Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)

The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently programmable channels. The C600 chipset supports LPC DMA through the C600 chipset's DMA controller.

The timer/counter block contains three counters that are equivalent in function to those found in one 82C54 programmable interval timer. These three counters are combined to provide the system timer function, and speaker tone.

The C600 chipset provides an ISA-Compatible Programmable Interrupt Controller (PIC) that incorporates the functionality of two 82C59 interrupt controllers. In addition, the C600 chipset supports a serial interrupt scheme.

All of the registers in these modules can be read and restored. This is required to save and restore system state after power has been removed and restored to the platform.

## 4.3.10 Advanced Programmable Interrupt Controller (APIC)

In addition to the standard ISA compatible Programmable Interrupt controller (PIC) described in the previous section, the C600 incorporates the Advanced Programmable Interrupt Controller (APIC).

## 4.3.11 Universal Serial Bus (USB) Controllers

The C600 chipset has up to two Enhanced Host Controller Interface (EHCI) host controllers that support USB high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s which is 40 times faster than full-speed USB. The C600 chipset supports up to fourteen USB 2.0 ports. All fourteen ports are high-speed, full-speed, and low-speed capable.

## 4.3.12 Gigabit Ethernet Controller

The Gigabit Ethernet Controller provides a system interface using a PCI function. The controller provides a full memory-mapped or IO mapped interface along with a 64 bit address master support for systems using more than 4 GB of physical memory and DMA (Direct Memory Addressing) mechanisms for high performance data transfers. Its bus master capabilities enable the component to process high-level commands and perform multiple operations; this lowers processor utilization by off-loading communication tasks from the processor. Two large configurable transmit and receive FIFOs (up to 20 KB each) help prevent data underruns and overruns while waiting for bus accesses. This enables the integrated LAN controller to transmit data with minimum inter-frame spacing (IFS).

The LAN controller can operate at multiple speeds (10/100/1000 MB/s) and in either full duplex or half duplex mode. In full duplex mode the LAN controller adheres with the *IEEE 802.3x Flow Control Specification*. Half duplex performance is enhanced by a proprietary collision reduction mechanism.

## 4.3.13 RTC

The C600 chipset contains a real-time clock with 256 bytes of battery-backed RAM. The realtime clock performs two key functions: keeping track of the time of day and storing system data. The RTC operates on a 32.768 KHz crystal and a 3 V battery.

### 4.3.14 GPIO

Various general purpose inputs and outputs are provided for custom system design. The number of inputs and outputs varies depending on the C600 chipset configuration.

### 4.3.15 Enhanced Power Management

The C600 chipset's power management functions include enhanced clock control and various low-power (suspend) states. A hardware-based thermal management circuit permits software-independent entrance to low-power states. The C600 chipset contains full support for the *Advanced Configuration and Power Interface (ACPI) Specification, Revision 4.0a.* 

## 4.3.16 Manageability

The C600 chipset integrates several functions designed to manage the system and lower the total cost of ownership (TCO) of the system. These system management functions are designed to report errors, diagnose the system, and recover from system lockups without the aid of an external microcontroller.

## 4.3.17 System Management Bus (SMBus\* 2.0)

The C600 chipset contains a SMBus\* Host interface that allows the processor to communicate with SMBus\* slaves. This interface is compatible with most  $l^2C$  devices. Special  $l^2C$  commands are implemented.

The C600 chipset's SMBus\* host controller provides a mechanism for the processor to initiate communications with SMBus\* peripherals (slaves). Also, the C600 chipset supports slave functionality, including the Host Notify protocol. Hence, the host controller supports eight command protocols of the SMBus\* interface (see *System Management Bus (SMBus\*) Specification, Version 2.0*): Quick Command, Send Byte, Receive Byte, Write Byte/Word, Read Byte/Word, Process Call, Block Read/Write, and Host Notify.

The C600 chipset's SMBus\* also implements hardware-based Packet Error Checking for data robustness and the Address Resolution Protocol (ARP) to dynamically provide address to all SMBus\* devices.

## 4.3.18 Virtualization Technology for Directed I/O (Intel<sup>•</sup> VT-d)

The C600 chipset provides hardware support for implementation of Intel<sup>®</sup> Virtualization Technology with Directed I/O (Intel<sup>®</sup> VT-d). Intel<sup>®</sup> VT-d consists of technology components that support the virtualization of platforms based on Intel<sup>®</sup> Architecture Processors. Intel<sup>®</sup> VT-d Technology enables multiple operating systems and applications to run in independent partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Each partition is allocated its own subset of host physical memory.

## 4.3.19 KVM/Serial Over LAN (SOL) Function

These functions support redirection of keyboard, mouse, and text screen to a terminal window on a remote console. The keyboard, mouse, and text redirection enables the control of the client machine through the network. Text, mouse, and keyboard redirection allows the remote machine to control and configure the client by entering BIOS setup. The KVM/SOL function emulates a standard PCI serial port and redirects the data from the serial port to the management console using LAN. KVM has additional requirements of internal graphics and SOL may be used when KVM is not supported.

## 4.3.20 On-board SAS/SATA Support and Options

The Intel<sup>®</sup> C600 chipset on Intel<sup>®</sup> Server Board S2600CP2/S2600CP4 provides storage support by two integrated controllers: AHCI and SCU. By default the server board will support up to 10 SATA ports: Two white 6Gb/sec SATA ports and four black 3Gb/sec SATA ports routed from the AHCI controller labeled as "SATA\_0" through "SATA\_5" and eight blue 3Gb/sec SATA/SAS ports routed from the SCU controller labeled as "SAS\_0" through "SAS\_7". On Intel<sup>®</sup> Server Board S2600CP2J, only six SATA ports from ACHI controller are available. **Note**: The four blue ports from SCU labeled as "SAS\_4"~"SAS\_7" are NOT functional by default and is only enabled with the addition of an Intel<sup>®</sup> RAID C600 Upgrade Key option supporting eight SAS/SATA ports.

The server board is capable of supporting additional chipset embedded SAS and RAID options from the SCU controller when configured with one of several available Intel<sup>®</sup> RAID C600 Upgrade Keys. Upgrade keys install onto a 4-pin connector on the server board labeled as "Storage Upgrade key". The following table identifies available upgrade key options and their supported features. The Intel<sup>®</sup> RAID C600 Upgrade Keys do NOT work on Intel<sup>®</sup> Server Board S2600CP2J.

Intel <sup>®</sup> RAID C600 Upgrade Key Options (Intel Product Codes)	Key Color	Description
Default – No option key installed	N/A	4 Port SATA with Intel <sup>®</sup> ESRT RAID 0,1,10 and Intel <sup>®</sup> RSTe RAID 0,1,5,10
RKSATA4R5	Black	4 Port SATA with Intel <sup>®</sup> ESRT2 RAID 0,1, <b>5</b> , 10 and Intel <sup>®</sup> RSTe RAID 0,1,5,10
RKSATA8	Blue	8 Port SATA with Intel <sup>®</sup> ESRT2 RAID 0,1, 10 and Intel <sup>®</sup> RSTe RAID 0,1,5,10
RKSATA8R5	White	8 Port SATA with Intel <sup>®</sup> ESRT2 RAID 0,1, <b>5</b> , 10 and Intel <sup>®</sup> RSTe RAID 0,1,5,10
RKSAS4	Green	4 Port SAS with Intel <sup>®</sup> ESRT2 RAID 0,1, 10 and Intel <sup>®</sup> RSTe RAID 0,1,10
RKSAS4R5	Yellow	4 Port SAS with Intel <sup>®</sup> ESRT2 RAID 0,1, <b>5</b> , 10 and Intel <sup>®</sup> RSTe RAID 0,1,10
RKSAS8	Orange	8 Port SAS with Intel <sup>®</sup> ESRT2 RAID 0,1, 10 and Intel <sup>®</sup> RSTe RAID 0,1,10
RKSAS8R5	Purple	8 Port SAS with Intel <sup>®</sup> ESRT2 RAID 0,1, <b>5</b> , 10 and Intel <sup>®</sup> RSTe RAID 0,1,10

#### Table 8. Intel<sup>®</sup> RAID C600 Upgrade Key Options

Additional information for the on-board RAID features and functionality can be found in the *Intel<sup>®</sup> RAID Software User's Guide* (Intel<sup>®</sup> Document Number D29305-020).

The storage ports from SCU can be configured with the two embedded software RAID options:

- Intel<sup>®</sup> Embedded Server RAID Technology 2 (ESRT2) based on LSI\* MegaRAID SW RAID technology supporting RAID levels 0, 1, and 10.
- Intel<sup>®</sup> Rapid Storage Technology (RSTe) supporting RAID levels 0, 1, 5, and 10.

#### 4.3.20.1 Intel<sup>•</sup> Embedded Server RAID Technology 2 (ESRT2)

Features of the embedded software RAID option Intel<sup>®</sup> Embedded Server RAID Technology 2 (ESRT2) include the following:

- Based on LSI\* MegaRAID Software Stack
- Software RAID with system providing memory and CPU utilization
- Supported RAID Levels 0,1,5,10
  - 4 and 8 Port SATA RAID 5 support provided with appropriate Intel<sup>®</sup> RAID C600 Upgrade Key

- $\circ~$  4 and 8 Port SAS RAID 5 support provided with appropriate Intel  $^{\$}$  RAID C600 Upgrade Key
- Maximum drive support = 8 (with or without SAS expander option installed)

### 4.3.20.2 Intel<sup>•</sup> Rapid Storage Technology (RSTe)

Features of the embedded software RAID option Intel<sup>®</sup> Rapid Storage Technology (RSTe) include the following:

- Software RAID with system providing memory and CPU utilization
- Supported RAID Levels 0,1,5,10
  - 4 Port SATA RAID 5 available standard (no option key required)
  - 8 Port SATA RAID 5 support provided with appropriate Intel<sup>®</sup> RAID C600 Upgrade Key
  - No SAS RAID 5 support
- Maximum drive support = 32 (in arrays with 8 port SAS), 16 (in arrays with 4 port SAS), 128 (JBOD)

Note: No boot drive support to targets attached through SAS expander card

#### 4.3.20.3 Non-Transparent Bridge

PCI Express\* Non-Transparent Bridge (NTB) acts as a gateway that enables high performance, low overhead communication between two intelligent subsystems, the local and the remote subsystems. The NTB allows a local processor to independently configure and control the local subsystem, provides isolation of the local host memory domain from the remote host memory domain while enabling status and data exchange between the two domains.

The PCI Express\* Port 3A of Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2600 Product Families can be configured to be a transparent bridge or a NTB with x4/x8 link width and Gen1/Gen2/Gen3 link speed. Also this NTB port could be attached to another NTB port or PCI Express\* Root Port on another subsystem. NTB supports three 64bit BARs as configuration space or prefetchable memory windows that can access both 32bit and 64bit address space through 64bit BARs.

There are three NTB supported configuration:

- NTB Port to NTB Port Based Connection (Back-to-Back)
- NTB Port to Root Port Based Connection Symmetric Configuration. The NTB port on the first system is connected to the root port of the second. The second system's NTB port is connected to the root port on the first system making this a fully symmetric configuration.
- NTB Port to Root Port Based Connection Non-Symmetric Configuration. The root port on the first system is connected to the NTB port of the second system. And it is not necessary for the first system to be of the Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2600 product family.

## 4.4 PCI Subsystem

The primary I/O buses for the Intel<sup>®</sup> Server Board S2600CP are PCI Express\* Gen3 with six independent PCI bus segments. The following tables list the characteristics of the PCI bus segments.

Voltage	Width	Speed	Туре	PCI I/O Card Slots
3.3 V	X4 or x8 (with mux)	8 GB/S or 16 GB/S	PCI Express* Gen3	X4 or x8 (with mux) PCI Express* Gen3 throughput to Slot1 (x8 mechanically)
3.3 V	x8	16 GB/S	PCI Express* Gen3	x8 PCI Express* Gen3 throughput to Slot 2 (x8 mechanically)
3.3 V	x8	16 GB/S	PCI Express* Gen3	x8 PCI Express* Gen3 throughput to Slot 3 (x8 mechanically, open end connector)
3.3 V	x8	16 GB/S	PCI Express* Gen3	x8 PCI Express* Gen3 throughput to Slot 4 (x8 mechanically)
3.3 V	x8	16 GB/S	PCI Express* Gen3	x8 PCI Express* Gen3 throughput to Slot 5 (x8 mechanically, open end connector), from CPU2
3.3 V	x8	16 GB/S	PCI Express* Gen3	x8 PCI Express* Gen3 throughput to Slot 6 (x16 mechanically)

 Table 9. Intel<sup>®</sup> Server Board S2600CP PCI Bus Segment Characteristics

The following diagram shows the PCI layout for Intel<sup>®</sup> Server Board S2600CP4:




Figure 25. PCI Layout Diagram

## 4.5 Integrated Baseboard Management Controller Overview

The server board utilizes the I/O controller, Graphics Controller, and Baseboard Management features of the Emulex\* Pilot-III Management Controller. The following is an overview of the features as implemented on the server board from each embedded controller.




Figure 26. Integrated BMC Functional Block Diagram

### 4.5.1 Super I/O Controller

The integrated super I/O controller provides support for the following features as implemented on the server board:

- Two Fully Functional Serial Ports, compatible with the 16C550
- Serial IRQ Support
- Up to 16 Shared direct GPIOs
- Serial GPIO support for 80 general purpose inputs and 80 general purpose outputs available for host processor
- Programmable Wake-up Event Support
- Plug and Play Register Set
- Power Supply Control
- Host SPI bridge for system BIOS support

### 4.5.1.1 Keyboard and Mouse Support

The server board does not support PS/2 interface keyboards and mice. However, the system BIOS recognizes USB specification-compliant keyboard and mice.

#### 4.5.1.2 Wake-up Control

The super I/O contains functionality that allows various events to power on and power off the system.

#### 4.5.2 Graphics Controller and Video Support

The integrated graphics controller provides support for the following features as implemented on the server board:

- Integrated Graphics Core with 2D Hardware accelerator
- DDR-3 memory interface with 16 MB of memory allocated and reported for graphics memory
- High speed Integrated 24-bit RAMDAC
- Single lane PCI-Express host interface running at Gen 1 speed

The integrated video controller supports all standard IBM VGA modes. The following table shows the 2D modes supported for both CRT and LCD:

2D Mode	2D Video Mode Support					
	8 bpp	16 bpp	24 bpp	32 bpp		
640x480	Х	Х	Х	Х		
800x600	Х	Х	Х	Х		
1024x768	Х	Х	Х	Х		
1152x864	Х	Х	Х	Х		
1280x1024	Х	Х	Х	Х		
1600x1200**	Х	Х				

#### Table 10. Video Modes

\*\* Video resolutions at 1600x1200 and higher are only supported through the external video connector located on the rear I/O section of the server board. Utilizing the optional front panel video connector may result in lower video resolutions.

The BIOS supports dual-video mode when an add-in video card is installed.

 In the single mode (dual monitor video = disabled), the on-board video controller is disabled when an add-in video card is detected.

In the dual mode (on-board video = enabled, dual monitor video = enabled), the on-board video controller is enabled and is the primary video device. The add-in video card is allocated resources and is considered the secondary video device. The BIOS Setup utility provides options to configure the feature as follows:

#### Table 11. Video mode

On-board Video	Enabled	
	Disabled	
Dual Monitor Video	Enabled	Shaded if on-board video is set to "Disabled"
	Disabled	

## 4.5.3 Baseboard Management Controller

The server board utilizes the following features of the embedded baseboard management controller.

- IPMI 2.0 Compliant
- 400MHz 32-bit ARM9 processor with memory management unit (MMU)
- Two independent10/100/1000 Ethernet Controllers with RMII/RGMII support
- DDR2/3 16-bit interface with up to 800 MHz operation
- 12 10-bit ADCs
- Sixteen fan tachometers
- Eight Pulse Width Modulators (PWM)
- Chassis intrusion logic
- JTAG Master
- Eight I<sup>2</sup>C interfaces with master-slave and SMBus\* timeout support. All interfaces are SMBus\* 2.0 compliant.
- Parallel general-purpose I/O Ports (16 direct, 32 shared)
- Serial general-purpose I/O Ports (80 in and 80 out)
- Three UARTs
- Platform Environmental Control Interface (PECI)
- Six general-purpose timers
- Interrupt controller
- Multiple SPI flash interfaces
- NAND/Memory interface
- Sixteen mailbox registers for communication between the BMC and host
- LPC ROM interface
- BMC watchdog timer capability
- SD/MMC card controller with DMA support
- LED support with programmable blink rate controls on GPIOs
- Port 80h snooping capability
- Secondary Service Processor (SSP), which provides the HW capability of off-loading time critical processing tasks from the main ARM core.

#### 4.5.3.1 Remote Keyboard, Video, Mouse, and Storage (KVMS) Support

 USB 2.0 interface for Keyboard, Mouse, and Remote storage such as CD/DVD ROM and floppy

- USB 1.1/USB 2.0 interface for PS2 to USB bridging, remote Keyboard, and Mouse
- Hardware Based Video Compression and Redirection Logic
- Supports both text and Graphics redirection
- Hardware assisted Video redirection using the Frame Processing Engine
- Direct interface to the Integrated Graphics Controller registers and Frame buffer
- Hardware-based encryption engine

### 4.5.3.2 Integrated BMC Embedded LAN Channel

The Integrated BMC hardware includes two dedicated 10/100 network interfaces. These interfaces are not shared with the host system. At any time, only one dedicated interface may be enabled for management traffic. The default active interface is the NIC 1 port.

For these channels, support can be enabled for IPMI-over-LAN and DHCP. For security reasons, embedded LAN channels have the following default settings:

- IP Address: Static.
- All users disabled.

For a functional overview of the baseboard management features, refer to chapter 6.

## 4.6 Network Interface

The Intel<sup>®</sup> Server Board S2600CP has an Intel<sup>®</sup> Ethernet Controller I350 GbE Controller providing up to four 10/100/1000 Mb Ethernet ports. The controller is a fully integrated MAC/PHY in a single low power package that supports quad-port and dual-port Gb Ethernet designs. The device offers up to four fully integrated GbE media access control (MAC), physical layer (PHY) ports, and up to four SGMII/SerDes ports that can be connected to an external PHY.

The controller supports PCI Express\* PCIe v2.0 (5GT/s and 2.5GT/s). The controller enables four-port or two-port 1000BASE-T implementations using integrated PHYs. The controller supports VMDq, SR-IOV, EEE, and DMA Coalescing.

Each Ethernet port drives two LEDs located on each network interface connector. The LED at the right of the connector is the link/activity LED and indicates network connection when on, and transmit/receive activity when blinking. The LED at the left of the connector indicates link speed as defined in the following table:

LED Color	LED State	NIC State		
Green/Amber (Right)	Off	10 Mbps		
	Amber/Yellow	100 Mbps		
	Green	1000 Mbps		
Green (Left)	On	Active Connection		
	Blinking	Transmit/Receive activity		

Table 12. External RJ45 NIC Port LED Definition
---

# 5. System Security

## 5.1 BIOS Password Protection

The BIOS uses passwords to prevent unauthorized tampering with the server setup. Passwords can restrict entry to the BIOS Setup, restrict use of the Boot Popup menu, and suppress automatic USB device reordering.

There is also an option to require a Power On password entry in order to boot the system. If the Power On Password function is enabled in Setup, the BIOS will halt early in POST to request a password before continuing POST.

Both Administrator and User passwords are supported by the BIOS. An Administrator password must be installed in order to set the User password. The maximum length of a password is <u>14 characters</u>. A password can have alphanumeric (a-z, A-Z, 0-9) characters and it is case sensitive. Certain special characters are also allowed, from the following set:  $! @ # $ % ^ & * () - _ + = ?$ 

The Administrator and User passwords must be different from each other. An error message will be displayed if there is an attempt to enter the same password for one as for the other. The use of "Strong Passwords" is encouraged, but not required. In order to meet the criteria for a "Strong Password", the password entered must be at least eight characters in length, and must include at least one each of alphabetic, numeric, and special characters. If a "weak" password is entered, a popup warning message will be displayed, although the weak password will be accepted.

Once set, a password can be cleared by changing it to a null string. This requires the Administrator password, and must be done through BIOS Setup or other explicit means of changing the passwords. Clearing the Administrator password will also clear the User password.

Alternatively, the passwords can be cleared by using the Password Clear jumper if necessary. Resetting the BIOS configuration settings to default values (by any method) has no effect on the Administrator and User passwords.

Entering the User password allows the user to modify <u>only</u> the System Time and System Date in the Setup Main screen. Other setup fields can be modified only if the Administrator password has been entered. If any password is set, a password is required to enter the BIOS setup.

The Administrator has control over all fields in the BIOS setup, including the ability to clear the User password and the Administrator password.

It is strongly recommended that at least an Administrator Password be set, since not having set a password gives everyone who boots the system the equivalent of Administrative access. Unless an Administrator password is installed, any User can go into Setup and change BIOS settings at will.

In addition to restricting access to most Setup fields to viewing only when a User password is entered, defining a User password imposes restrictions on booting the system. In order to simply boot in the defined boot order, no password is required. However, the F6 Boot popup

prompts for a password, and can only be used with the Administrator password. Also, when a User password is defined, it suppresses the USB Reordering that occurs, if enabled, when a new USB boot device is attached to the system. A User is restricted from booting in anything other than the Boot Order defined in the Setup by an Administrator.

As a security measure, if a User or Administrator enters an incorrect password three times in a row during the boot sequence, the system is placed into a halt state. A system reset is required to exit out of the halt state. This feature makes it more difficult to guess or break a password.

In addition, on the next successful reboot, the Error Manager displays a Major Error code 0048, which also logs a SEL event to alert the authorized user or administrator that a password access failure has occurred.

## 5.2 Trusted Platform Module (TPM) Support

The Trusted Platform Module (TPM) option is a hardware-based security device that addresses the growing concern on boot process integrity and offers better data protection. TPM protects the system start-up process by ensuring it is tamper-free before releasing system control to the operating system. A TPM device provides secured storage to store data, such as security keys and passwords. In addition, a TPM device has encryption and hash functions. The server board implements TPM as per *TPM PC Client Specifications revision 1.2* by the Trusted Computing Group (TCG).

A TPM device is optionally installed onto a high density 14-pin connector labeled "TPM" on the server board, and is secured from external software attacks and physical theft. A pre-boot environment, such as the BIOS and operating system loader, uses the TPM to collect and store unique measurements from multiple factors within the boot process to create a system fingerprint. This unique fingerprint remains the same unless the pre-boot environment is tampered with. Therefore, it is used to compare to future measurements to verify the integrity of the boot process.

After the system BIOS completes the measurement of its boot process, it hands off control to the operating system loader and in turn to the operating system. If the operating system is TPM-enabled, it compares the BIOS TPM measurements to those of previous boots to make sure the system was not tampered with before continuing the operating system boot process. Once the operating system is in operation, it optionally uses TPM to provide additional system and data security (for example, Microsoft Vista\* supports Bitlocker drive encryption).

## 5.2.1 TPM security BIOS

The BIOS TPM support conforms to the *TPM PC Client Implementation Specification* for *Conventional BIOS* and to the *TPM Interface Specification*, and the *Microsoft Windows BitLocker\* Requirements*. The role of the BIOS for TPM security includes the following:

- Measures and stores the boot process in the TPM microcontroller to allow a TPM enabled operating system to verify system boot integrity.
- Produces EFI and legacy interfaces to a TPM-enabled operating system for using TPM.
- Produces ACPI TPM device and methods to allow a TPM-enabled operating system to send TPM administrative command requests to the BIOS.

- Verifies operator physical presence. Confirms and executes operating system TPM administrative command requests.
- Provides BIOS Setup options to change TPM security states and to clear TPM ownership.

For additional details, refer to the TCG PC Client Specific Implementation Specification, the TCG PC Client Specific Physical Presence Interface Specification, and the Microsoft BitLocker\* Requirement documents.

## 5.2.2 Physical Presence

Administrative operations to the TPM require TPM ownership or physical presence indication by the operator to confirm the execution of administrative operations. The BIOS implements the operator presence indication by verifying the setup Administrator password.

A TPM administrative sequence invoked from the operating system proceeds as follows:

- 1. User makes a TPM administrative request through the operating system's security software.
- 2. The operating system requests the BIOS to execute the TPM administrative command through TPM ACPI methods and then resets the system.
- 3. The BIOS verifies the physical presence and confirms the command with the operator.
- 4. The BIOS executes TPM administrative command(s), inhibits BIOS Setup entry and boots directly to the operating system which requested the *TPM* command(s).

## 5.2.3 TPM Security Setup Options

The BIOS TPM Setup allows the operator to view the current TPM state and to carry out rudimentary TPM administrative operations. Performing TPM administrative options through the BIOS setup requires TPM physical presence verification.

Using BIOS TPM Setup, the operator can turn ON or OFF TPM functionality and clear the TPM ownership contents. After the requested TPM BIOS Setup operation is carried out, the option reverts to No Operation.

The BIOS TPM Setup also displays the current state of the TPM, whether TPM is enabled or disabled and activated or deactivated. Note that while using TPM, a TPM-enabled operating system or application may change the TPM state independent of the BIOS setup. When an operating system modifies the TPM state, the BIOS Setup displays the updated TPM state.

The BIOS Setup TPM Clear option allows the operator to clear the TPM ownership key and allows the operator to take control of the system with TPM. You use this option to clear security settings for a newly initialized system or to clear a system for which the TPM ownership security key was lost.

#### 5.2.3.1 Security Screen

To enter the BIOS Setup, press the <F2> function key during boot time when the OEM or Intel<sup>®</sup> logo displays. The following message displays on the diagnostics screen and under the Quiet Boot logo screen:

Press <F2> to enter setup

When the Setup is entered, the Main screen displays. The BIOS Setup utility provides the Security screen to enable and set the user and administrative passwords and to lock out the front panel buttons so they cannot be used. The Intel<sup>®</sup> Server Board S2600CP provides TPM settings through the security screen.

To access this screen from the Main screen, select the **Security** option.

Main	Advanced	Security	Server Management	Boot Options	Boot Manager	
Administrator Password Status User Password Status			<installed installed="" not=""> <installed installed="" not=""></installed></installed>			
Set User I		ord	[1234aBcD] [1234aBcD]			
Front Pan	nel Lockout		Enabled/ <b>Disabled</b>			
TPM State	e inistrative Contr	ol	<enabled &="" activated<br="">Activated/Disabled &amp; <b>No Operation/Turn Or</b></enabled>	Deactivated>		

Figure 27. Setup Utility – TPM Configuration Screen

Setup Item	Options	Help Text	Comments
TPM State*	Enabled and		Information only.
	Activated		Shows the current TPM device
	Enabled and		state.
	Deactivated		
	Disabled and Activated		A disabled TPM device will not execute commands that use TPM
	Disabled and		functions and TPM security
	Deactivated		operations will not be available.
			An enabled and deactivated TPM is in the same state as a disabled TPM except setting of TPM ownership is allowed if not present already.
			An enabled and activated TPM executes all commands that use TPM functions and TPM security operations will be available.
TPM	No Operation	[No Operation] - No changes to	
Administrative	Turn On	current state.	
Control**	Turn Off	[Turn On] - Enables and activates TPM.	
	Clear Ownership	[Turn Off] - Disables and deactivates TPM.	
		[Clear Ownership] - Removes the TPM ownership authentication and returns the TPM to a factory default state.	
		<b>Note</b> : The BIOS setting returns to [No Operation] on every boot cycle by default.	

Table 13. TSetup Utility – Security Configuration Screen Fields

## 5.3 Intel<sup>•</sup> Trusted Execution Technology

The Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2600 support Intel<sup>®</sup> Trusted Execution Technology (Intel<sup>®</sup> TXT), which is a robust security environment. Designed to help protect against software-based attacks, Intel<sup>®</sup> Trusted Execution Technology integrates new security features and capabilities into the processor, chipset and other platform components. When used in conjunction with Intel<sup>®</sup> Virtualization Technology, Intel<sup>®</sup> Trusted Execution Technology provides hardware-rooted trust for your virtual applications.

This hardware-rooted security provides a general-purpose, safer computing environment capable of running a wide variety of operating systems and applications to increase the confidentiality and integrity of sensitive information without compromising the usability of the platform.

Intel<sup>®</sup> Trusted Execution Technology requires a computer system with Intel<sup>®</sup> Virtualization Technology enabled (both VT-x and VT-d), an Intel<sup>®</sup> Trusted Execution Technology-enabled processor, chipset and BIOS, Authenticated Code Modules, and an Intel<sup>®</sup> Trusted Execution

Technology compatible measured launched environment (MLE). The MLE could consist of a virtual machine monitor, an OS or an application. In addition, Intel<sup>®</sup> Trusted Execution Technology requires the system to include a TPM v1.2, as defined by *the Trusted Computing Group TPM PC Client Specifications, Revision 1.2.* 

When available, Intel<sup>®</sup> Trusted Execution Technology can be enabled or disabled in the processor by a BIOS Setup option.

For general information about Intel<sup>®</sup> TXT, visit the Intel<sup>®</sup> Trusted Execution Technology website, <u>http://www.intel.com/technology/security/</u>.

# 6. Intel<sup>®</sup> Server Board S2600CP and Intel<sup>®</sup> Server System P4000CP Platform Management

## 6.1 Server Management Function Architecture

### 6.1.1 Feature Support

### 6.1.1.1 IPMI 2.0 Features

The IPMI 2.0 features are as follows:

- Baseboard management controller (BMC)
- IPMI Watchdog timer
- Messaging support, including command bridging and user/session support
- Chassis device functionality, including power/reset control and BIOS boot flags support
- Event receiver device: The BMC receives and processes events from other platform subsystems.
- Field Replaceable Unit (FRU) inventory device functionality: The BMC supports access to system FRU devices using *IPMI FRU* commands.
- System Event Log (SEL) device functionality: The BMC supports and provides access to a SEL.
- Sensor Data Record (SDR) repository device functionality: The BMC supports storage and access of system SDRs.
- Sensor device and sensor scanning/monitoring: The BMC provides IPMI management of sensors. It polls sensors to monitor and report system health.
- IPMI interfaces
- Host interfaces include system management software (SMS) with receive message queue support, and server management mode (SMM)
- IPMB interface
- LAN interface that supports the IPMI-over-LAN protocol Remote Management Control Protocol (RMCP, RMCP+)
- Serial-over-LAN (SOL)
- ACPI state synchronization: The BMC tracks ACPI state changes that are provided by the BIOS.
- BMC Self Test: The BMC performs initialization and run-time self-tests and makes results available to external entities.

See also the Intelligent Platform Management Interface Specification Second Generation, v2.0.

#### 6.1.1.2 Non-IPMI features

The BMC supports the following non-IPMI features. This list does not preclude support for future enhancements or additions.

- In-circuit BMC firmware update
- Fault resilient booting (FRB): FRB2 is supported by the watchdog timer functionality.

Intel® Server Board S2600CP and Server System P4000CP TPS

- Chassis intrusion detection (dependent on platform support)
- Basic fan control using Control version 2 SDRs
- Fan redundancy monitoring and support
- Power supply redundancy monitoring and support
- Hot-swap fan support
- Acoustic management: Support for multiple fan profiles
- Signal testing support: The BMC provides test commands for setting and getting platform signal states.
- The BMC generates diagnostic beep codes for fault conditions.
- System GUID storage and retrieval
- Front panel management: The BMC controls the system status LED and chassis ID LED. It supports secure lockout of certain front panel functionality and monitors button presses. The chassis ID LED is turned on using a front panel button or a command.
- Power state retention
- Power fault analysis
- Intel<sup>®</sup> Light-Guided Diagnostics
- Power unit management: Support for power unit sensor. The BMC handles powergood dropout conditions.
- DIMM temperature monitoring: New sensors and improved acoustic management using closed-loop fan control algorithm taking into account DIMM temperature readings.
- Address Resolution Protocol (ARP): The BMC sends and responds to ARPs (supported on embedded NICs).
- Dynamic Host Configuration Protocol (DHCP): The BMC performs DHCP (supported on embedded NICs).
- Platform environment control interface (PECI) thermal management support
- E-mail alerting
- Embedded web server
- Integrated KVM
- Integrated Remote Media Redirection
- Lightweight Directory Access Protocol (LDAP) support
- Intel<sup>®</sup> Intelligent Power Node Manager support

#### 6.1.1.3 New Manageability Features

Intel<sup>®</sup> S2600CP Server Platforms offer a number of changes and additions to the manageability features that are supported on the previous generation of servers. The following is a list of the more significant changes that are common to this generation Integrated BMC based Intel<sup>®</sup> Server boards:

- Sensor and SEL logging additions/enhancements (for example, additional thermal monitoring capability)
- SEL Severity Tracking and the Extended SEL

Intel® Server Board S2600CP and Server System P4000CP TPS

Intel® Server Board S2600CP and Intel® Server System P4000CP Platform Management

- Embedded platform debug feature which allows capture of detailed data for later analysis.
- Provisioning and inventory enhancements:
  - Inventory data/system information export (partial SMBIOS table)
- Enhancements to fan speed control.
- DCMI 1.1 compliance (product-specific).
- Support for embedded web server UI in *Basic Manageability* feature set.
- Enhancements to embedded web server
  - Human-readable SEL
  - Additional system configurability
  - Additional system monitoring capability
  - Enhanced on-line help
- Enhancements to KVM redirection
  - Support for higher resolution
- Support for EU Lot6 compliance
- Management support for PMBus\* rev1.2 compliant power supplies
- BMC Data Repository (Managed Data Region Feature)
- Local Control Display Panel
- System Airflow Monitoring
- Exit Air Temperature Monitoring
- Ethernet Controller Thermal Monitoring
- Global Aggregate Temperature Margin Sensor
- Memory Thermal Management
- Power Supply Fan Sensors
- Energy Star Server Support
- Smart Ride Through (SmaRT)/Closed Loop System Throttling (CLST)
- Power Supply Cold Redundancy
- Power Supply FW Update
- Power Supply Compatibility Check
- BMC FW reliability enhancements:
  - Redundant BMC boot blocks to avoid possibility of a corrupted boot block resulting in a scenario that prevents a user from updating the BMC.
  - o BMC System Management Health Monitoring

# 6.1.2 Basic and Advanced Features

The bellowing table lists basic and advanced feature support. Individual features may vary by platform. See the appropriate *Platform Specific EPS* addendum for more information.

Feature	Basic	Advanced
IPMI 2.0 Feature Support	Х	Х
In-circuit BMC Firmware Update	Х	Х
FRB 2	Х	Х
Chassis Intrusion Detection	Х	Х
Fan Redundancy Monitoring	Х	Х
Hot-Swap Fan Support	Х	Х
Acoustic Management	Х	Х
Diagnostic Beep Code Support	Х	Х
Power State Retention	Х	Х
ARP/DHCP Support	Х	Х
PECI Thermal Management Support	Х	Х
E-mail Alerting	Х	Х
Embedded Web Server	Х	Х
SSH Support	Х	Х
Integrated KVM		Х
Integrated Remote Media Redirection		Х
Lightweight Directory Access Protocol (LDAP)	Х	Х
Intel <sup>®</sup> Intelligent Power Node Manager Support	Х	Х
SMASH CLP	Х	Х

#### Table 14. Basic and Advanced Features

## 6.1.3 Integrated BMC Hardware: Emulex\* Pilot III

#### 6.1.3.1 Emulex\* Pilot III Baseboard Management Controller Functionality

The Integrated BMC is provided by an embedded ARM9 controller and associated peripheral functionality that is required for IPMI-based server management. Firmware usage of these hardware features is platform dependent.

The following is a summary of the Integrated BMC management hardware features that comprise the BMC:

- 400MHz 32-bit ARM9 processor with memory management unit (MMU)
- Two independent10/100/1000 Ethernet Controllers with Reduced Media Independent Interface (RMII)/Reduced Gigabit Media Independent Interface (RGMII) support
- DDR2/3 16-bit interface with up to 800 MHz operation
- 16 10-bit ADCs
- Sixteen fan tachometers
- Eight Pulse Width Modulators (PWM)
- Chassis intrusion logic
- JTAG Master

Intel® Server Board S2600CP and Server System P4000CP TPS

Intel® Server Board S2600CP and Intel® Server System P4000CP Platform Management

- Eight I<sup>2</sup>C interfaces with master-slave and SMBus\* timeout support. All interfaces are SMBus\* 2.0 compliant.
- Parallel general-purpose I/O Ports (16 direct, 32 shared)
- Serial general-purpose I/O Ports (80 in and 80 out)
- Three UARTs
- Platform Environmental Control Interface (PECI)
- Six general-purpose timers
- Interrupt controller
- Multiple Serial Peripheral Interface (SPI) flash interfaces
- NAND/Memory interface
- Sixteen mailbox registers for communication between the BMC and host
- LPC ROM interface
- BMC watchdog timer capability
- SD/MMC card controller with DMA support
- LED support with programmable blink rate controls on GPIOs
- Port 80h snooping capability
- Secondary Service Processor (SSP), which provides the HW capability of offloading time critical processing tasks from the main ARM core.

Emulex\* Pilot III contains an integrated SIO, KVMS subsystem, and graphics controller with the following features:

## 6.1.3.1.1 Super I/O (SIO)

The BMC integrates a super I/O module with the following features:

- Keyboard Style/BT interface for BMC support
- Two Fully Functional Serial Ports, compatible with the 16C550
- Serial IRQ Support
- Up to 16 Shared GPIOs available for host processor
- Programmable Wake-up Event Support
- Plug and Play Register Set
- Power Supply Control

#### 6.1.3.1.2 Graphics Controller

The graphics controller provides the following features:

- Integrated Graphics Core with 2D Hardware accelerator
- High speed Integrated 24-bit RAMDAC DDR-2/3 memory interface with 16Mbytes of memory allocated and reported for graphics memory.

#### 6.1.3.1.3 Remote Keyboard, Video, Mouse, and Storage (KVMS)

The Integrated BMC contains a remote KVMS subsystem with the following features:

- USB 2.0 interface for Keyboard, Mouse, and Remote storage such as CD/DVD ROM and floppy
- USB 1.1/USB 2.0 interface for PS2 to USB bridging, remote Keyboard and Mouse
- Hardware Based Video Compression and Redirection Logic
- Supports both text and Graphics redirection
- Hardware assisted Video redirection using the Frame Processing Engine
- Direct interface to the Integrated Graphics Controller registers and Frame buffer
- Hardware-based encryption engine




Figure 28. Integrated BMC Hardware

# 6.2 Server Management Functional Specifications

## 6.2.1 BMC Internal Timestamp Clock

The BMC maintains an internal timestamp clock that is used by various BMC subsystems, for example, for time stamping SEL entries. As part of BMC initialization after AC power is applied or the BMC is reset, the BMC initializes this internal clock to the value retrieved from the SSB component's RTC by a SMBus\* slave read operation. This is the system RTC and is on the battery power well so it maintains the current time even when there is no AC supplied to the system.

## 6.2.1.1 System Clock Synchronization

The BIOS must send the *Set SEL Time* command with the current system time to the BMC during system Power-on Self-Test (POST). Synchronization during very early POST is preferred, so that any SEL entries recorded during system boot can be accurately time stamped. Additionally, during sleep state transitions other than S0 the BIOS will synchronize the time.

If the time is modified through an OS interface, then the BMC's time is not synchronized until the next system reboot.

# 6.2.2 System Event Log (SEL)

The BMC implements the system event log as specified in the *Intelligent Platform Management Interface Specification, Version 2.0.* The SEL is accessible regardless of the system power state through the BMC's in-band and out-of-band interfaces.

The BMC allocates 95231 bytes (approximately 93 KB) of non-volatile storage space to store system events. The SEL timestamps may not be in order. Up to 3,639 SEL records can be stored at a time. Any command that results in an overflow of the SEL beyond the allocated space is rejected with an "Out of Space" IPMI completion code (C4h).

## 6.2.2.1 Sensor Data Record (SDR) Repository

The BMC implements the sensor data record (SDR) repository as specified in the *Intelligent Platform Management Interface Specification, Version 2.0.* The SDR is accessible through the BMC's in-band and out-of-band interfaces regardless of the system power state The BMC allocates 65,519 bytes of non-volatile storage space for the SDR.

## 6.2.3 Field Replaceable Unit (FRU) Inventory Device

The BMC implements the interface for logical FRU inventory devices as specified in the *Intelligent Platform Management Interface Specification, Version 2.0.* This functionality provides commands used for accessing and managing the FRU inventory information. These commands can be delivered through all interfaces.

The BMC provides FRU device command access to its own FRU device and to the FRU devices throughout the server. The FRU device ID mapping is defined in <u>Appendix D</u>. The BMC controls the mapping of the FRU device ID to the physical device.

## 6.2.4 BMC Beep Codes

The BMC may generate beep codes upon detection of failure conditions. Beep codes are sounded each time the problem is discovered (for example, on each power-up attempt), but are not sounded continuously. Common supported codes are listed in below table.

Additional platform-specific beep codes can be found in <u>Appendix D</u>. Each digit in the code is represented by a sequence of beeps whose count is equal to the digit.

Code	Reason for Beep	Associated Sensors
1-5-2-1	No CPUs installed or first CPU socket is empty.	CPU Missing Sensor
1-5-2-4	MSID Mismatch.	MSID Mismatch Sensor.
1-5-4-2	Power fault: DC power is unexpectedly lost (power good dropout).	Power unit – power unit failure offset.
1-5-4-4	Power control fault (power good assertion timeout).	Power unit – soft power control failure offset.
1-5-1-2	VR Watchdog Timer sensor assertion	VR Watchdog Timer

#### Table 15. BMC Beep Codes

Code	Reason for Beep	Associated Sensors
1-5-1-4	The system does not power on or unexpectedly powers off and a power supply unit (PSU) is present that is an incompatible model with one or more other PSUs in the system	PS Status

## 6.2.5 Diagnostic Interrupt (NMI) Button

The BMC generates an NMI pulse under certain conditions. The BMC-generated NMI pulse duration is at least 30 ms. Once an NMI has been generated by the BMC, the BMC does not generate another NMI until the system has been reset or powered down.

The following actions cause the BMC to generate an NMI pulse:

- a. Receiving a *Chassis Control* command to pulse the diagnostic interrupt. This command does not cause an event to be logged in the SEL.
- b. Watchdog timer pre-timeout expiration with NMI/diagnostic interrupt pretimeout action enabled.

Table 16 shows behavior regarding NMI signal generation and event logging by the BMC.

Causal Event	NMI	
	Signal Generation	Front Panel Diag Interrupt Sensor Event Logging Support
Chassis Control command (pulse diagnostic interrupt)	Х	-
Front panel diagnostic interrupt button pressed	Х	X
Watchdog Timer pre-timeout expiration with NMI/diagnostic interrupt action	Х	X

#### Table 16. NMI Signal Generation and Event Logging

# 6.2.6 BMC Watchdog

The BMC FW is increasingly called upon to perform system functions that are time-critical in that failure to provide these functions in a timely manner can result in system or component damage. Intel<sup>®</sup> Server Platforms introduce a BMC watchdog feature to provide a safe-guard against this scenario by providing an automatic recovery mechanism. It also can provide automatic recovery of functionality that has failed due to a fatal FW defect triggered by a rare sequence of events or a BMC hang due to some type of HW glitch (for example, power).

This feature is comprised of a set of capabilities whose purpose is to detect misbehaving subsections of BMC firmware, the BMC CPU itself, or HW subsystems of the BMC component, and to take appropriate action to restore proper operation. The action taken is dependent on the nature of the detected failure and may result in a restart of the BMC CPU, one or more BMC HW subsystems, or a restart of malfunctioning FW subsystems.

The BMC watchdog feature will only allow up to three resets of the BMC CPU (such as HW reset) or entire FW stack (such as a SW reset) before giving up and remaining in the uBOOT code. This count is cleared upon cycling of power to the BMC or upon continuous operation of the BMC without a watchdog-generated reset occurring for a period of > 30 minutes. The BMC

FW logs a SEL event indicating that a watchdog-generated BMC reset (either soft or hard reset) has occurred. This event may be logged after the actual reset has occurred. Refer <u>Appendix C</u> for details related to sensor definition. The BMC will also indicate a degraded system status on the Front Panel Status LED after a BMC HW reset or FW stack reset. This state (which follows the state of the associated sensor) will be cleared upon system reset or (AC or DC) power cycle.

**Note:** A reset of the BMC may result in the following system degradations that will require a system reset or power cycle to correct:

- 1. Timeout value for the rotation period can be set using this parameter; potentially incorrect ACPI Power State reported by the BMC.
- 2. Reversion of temporary test modes for the BMC back to normal operational modes.
- 3. FP status LED and DIMM fault LEDs may not reflect BIOS detected errors.

# 6.3 Sensor Monitoring

## 6.3.1 Overview

The BMC monitors system hardware and reports system health. The information gathered from physical sensors is translated into IPMI sensors as part of the "IPMI Sensor Model". The BMC also reports various system state changes by maintaining virtual sensors that are not specifically tied to physical hardware. This section describes the BMC sensors as well as describing how specific sensor types are modeled. Unless otherwise specified, the term "sensor" refers to the IPMI sensor-model definition of a sensor.

## 6.3.2 Core Sensors

Specific server boards may only implement a sub-set of sensors and/or may include additional sensors. The system-specific details of supported sensors and events are described in <u>Appendix C</u> of this document. The actual sensor name associated with a sensor number may vary between server boards or systems.

## Sensor Type Codes

Sensor table in <u>Appendix C</u> lists the sensor identification numbers and information regarding the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. Refer to the *Intelligent Platform Management Interface Specification, Version 2.0* for sensor and event/reading-type table information.

#### 1. Sensor Type

The sensor type references the values in the Sensor Type Codes table in the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0.* It provides a context to interpret the sensor.

#### 2. Event/Reading Type

The event/reading type references values from the Event/Reading Type Code Ranges and the Generic Event/Reading Type Code tables in the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0.* Digital sensors are specific type of discrete sensors that only have two states.

#### 3. Event Thresholds/Triggers

The following event thresholds are supported for threshold type sensors:

- [u,l][nr,c,nc] upper non-recoverable, upper critical, upper non-critical, lower non-recoverable, lower critical, lower non-critical uc, lc upper critical, lower critical

Event triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the *Generic Event/Reading Type Code* or *Sensor Type Code* tables in the *Intelligent Platform Management Interface Specification Second Generation Version 2.0*, depending on whether the sensor event/reading type is generic or a sensor-specific response.

#### 4. Assertion/Deassertion

Assertion and de-assertion indicators reveal the type of events this sensor generates:

- As: Assertion
- De: De-assertion

#### 5. Readable Value/Offsets

- Readable value indicates the type of value returned for threshold and other nondiscrete type sensors.
- Readable offsets indicate the offsets for discrete sensors that are readable by means of the *Get Sensor Reading* command. Unless otherwise indicated, event triggers are readable. Readable offsets consist of the reading type offsets that do not generate events.

#### 6. Event Data

Event data is the data that is included in an event message generated by the associated sensor. For threshold-based sensors, these abbreviations are used:

- R: Reading value
- T: Threshold value

#### 7. Rearm Sensors

The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically. This column indicates the type supported by the sensor. The following abbreviations are used in the comment column to describe a sensor:

- A: Auto-rearm
- M: Manual rearm
- I: Rearm by init agent

#### 8. Default Hysteresis

The hysteresis setting applies to all thresholds of the sensor. This column provides the count of hysteresis for the sensor, which can be 1 or 2 (positive or negative hysteresis).

#### 9. Criticality

Criticality is a classification of the severity and nature of the condition. It also controls the behavior of the front panel status LED.

#### 10. Standby

Some sensors operate on standby power. These sensors may be accessed and/or generate events when the main (system) power is off, but AC power is present.

# 6.3.3 BMC System Management Health Monitoring

The BMC tracks the health of each of its IPMI sensors and report failures by providing a "BMC FW Health" sensor of the IPMI 2.0 sensor type Management Subsystem Health with support for the Sensor Failure offset. Only assertions should be logged into the SEL for the Sensor Failure offset. The sensor number of the failed sensor is provided in event data byte 2, as per the *IPMI 2.0 Specification*. The BMC Firmware Health sensor asserts for any sensor when 10 consecutive sensor errors are read. These are not standard sensor events (that is, threshold crossings or discrete assertions). These are BMC Hardware Access Layer (HAL) errors like I<sup>2</sup>C NAKs or internal errors while attempting to read a register. If a successful sensor read is completed, the counter resets to zero.

## **IPMI Sensor Characteristics**

- a. Event reading type code: 6Fh (Sensor specific)
- b. Sensor type code: 28h (Management Subsystem Health)
- c. Rearm type: Auto

If this sensor is implemented, then the following sensor-specific offsets are supported.

#### Table 17. Supported BMC FW Health Sensor Offsets

Offset	Description	Event Logging
04h	Sensor failure	Assertion and deassertion

#### 6.3.4 Processor Sensors

The BMC provides IPMI sensors for processors and associated components, such as voltage regulators and fans. The sensors are implemented on a per-processor basis.

#### Table 18. Processor Sensors

Sensor Name	Per-Processor Socket	Description
Processor Status	Yes	Processor presence and fault state
Digital Thermal Sensor	Yes	Relative temperature reading by means of PECI
Processor VRD Over-Temperature Indication	Yes	Discrete sensor that indicates a processor VRD has crossed an upper operating temperature threshold
Processor Voltage	Yes	Threshold sensor that indicates a processor power-good state
Processor Thermal Control (Prochot)	Yes	Percentage of time a processor is throttling due to thermal conditions

## 6.3.5 Thermal and Acoustic Management

This feature refers to enhanced fan management to keep the system optimally cooled while reducing the amount of noise generated by the system fans. Aggressive acoustics standards might require a trade-off between fan speed and system performance parameters that contribute to the cooling requirements, primarily memory bandwidth. The BIOS, BMC, and SDRs work together to provide control over how this trade-off is determined.

This capability requires the BMC to access temperature sensors on the individual memory DIMMs. Additionally, closed-loop thermal throttling is only supported with buffered DIMMs.

The server board offers multiple thermal and acoustic management features to maintain comprehensive thermal protection as well as intelligent fan speed control. The features can be adjusted in BIOS interface with path **BIOS** > **Advanced** > **System Acoustic and Performance Configuration**.

## 6.3.5.1 Set Throttling Mode

Select the most appropriate memory thermal throttling mechanism for memory sub-system from [Auto], [DCLTT], [SCLTT], and [SOLTT].

[Auto] – BIOS automatically detect and identify the appropriate thermal throttling mechanism based on DIMM type, airflow input, and DIMM sensor availability.

[DCLTT] – Dynamic Closed Loop Thermal Throttling: for the SOD DIMM with system airflow input.

[SCLTT] – Static Close Loop Thermal Throttling: for the SOD DIMM without system airflow input.

[SOLTT] – Static Open Loop Thermal Throttling: for the DIMMs without sensor on DIMM (SOD).

The default setting is [Auto].

#### 6.3.5.2 Altitude

Select the proper altitude that the system is distributed from [300m or less], [301m-900m], [901m-1500m], [Above 1500m] options. Lower altitude selection can lead to potential thermal risk. And higher altitude selection provides better cooling but with undesired acoustic and fan power consumption. If the altitude is known, higher altitude is recommended in order to provide sufficient cooling. The default setting is [301m – 900m].

#### 6.3.5.3 Set Fan Profile

[Performance] and [Acoustic] fan profiles are available to select. The Acoustic mode offers best acoustic experience and appropriate cooling capability covering mainstream and majority of the add-in cards. Performance mode is designed to provide sufficient cooling capability covering all kinds of add-in cards on the market. The default setting is [Performance].

#### 6.3.5.4 Fan PWM Offset

This feature is reserved for manual adjustment to the minimum fan speed curves. The valid range is from [0 to 100] which stands for 0% to 100% PWM adding to the minimum fan speed. This feature is valid when Quiet Fan Idle Mode is at Enabled state. The default setting is [0].

#### 6.3.5.5 Quiet Fan Idle Mode

This feature can be [Enabled] or [Disabled]. If enabled, the fan will either stopped or shift to a lower speed when the aggregate sensor temperatures are satisfied indicating the system is at ideal thermal/light loading conditions. When the aggregate sensor temperatures not satisfied, the fan will shift back to normal control curves. If disabled, the fan will never stopped or shift into lower fan speed whatever the aggregate sensor temperatures are satisfied or not. The default setting is [Disabled].

#### Note:

- 1. The above features may or may not be in effective depends on the actual thermal characters of a specific system.
- 2. Refer to the *Fan Control Whitepaper* for the board in third party chassis fan speed control customization.

# 6.3.6 Thermal Sensor Input to Fan Speed Control

The BMC uses various IPMI sensors as input to the fan speed control. Some of the sensors are IPMI models of actual physical sensors whereas some are "virtual" sensors whose values are derived from physical sensors using calculations and/or tabular information.

The following IPMI thermal sensors are used as input to the fan speed control:

- Front Panel Temperature Sensor<sup>1</sup>
- Baseboard Temperature Sensor<sup>2</sup>
- CPU Margin Sensors<sup>3,5,6</sup>
- DIMM Thermal Margin Sensors<sup>3,5</sup>
- Exit Air Temperature Sensor<sup>1,4,8</sup>
- PCH Temperature Sensor<sup>4,6</sup>
- On-board Ethernet Controller Temperature Sensors<sup>4,6</sup>
- Add-In Intel<sup>®</sup> SAS/IO Module Temperature Sensors<sup>4,6</sup>
- PSU Thermal Sensor<sup>4,9</sup>
- CPU VR Temperature Sensors<sup>4, 7</sup>
- DIMM VR Temperature Sensors<sup>4, 7</sup>
- Integrated BMC Temperature Sensor<sup>4, 7</sup>
- Global Aggregate Thermal Margin Sensors<sup>3, 8</sup>

#### Note:

- 1. For fan speed control in Intel<sup>®</sup> chassis
- 2. For fan speed control in third party chassis
- 3. Temperature margin from throttling threshold
- 4. Absolute temperature
- 5. PECI value
- 6. On-die sensor
- 7. On-board sensor
- 8. Virtual sensor
- 9. Available only when PSU has PMBus\*

A simple model is shown in the following figure which gives a high level graphic of the fan speed control structure creates the resulting fan speeds.




Figure 29. High-level Fan Speed Control Process

# 6.3.7 Power Supply Status\Health Sensors

The BMC supports one Power Supply Status sensor for each system power supply module. In order to track problems in which the PSU firmware is not operating to full capacity, an additional case (degraded condition if the PSU firmware is not operating to full capacity) is added to the existing Power Supply Status sensor offset definitions. This is handled by assertion of the "configuration error" offset of the PSU status sensor. These sensors are only supported for systems that use PMBus\*-compliant power supplies.

# **IPMI Sensor Characteristics**

- a. Event reading type code: 6Fh (Sensor Specific)
- b. Event sensor type code: 08h (Power Supply)
- c. Rearm type: Auto

The following sensor-specific offsets are supported.

#### Table 19. Supported Power Supply Status Sensor Offsets

Offset	Description	Event Logging
00h	Presence detected – Asserted if power supply module is present. Events are only logged for power supply presence upon changes in the presence state after AC power is applied (no events logged for initial state).	Assertion and Deassertion

Offset	Description	Event Logging
01h	Power supply failure detected – Asserted if power supply module has failed.	Assertion and
	The following codes for failure modes are put into the SEL Event Data 2 byte:	Deassertion
	<ul> <li>01h - Output voltage fault</li> </ul>	
	O3h - Output over-current fault	
	<ul> <li>04h - Over-temperature fault</li> </ul>	
	05h – Fan fault	
	The SEL Event Data 3 byte will have the contents of the associated PMBus* Status register to allow for showing multiple conditions for the event. For example, Data 3 will have the contents of the VOLTAGE_STATUS register at the time an Output Voltage fault was detected. Refer to the <i>PMBus Specification</i> for details on specific resister contents	
02h	Predictive failure – Asserted if some condition, such as failing fan, has been detected that is likely to lead to a power supply module failure.	Assertion and Deassertion
	The following codes for warning modes are put into the SEL Event Data 2 byte:	
	<ul> <li>01h - Output voltage warning</li> </ul>	
	<ul> <li>02h - Output power warning</li> </ul>	
	<ul> <li>03h - Output over-current warning</li> </ul>	
	<ul> <li>04h - Over-temperature warning</li> </ul>	
	<ul> <li>05h - Fan warning</li> </ul>	
	06h - Under-voltage warning	
	<ul> <li>07h - Input over-current warning</li> </ul>	
	<ul> <li>08h - Input over-power warning</li> </ul>	
	The SEL Event Data 3 byte will have the contents of the associated PMBus* Status register to allow for showing multiple conditions for the event. For example, Data 3 will have the contents of the VOLTAGE_STATUS register at the time an Output Voltage Warning was detected. Refer to the <i>PMBus Specification</i> for details on specific resister contents.	
03h	Power supply AC lost – Asserted if there is no AC power input to power supply module.	Assertion and Deassertion
06h	Configuration error – The following codes for configuration errors are put into the SEL Event Data 2 byte:	Assertion and Deassertion
	<ul> <li>01h - The BMC cannot access the PMBus* device on the PSU but its FRU device is responding.</li> </ul>	
	<ul> <li>02h - The PMBUS_REVISION command returns a version number that is not supported (only version 1.1 and 1.2 are supported for platforms covered under this FW EAS).</li> </ul>	
	<ul> <li>03h - The PMBus* device does not successfully respond to the PMBUS_REVISION command.</li> </ul>	
	<ul> <li>04h – The PSU is incompatible with one or more PSUs that are present in the system.</li> </ul>	
	05h –The PSU FW is operating in a degraded mode (likely due to a failed firmware update).	

# 6.3.8 System Event Sensor

The BMC supports a System Event sensor and logs SEL event for following events.

Offset	Description	Event Logging
02h	OEM code (Undetermined system HW failure)	Assertion and Deassertion
04h	PEF action	Assertion only

Table 20. Support System Event Sensor Offsets

For offset 2, OEM code will be logged in event data byte 2 to indicate the type of failure. Only one value will be supported at this time, but others may be added in the future. The code for this particular fault will be 0x00 (PECI access failure) and all other values reserved. Upon detection of the CPU PECI fault condition, the offset shall assert. It shall deassert upon system power cycle or system reset. Assertion of offset 02h shall contribute a "fatal" condition to the system status as reflected in the Front Panel system status LED.

# 6.4 Channel Management

This section describes the supported BMC communication interfaces:

- Host SMS interface by means of low pin count (LPC)/keyboard controller style (KCS) interface
- Host SMM interface by means of low pin count (LPC)/keyboard controller style (KCS) interface
- Intelligent Platform Management Bus (IPMB) I<sup>2</sup>C interface
- LAN interface using the IPMI-over-LAN protocols

## 6.4.1 Channel Management

Every messaging interface is assigned an IPMI channel ID by IPMI 2.0. Commands are provided to configure each channel for privilege levels and access modes. Table 21 shows the standard channel assignments:

Channel ID	Interface	Supports Sessions
0	Primary IPMB	No
1	LAN 1	Yes
2	LAN 2	Yes
3	LAN3 <sup>1</sup> (Provided by the Intel <sup>®</sup> Dedicated Server Management NIC)	Yes
4	Reserved	Yes

#### Table 21. Standard Channel Assignments

#### Intel<sup>®</sup> Server Board S2600CP and Server System P4000CP TPS Intel<sup>®</sup> Server Board S2600CP and Intel<sup>®</sup> Server System P4000CP Platform Management

Channel ID	Interface	Supports Sessions
5	USB	No
6	Secondary IPMB	No
7	SMM	No
8 – 0Dh	Reserved	-
0Eh	Self <sup>2</sup>	-
0Fh	SMS/Receive Message Queue	No

Notes:

1. Optional hardware supported by the server system.

2. Refers to the actual channel used to send the request.

#### 6.4.2 User Model

The BMC supports the IPMI 2.0 user model. 15 user IDs are supported. These 15 users can be assigned to any channel. The following restrictions are placed on user-related operations:

- 1. User names for User IDs 1 and 2 cannot be changed. These are always "" (Null/blank) and "root" respectively.
- 2. User 2 ("root") always has the administrator privilege level.
- 3. All user passwords (including passwords for 1 and 2) may be modified.
- 4. User IDs 3-15 may be used freely, with the condition that user names are unique. Therefore, no other users can be named "" (Null), "root," or any other existing user name.

#### 6.4.3 LAN Interface

The BMC implements both the IPMI 1.5 and IPMI 2.0 messaging models. These provide out-ofband local area network (LAN) communication between the BMC and the network.

Run-time determination of LAN channel capabilities can be determined by both standard IPMI defined mechanisms.

#### 6.4.3.1 IPMI 1.5 Messaging

The communication protocol packet format consists of IPMI requests and responses encapsulated in an IPMI session wrapper for authentication, and wrapped in an RMCP packet, which is wrapped in an IP/UDP packet. Although authentication is provided, no encryption is provided, so administrating some settings, such as user passwords, through this interface is not advised.

Session establishment commands are *IPMI* commands that do not require authentication or an associated session.

The BMC supports the following authentication types over the LAN interface.

- 1. None (no authentication)
- 2. Straight password/key
- 3. MD5

## 6.4.3.2 IPMI 2.0 Messaging

IPMI 2.0 messaging is built over RMCP+ and has a different session establishment protocol. The session commands are defined by RMCP+ and implemented at the RMCP+ level, not *IPMI* commands. Authentication is implemented at the RMCP+ level. RMCP+ provides link payload encryption, so it is possible to communicate private/sensitive data (confidentiality).

The BMC supports the cipher suites identified in Table 22.

		1	
ID	Authentication Algorithm	Integrity Algorithm(s)	Confidentiality Algorithm(s)
0 <sup>1</sup>	RAKP-none	None	None
1	RAKP-HMAC-SHA1	None	None
2	RAKP-HMAC-SHA1	HMAC-SHA1-96	None
3	RAKP-HMAC-SHA1	HMAC-SHA1-96	AES-CBC-128
6	RAKP-HMAC-MD5	None	None
7	RAKP-HMAC-MD5	HMAC-MD5-128	None
8	RAKP-HMAC-MD5	HMAC-MD5-128	AES-CBC-128
11	RAKP-HMAC-MD5	MD5-128	None
12	RAKP-HMAC-MD5	MD5-128	AES-CBC-128

#### Table 22. Supported RMCP+ Cipher Suites

**Note:** Cipher suite 0 defaults to callback privilege for security purposes. This may be changed by any administrator.

For user authentication, the BMC can be configured with 'null' user names, whereby password/key lookup is done based on 'privilege level only', or with non-null user names, where the key lookup for the session is determined by user name.

IPMI 2.0 messaging introduces payload types and payload IDs to allow data types other than *IPMI* commands to be transferred. IPMI 2.0 serial-over-LAN is implemented as a payload type.

Payload Type	Feature	IANA
00h	IPMI message	N/A
01h	Serial-over-LAN	N/A
02h	OEM explicit	Intel (343)
10h – 15h	Session setup	N/A

#### Table 23. Supported RMCP+ Payload Types

#### 6.4.3.3 RMCP/ASF Messaging

The BMC supports RMCP ping discovery in which the BMC responds with a pong message to an RMCP/ASF ping request. This is implemented per the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0.* 

#### 6.4.3.4 BMC LAN Channels

The BMC supports three RMII/RGMII ports that can be used for communicating with Ethernet devices. Two ports are used for communication with the on-board NICs and one is used for communication with an Ethernet PHY located on an optional add-in card (or equivalent on-board circuitry).

## 6.4.3.4.1 Baseboard NICs

The specific Ethernet controller (NIC) used on a server is platform-specific but all baseboard device options provide support for an NC-SI manageability interface. This provides a sideband high-speed connection for manageability traffic to the BMC while still allowing for a simultaneous host access to the OS if desired.

The Network Controller Sideband Interface (NC-SI) is a DMTF industry standard protocol for the side band management LAN interface. This protocol provides a fast multi-drop interface for management traffic.

The baseboard NIC(s) are connected to a single BMC RMII/RGMII port that is configured for RMII operation. The NC-SI protocol is used for this connection and provides a 100 Mb/s full-duplex multi-drop interface which allows multiple NICs to be connected to the BMC. The physical layer is based upon RMII, however RMII is a point-to-point bus whereas NC-SI allows 1 master and up to 4 slaves. The logical layer (configuration commands) is incompatible with RMII.

Multi-port baseboard NICs on some products will provide support for a dedicated management channel than can be configured to be hidden from the host and only used by the BMC. This mode of operation is configured by a BIOS setup option.

## 6.4.3.4.2 Dedicated Management Channel

An additional LAN channel dedicated to BMC usage and not available to host SW is supported by an optional add-in card. There is only a PHY device present on the add-in card. The BMC has a built-in MAC module that uses the RGMII interface to link with the card's PHY. Therefore, for this dedicated management interface, the PHY and MAC are located in different devices.

The PHY on the card connects to the BMC's other RMII/RGMII interface (that is, the one that is not connected to the baseboard NICs). This BMC port is configured for RGMII usage.

In addition to the use of an add-in card for a dedicated management channel, on systems that support multiple Ethernet ports on the baseboard, the system BIOS provides a setup option to allow one of these baseboard ports to be dedicated to the BMC for manageability purposes. When this is enabled, that port is hidden from the OS.

## 6.4.3.4.3 Concurrent Server Management Use of Multiple Ethernet Controllers

Provided the HW supports a management link between the BMC and a NIC port, the BMC FW supports concurrent OOB LAN management sessions for the following combination:

- Two on-board NIC ports
- One on-board NIC and the optional dedicated add-in management NIC.
- Two on-board NICs and optional dedicated add-in management NIC.

All NIC ports must be on different subnets for the above concurrent usage models. MAC addresses are assigned for management NICs from a pool of up to 3 MAC addresses allocated specifically for manageability. The total number of MAC addresses in the pool is dependent on the product HW constraints (for example, a board with 2 NIC ports available for manageability would have a MAC allocation pool of 2 addresses). For these channels, support can be enabled for IPMI-over-LAN and DHCP.

For security reasons, embedded LAN channels have the following default settings:

- IP Address: Static
- All users disabled

IPMI-enabled network interfaces may not be placed on the same subnet. This includes the Intel<sup>®</sup> Dedicated Server Management NIC and either of the BMC's embedded network interfaces.

Host-BMC communication over the same physical LAN connection – also known as "loopback" – is not supported. This includes "ping" operations.

On baseboards with more than two onboard NIC ports, only the first two ports can be used as BMC LAN channels. The remaining ports have no BMC connectivity.

Maximum bandwidth supported by BMC LAN channels are as follows:

- BMC LAN 1 (Baseboard NIC port) ----- 100M (10M in DC off state)
- BMC LAN 2 (Baseboard NIC port) ----- 100M (10M in DC off state)
- BMC LAN 3 (Dedicated NIC) ----- 100M

#### 6.4.3.5 Dedicated Management NIC MAC Address

Intel<sup>®</sup> Server Board S2600CP has up to seven MAC addresses assigned to it at the Intel<sup>®</sup> factory. The printed MAC address is assigned to NIC1 on the server board.

There will be seven MAC addresses assigned as follows for Intel<sup>®</sup> Server Board S2600CP4:

- NIC 1 MAC address (for OS usage)
- NIC 2 MAC address = NIC 1 MAC address + 1 (for OS usage)
- NIC 3 MAC address = NIC 1 MAC address + 2 (for OS usage)
- NIC 4 MAC address = NIC 1 MAC address + 3 (for OS usage)
- BMC LAN channel 1 MAC address = NIC1 MAC address + 4
- BMC LAN channel 2 MAC address = NIC1 MAC address + 5
- BMC LAN channel 3 (RMM) MAC address = NIC1 MAC address + 6

There will be five MAC addresses assigned as follows for Intel<sup>®</sup> Server Board S2600CP2:

- NIC 1 MAC address (for OS usage)
- NIC 2 MAC address = NIC 1 MAC address + 1 (for OS usage)
- BMC LAN channel 1 MAC address = NIC 1 MAC address + 2
- BMC LAN channel 2 MAC address = NIC 1 MAC address + 3
- BMC LAN channel 3 (RMM) MAC address = NIC1 MAC address + 4

#### 6.4.3.6 IPV6 Support

In addition to IPv4, Intel<sup>®</sup> S2600CP Server Board support IPv6 for manageability channels. Configuration of IPv6 is provided by extensions to the *IPMI Set and Get LAN Configuration Parameters* commands as well as through a Web Console IPv6 configuration web page. The BMC supports IPv4 and IPv6 simultaneously so they are both configured separately and completely independently. For example, IPv4 can be DHCP configured while IPv6 is statically configured or vice versa.

## 6.4.3.6.1 LAN Failover

The BMC FW provides a LAN failover capability such that the failure of the system HW associated with one LAN link will result in traffic being rerouted to an alternate link. This functionality is configurable by IPMI methods as well as by the BMC's Embedded UI, allowing for user to specify the physical LAN links constitute the redundant network paths or physical LAN links constitute different network paths. BMC will support only a "all or nothing" approach – that is, all interfaces bonded together, or none are bonded together.

The LAN Failover feature applies only to BMC LAN traffic. It bonds all available Ethernet devices but only one is active at a time. When enabled, if the active connection's leash is lost, one of the secondary connections is automatically configured so that it has the same IP address (the next active LAN link will be chosen randomly from the pool of backup LAN links with link status as "UP"). Traffic immediately resumes on the new active connection.

The LAN Failover enable/disable command may be sent at any time. After it has been enabled, standard *IPMI* commands for setting channel configuration that specify a LAN channel other than the first will return an error code.

Standard *IPMI* commands for getting channel configuration will return the cached settings for the inactive channels.

## 6.4.3.7 BMC IP Address Configuration

Enabling the BMC's network interfaces requires using the Set LAN Configuration Parameter command to configure LAN configuration parameter 4, *IP Address Source*.

#### 6.4.3.8 DHCP BMC Hostname

The BMC allows setting a DHCP Hostname. DHCP Hostname can be set regardless of the IP Address source configured on the BMC. But this parameter is only used if the IP Address source is set to DHCP.

#### 6.4.3.9 Address Resolution Protocol (ARP)

The BMC can receive and respond to ARP requests on BMC NICs. Gratuitous ARPs are supported, and disabled by default.

#### 6.4.3.10 Virtual Local Area Network (VLAN)

The BMC supports VLAN as defined by *IPMI 2.0 Specifications*. VLAN is supported internally by the BMC, not through switches. VLAN provides a way of grouping a set of systems together so that they form a logical network. This feature can be used to set up a management VLAN where only devices which are members of the VLAN will receive packets related to management and members of the VLAN will be isolated from any other network traffic. Please note that VLAN does not change the behavior of the host network setting, it only affects the BMC LAN communication.

LAN configuration options are now supported (by means of the Set LAN Config Parameters command, parameters 20 and 21) that allow support for 802.1Q VLAN (Layer 2). This allows VLAN headers/packets to be used for IPMI LAN sessions. VLAN ID's are entered and enabled by means of parameter 20 of the *Set LAN Config Parameters IPMI* command. When a VLAN ID

is configured and enabled, the BMC only accepts packets with that VLAN tag/ID. Conversely, all BMC generated LAN packets on the channel include the given VLAN tag/ID. Valid VLAN IDs are 1 through 4094, VLAN IDs of 0 and 4095 are reserved, per the *802.1Q VLAN Specification*. Only one VLAN can be enabled at any point in time on a LAN channel. If an existing VLAN is enabled, it must first be disabled prior to configuring a new VLAN on the same LAN channel.

Parameter 21 (VLAN Priority) of the Set LAN Config Parameters IPMI command is now implemented and a range from 0-7 will be allowed for VLAN Priorities. Please note that bits 3 and 4 of Parameter 21 are considered Reserved bits.

Parameter 25 (VLAN Destination Address) of the Set LAN Config Parameters IPMI command is not supported and returns a completion code of 0x80 (parameter not supported) for any read/write of parameter 25.

If the BMC IP address source is DHCP, then the following behavior is seen:

- If the BMC is first configured for DHCP (prior to enabling VLAN), when VLAN is enabled, the BMC performs a discovery on the new VLAN in order to obtain a new BMC IP address.
- If the BMC is configured for DHCP (before disabling VLAN), when VLAN is disabled, the BMC performs a discovery on the LAN in order to obtain a new BMC IP address.

If the BMC IP address source is Static, then the following behavior is seen:

- If the BMC is first configured for static (prior to enabling VLAN), when VLAN is enabled, the BMC has the same IP address that was configured before. It is left to the management application to configure a different IP address if that is not suitable for VLAN.
- If the BMC is configure for static (prior to disabling VLAN), when VLAN is disabled, the BMC has the same IP address that was configured before. It is left to the management application to configure a different IP address if that is not suitable for LAN.

## 6.4.3.11 Secure Shell (SSH)

Secure Shell (SSH) connections are supported for one SMASH-CLP session to the BMC.

#### 6.4.3.12 Serial-over-LAN (SOL 2.0)

The BMC supports IPMI 2.0 SOL.

IPMI 2.0 introduced a standard serial-over-LAN feature. This is implemented as a standard payload type (01h) over RMCP+.

Three commands are implemented for SOL 2.0 configuration:

- 1. Get SOL 2.0 Configuration Parameters and Set SOL 2.0 Configuration Parameters: These commands are used to get and set the values of the SOL configuration parameters. The parameters are implemented on a per-channel basis.
- 2. *Activating SOL:* This command is not accepted by the BMC. It is sent by the BMC when SOL is activated to notify a remote client of the switch to SOL.

3. Activating a SOL session requires an existing IPMI-over-LAN session. If encryption is used, it should be negotiated when the IPMI-over LAN session is established. SOL sessions are only supported on serial port 1 (COM1).

## 6.4.3.13 Platform Event Filter (PEF)

The BMC includes the ability to generate a selectable action, such as a system power-off or reset, when a match occurs to one of a configurable set of events. This capability is called *Platform Event Filtering,* or PEF. One of the available PEF actions is to trigger the BMC to send a LAN alert to one or more destinations.

The BMC supports 20 PEF filters. The first twelve entries in the PEF filter table are preconfigured (but may be changed by the user). The remaining entries are left blank, and may be configured by the user.

Event Filter Number	Offset Mask	Events
1	Non-critical, critical and non- recoverable	Temperature sensor out of range
2	Non-critical, critical and non- recoverable	Voltage sensor out of range
3	Non-critical, critical and non- recoverable	Fan failure
4	General chassis intrusion	Chassis intrusion (security violation)
5	Failure and predictive failure	Power supply failure
6	Uncorrectable ECC	BIOS
7	POST error	BIOS: POST code error
8	FRB2	Watchdog Timer expiration for FRB2
9	Policy Correction Time	Node Manager
10	Power down, power cycle, and reset	Watchdog timer
11	OEM system boot event	System restart (reboot)
12	Drive Failure, Predicted Failure	Hot Swap Controller

#### Table 24. Factory Configured PEF Table Entries

Additionally, the BMC supports the following PEF actions:

- Power off
- Power cycle
- Reset
- OEM action
- Alerts

The "Diagnostic interrupt" action is not supported.

#### 6.4.3.14 LAN Alerting

The BMC supports sending embedded LAN alerts, called SNMP PET (Platform Event traps), and SMTP email alerts. The BMC supports a minimum of four LAN alert destinations.

# 6.4.3.14.1 SNMP Platform Event Traps (PETs)

This feature enables a target system to send SNMP traps to a designated IP address by means of LAN. These alerts are formatted per the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0.* A MIB file associated with the traps is provided with the BMC firmware to facilitate interpretation of the traps by external software.

The format of the MIB file is covered under RFC 2578.

## 6.4.3.15 Alert Policy Table

Associated with each PEF entry is an alert policy that determines which IPMI channel the alert is to be sent. There is a maximum of 20 alert policy entries. There are no pre-configured entries in the alert policy table because the destination types and alerts may vary by user. Each entry in the alert policy table contains four bytes for a maximum table size of 80 bytes.

#### 6.4.3.15.1 E-mail Alerting

The Embedded Email Alerting feature allows the user to receive e-mails alerts indicating issues with the server. This allows e-mail alerting in an OS-absent (for example, Pre-OS and OS-Hung) situation. This feature provides support for sending e-mail by means of SMTP, the Simple Mail Transport Protocol as defined in Internet RC 821. The e-mail alert provides a text string that describes a simple description of the event. SMTP alerting is configured using the embedded web server.

## 6.4.3.16 SM-CLP (SM-CLP Lite)

SMASH refers to Systems Management Architecture for Server Hardware. SMASH is defined by a suite of specifications, managed by the DMTF, that standardize the manageability interfaces for server hardware. CLP refers to Command Line Protocol. SM-CLP is defined by the Server Management Command Line Protocol Specification (SM-CLP) ver1.0, which is part of the SMASH suite of specifications. The specifications and further information on SMASH can be found at the DMTF website (<u>http://www.dmtf.org/</u>).

The BMC provides an embedded "lite" version of SM-CLP that is syntax-compatible but not considered fully compliant with the DMTF standards.

#### 6.4.3.17 Embedded Web Server

BMC Base manageability provides an embedded web server and an OEM-customizable web GUI which exposes the manageability features of the BMC base feature set. It is supported over all on-board NICs that have management connectivity to the BMC as well as an optional dedicated add-in management NIC. At least two concurrent web sessions from up to two different users is supported. The embedded web user interface shall support the following client web browsers:

- 1. Microsoft Internet Explorer 7.0\*
- 2. Microsoft Internet Explorer 8.0\*
- 3. Microsoft Internet Explorer 9.0\*
- 4. Mozilla Firefox 3.0\*
- 5. Mozilla Firefox 3.5\*
- 6. Mozilla Firefox 3.6\*

The embedded web user interface supports strong security (authentication, encryption, and firewall support) since it enables remote server configuration and control. Embedded web server uses ports #80 and #443. The user interface presented by the embedded web user interface

shall authenticate the user before allowing a web session to be initiated. Encryption using 128bit SSL is supported. User authentication is based on user id and password.

The GUI presented by the embedded web server authenticates the user before allowing a web session to be initiated. It presents all functions to all users but grays-out those functions that the user does not have privilege to execute. (For example, if a user does not have privilege to power control, then the item shall be displayed in grey-out font in that user's UI display). The web GUI also provides a launch point for some of the advanced features, such as KVM and media redirection. These features are grayed out in the GUI unless the system has been updated to support these advanced features.

Additional features supported by the web GUI includes:

- Presents all the Basic features to the users.
- Power on/off/reset the server and view current power state.
- Displays BIOS, BMC, ME, and SDR version information.
- Display overall system health.
- Configuration of various IPMI over LAN parameters for both IPv4 and IPv6
- Configuration of alerting (SNMP and SMTP).
- Display system asset information for the product, board, and chassis.
- Display of BMC-owned sensors (name, status, current reading, enabled thresholds), including color-code status of sensors.
- Provides ability to filter sensors based on sensor type (Voltage, Temperature, Fan, and Power supply related)
- Automatic refresh of sensor data with a configurable refresh rate.
- On-line help.
- Display/clear SEL (display is in easily understandable human readable format).
- Supports major industry-standard browsers (Microsoft Internet Explorer\* and Mozilla Firefox\*).
- The GUI session automatically times-out after a user-configurable inactivity period. By default, this inactivity period is 30 minutes.
- Embedded Platform Debug feature Allow the user to initiate a "diagnostic dump" to a file that can be sent to Intel<sup>®</sup> for debug purposes.
- Virtual Front Panel. The Virtual Front Panel provides the same functionality as the local front panel. The displayed LEDs match the current state of the local panel LEDs. The displayed buttons (for example, power button) can be used in the same manner as the local buttons.
- Display of ME sensor data. Only sensors that have associated SDRs loaded will be displayed.
- Ability to save the SEL to a file.
- Ability to force HTTPS connectivity for greater security. This is provided through a configuration option in the UI.
- Display of processor and memory information as is available over IPMI over LAN.
- Ability to get and set Node Manager (NM) power policies.
- Display of power consumed by the server.
- Ability to view and configure VLAN settings.
- Warn user the reconfiguration of IP address will cause disconnect.
- Capability to block logins for a period of time after several consecutive failed login attempts. The lock-out period and the number of failed logins that initiates the lock-out period are configurable by the user.
- Server Power Control Ability to force into Setup on a reset.

# 6.4.3.18 Virtual Front Panel

- Virtual Front Panel is the module present as "Virtual Front Panel" on the left side in the embedded web server when "remote Control" tab is clicked.
- Main Purpose of the Virtual Front Panel is to provide the front panel functionality virtually.
- Virtual Front Panel (VFP) will mimic the status LED and Power LED status and Chassis ID alone. It is automatically in sync with BMC every 40 seconds.
- For any abnormal status LED state, Virtual Front Panel will get the reason behind the abnormal or status LED changes and displayed in VFP side.
- As Virtual Front Panel uses the *Chassis Control* command for power actions. It will not log the Front button press event since Logging the front panel press event for Virtual Front Panel press will mislead the administrator.
- For Reset by Virtual Front Panel, the reset will be done by a *Chassis Control* command.
- For Reset by Virtual Front Panel, the restart cause will be because of *Chassis Control* command.
- During Power action, Power button/Reset button should not accept the next action until current Power action is complete and the acknowledgment from BMC is received.
- EWS will provide a valid message during Power action until it completes the current Power action.
- The VFP does not have any effect on whether the front panel is locked by *Set Front Panel Enables* command.
- The chassis ID LED provides a visual indication of a system being serviced. The state of the chassis ID LED is affected by the following actions:
- Toggled by turning the chassis ID button on or off.
- There is no precedence or lock-out mechanism for the control sources. When a new request arrives, previous requests are terminated. For example, if the chassis ID button is pressed, then the chassis ID LED changes to solid on. If the button is pressed again, then the chassis ID LED turns off.
- Note that the chassis ID will turn on because of the original chassis ID button press and will reflect in the Virtual Front Panel after VFP sync with BMC. Virtual Front Panel will not reflect the chassis LED software blinking by software command as there is no mechanism to get the chassis ID Led status.
- Only Infinite chassis ID ON/OFF by software command will reflect in EWS during automatic/manual EWS sync up with BMC.
- Virtual Front Panel help should available for virtual panel module.
- At present, NMI button in VFP is disabled. It can be used in future.

# 6.4.3.19 Embedded Platform Debug

The Embedded Platform Debug feature supports capturing low-level diagnostic data (applicable MSRs, PCI config-space registers, and so on). This feature allows a user to export this data into a file that is retrievable by the embedded web GUI, as well as through host and remote IPMI methods, for the purpose of sending to an Intel engineer for an enhanced debugging capability. The files are compressed, encrypted, and password protected. The file is not meant to be viewable by the end user but rather to provide additional debugging capability to an Intel<sup>®</sup> support engineer.

# 6.4.3.20 Data Center Management Interface (DCMI)

The *DCMI Specification* is an emerging standard that is targeted to provide a simplified management interface for Internet Portal Data Center (IPDC) customers. It is expected to become a requirement for server platforms which are targeted for IPDCs. DCMI is an IPMI-

based standard that builds upon a set of required IPMI standard commands by adding a set of DCMI-specific *IPMI OEM* commands. Intel<sup>®</sup> Server Platforms will be implementing the mandatory DCMI features in the BMC firmware (DCMI 1.1 Errata 1 compliance). Please refer to *DCMI 1.1 Errata 1 Specification* for details. Only mandatory commands will be supported. No support for optional *DCMI* commands. Optional power management and SEL roll over feature is not supported. DCMI Asset tag will be independent of baseboard FRU asset Tag.

## 6.4.3.21 Lightweight Directory Authentication Protocol (LDAP)

The Lightweight Directory Access Protocol (LDAP) is an application protocol supported by the BMC for the purpose of authentication and authorization. The BMC user connects with an LDAP server for login authentication. This is only supported for non-IPMI logins including the embedded web UI and SM-CLP. IPMI users/passwords and sessions are not supported over LDAP.

LDAP can be configured (IP address of LDAP server, port, and so on) by the BMC's Embedded Web UI. LDAP authentication and authorization is supported over the any NIC configured for system management. The BMC uses a standard Open LDAP implementation for Linux\*.

Only open LDAP is supported by BMC. Microsoft Windows\* and Novell\* LDAP are not supported.

# 6.5 Advanced Management Feature Support

This section explains the advanced management features supported by the BMC firmware.

## 6.5.1 Enabling Advanced Management Features

The *Advanced* management features are to be delivered as part of the BMC FW image. The BMC's baseboard SPI flash contains code/data for both the *Basic* and *Advanced* features. An optional add-in card Intel<sup>®</sup> RMM4 lite is used as the activation mechanism. When the BMC FW initializes, it attempts to access the Intel<sup>®</sup> RMM4 lite. If the attempt to access Intel<sup>®</sup> RMM4 lite is successful, then the BMC activates the *Advanced* features.

*Advanced* manageability features are supported over all NIC ports enabled for server manageability. This includes baseboard NICs as well as the LAN channel provided by the optional Dedicated NIC add-in card.

RMM4 is comprised of two boards – RMM4 lite and the optional Dedicated Server Management NIC (DMN). If the optional Dedicated Server Management NIC is not used then the traffic can only go through the onboard Integrated BMC-shared NIC and share network bandwidth with the host system.

Manageability Hardware	Benefits
Intel <sup>®</sup> Integrated BMC	Comprehensive IPMI based base manageability features
Intel <sup>®</sup> Remote Management Module 4 – Lite Package contains one module – 1- Key for advance Manageability features.	No dedicated NIC for management Enables KVM and media redirection by onboard NIC
Intel <sup>®</sup> Remote Management Module 4 Package includes two modules – 1 - key for advance features 2 - Dedicated NIC (1Gbe) for management	Dedicated NIC for management traffic, KVM and media Redirection.

#### Table 25. Enabling Advanced Management Features

## 6.5.2 Keyboard, Video, Mouse (KVM) Redirection

The BMC firmware supports keyboard, video, and mouse redirection (KVM) over LAN. This feature is available remotely from the embedded web server as a Java applet. This feature is only enabled when the Intel<sup>®</sup> RMM4 lite is present. The client system must have a Java Runtime Environment (JRE) version 6.0 or later to run the KVM or media redirection applets.

The BMC supports an embedded KVM application (*Remote Console*) that can be launched from the embedded web server from a remote console. USB1.1 or USB 2.0 based mouse and keyboard redirection are supported. It is also possible to use the KVM-redirection (KVM-r) session concurrently with media-redirection (media-r). This feature allows a user to interactively use the keyboard, video, and mouse (KVM) functions of the remote server as if the user were physically at the managed server.

KVM redirection console support the following keyboard layouts: English, Dutch, French, German, Italian, Russian, and Spanish.

KVM redirection includes a "soft keyboard" function. The "soft keyboard" is used to simulate an entire keyboard that is connected to the remote system. The "soft keyboard" functionality supports the following layouts: English, Dutch, French, German, Italian, Russian, and Spanish. The KVM-redirection feature automatically senses video resolution for best possible screen capture and provides high-performance mouse tracking and synchronization. It allows remote viewing and configuration in pre-boot POST and BIOS setup, once BIOS has initialized video. Other attributes of this feature include:

- 1. Encryption of the redirected screen, keyboard, and mouse
- 2. Compression of the redirected screen.
- 3. Ability to select a mouse configuration based on the OS type.
- 4. Supports user definable keyboard macros.

KVM redirection feature supports the following resolutions and refresh rates:

- 640x480 at 60Hz, 72Hz, 75Hz, 85Hz, 100Hz
- 800x600 at 60Hz, 72Hz, 75Hz, 85Hz
- 1024x768 at 60Hx, 72Hz, 75Hz, 85Hz
- 1280x960 at 60Hz
- 1280x1024 at 60Hz
- 1600x1200 at 60Hz
- 1920x1080 (1080p),

- 1920x1200 (WUXGA)
- 1650x1080 (WSXGA+)

#### 6.5.2.1 Force-enter BIOS Setup

KVM redirection can present an option to force-enter BIOS Setup. This enables the system to enter F2 setup while booting which is often missed by the time the remote console redirects the video.

#### 6.5.3 Media Redirection

The embedded web server provides a Java applet to enable remote media redirection. This may be used in conjunction with the remote KVM feature, or as a standalone applet.

The media redirection feature is intended to allow system administrators or users to mount a remote IDE or USB CD-ROM, floppy drive, or a USB flash disk as a remote device to the server. Once mounted, the remote device appears just like a local device to the server, allowing system administrators or users to install software (including operating systems), copy files, update BIOS, and so on, or boot the server from this device.

The following capabilities are supported:

- The operation of remotely mounted devices is independent of the local devices on the server. Both remote and local devices are useable in parallel.
- Either IDE (CD-ROM, floppy) or USB devices can be mounted as a remote device to the server.
- It is possible to boot all supported operating systems from the remotely mounted device and to boot from disk IMAGE (\*.IMG) and CD-ROM or DVD-ROM ISO files. See the *Tested/supported Operating System List* for more information.
- Media redirection supports redirection for both a virtual CD device and a virtual Floppy/USB device concurrently. The CD device may be either a local CD drive or else an ISO image file; the Floppy/USB device may be either a local Floppy drive, a local USB device, or else a disk image file.
- The media redirection feature supports multiple encryption algorithms, including RC4 and AES. The actual algorithm that is used is negotiated with the client based on the client's capabilities.
- A remote media session is maintained even when the server is powered-off (in standby mode). No restart of the remote media session is required during a server reset or power on/off. An BMC reset (for example, due to an BMC reset after BMC FW update) will require the session to be re-established
- The mounted device is visible to (and useable by) managed system's OS and BIOS in both pre-boot and post-boot states.
- The mounted device shows up in the BIOS boot order and it is possible to change the BIOS boot order to boot from this remote device.
- It is possible to install an operating system on a bare metal server (no OS present) using the remotely mounted device. This may also require the use of KVM-r to configure the OS during install.

USB storage devices will appear as floppy disks over media redirection. This allows for the installation of device drivers during OS installation.

If either a virtual IDE or virtual floppy device is remotely attached during system boot, both the virtual IDE and virtual floppy are presented as bootable devices. It is not possible to present only a single-mounted device type to the system BIOS.

# 6.6 Intel<sup>•</sup> Intelligent Power Node Manager (NM)

Power management deals with requirements to manage processor power consumption and manage power at the platform level to meet critical business needs. Node Manager (NM) is a platform resident technology that enforces power capping and thermal-triggered power capping policies for the platform. These policies are applied by exploiting subsystem knobs (such as processor P and T states) that can be used to control power consumption. NM enables data center power management by exposing an external interface to management software through which platform policies can be specified. It also implements specific data center power management usage models such as power limiting, and thermal monitoring.

**Note**: Support for NM is product-specific. This section details how NM would be supported on products that provide this capability.

The NM feature is implemented by a complementary architecture utilizing the ME, BMC, BIOS, and an ACPI-compliant OS. The ME provides the NM policy engine and power control/limiting functions (referred to as Node Manager or NM) while the BMC provides the external LAN link by which external management software can interact with the feature. The BIOS provides system power information utilized by the NM algorithms and also exports ACPI Source Language (ASL) code used by OS-Directed Power Management (OSPM) for negotiating processor P and T state changes for power limiting. PMBus\*-compliant power supplies provide the capability to monitoring input power consumption, which is necessary to support NM.

# 6.6.1 Hardware Requirements

NM is supported only on platforms that have the NM FW functionality loaded and enabled on the Management Engine (ME) in the SSB and that have a BMC present to support the external LAN interface to the ME. NM power limiting features requires a means for the ME to monitor input power consumption for the platform. This capability is generally provided by means of PMBus\*-compliant power supplies although an alternative model using a simpler SMBus\* power monitoring device is possible (there is potential loss in accuracy and responsiveness using non-PMBus\* devices). The NM SmaRT/CLST feature does specifically require PMBus\*-compliant power supplies as well as additional hardware on the baseboard.

# 6.6.2 Features

NM provides feature support for policy management, monitoring and querying, alerts and notifications, and an external interface protocol. The policy management features implement specific IT goals that can be specified as policy directives for NM. Monitoring and querying features enable tracking of power consumption. Alerts and notifications provide the foundation for automation of power management in the data center management stack. The external interface specifies the protocols that must be supported in this version of NM.

# 6.6.3 ME Firmware Update

On server platforms, the ME FW uses a single operational image with a limited-functionality recovery image. In order to upgrade an operational image, a boot to recovery image must be performed. Unlike on Xeon 5500/5600 based platforms, the ME FW does not support an IPMI update mechanism except for the case that the system is configured with a dual-ME (redundant) image. In order to conserve flash space, which the ME FW shares with BIOS, the systems only support a single ME image. For this case, ME update is only supported by means of BIOS performing a direct update of the flash component. The recovery image only provides the basic functionality that is required to perform the update; therefore other ME FW features are not functional therefore when the update is in progress.

# 6.6.4 SmaRT/CLST

The power supply optimization provided by SmaRT/CLST relies on a platform HW capability as well as ME FW support. When a PMBus\*-compliant power supply detects insufficient input voltage, an overcurrent condition, or an over-temperature condition, it will assert the SMBAlert# signal on the power supply SMBus\* (that is, the PMBus\*). Through the use of external gates, this results in a momentary assertion of the PROCHOT# and MEMHOT# signals to the processors, thereby throttling the processors and memory. The ME FW also sees the SMBAlert# assertion, queries the power supplies to determine the condition causing the assertion, and applies an algorithm to either release or prolong the throttling, based on the situation.

System power control modes include:

- 1. SmaRT: Low AC input voltage event; results in a onetime momentary throttle for each event to the maximum throttle state
- 2. Electrical Protection CLST: High output energy event; results in a throttling hiccup mode with fixed maximum throttle time and a fix throttle release ramp time.
- 3. Thermal Protection CLST: High power supply thermal event; results in a throttling hiccup mode with fixed maximum throttle time and a fix throttle release ramp time.

When the SMBAlert# signal is asserted, the fans will be gated by HW for a short period (~100ms) to reduce overall power consumption. It is expected that the interruption to the fans will be of short enough duration to avoid false lower threshold crossings for the fan tach sensors; however, this may need to be comprehended by the fan monitoring FW if it does have this side-effect.

ME FW will log an event into the SEL to indicate when the system has been throttled by the SmaRT/CLST power management feature. This is dependent on ME FW support for this sensor. Please refer *ME FW EPS* for SEL log details.

## 6.6.4.1 Dependencies on PMBus\*-compliant Power Supply Support

The SmaRT/CLST system feature depends on functionality present in the ME NM SKU. This feature requires power supplies that are compliant with the *PMBus*\* *Specification rev1.2*.

# 6.7 EU Lot 6 Mode

The European Union has set forth a stringent standby power consumption target for systems that are used as primary computing devices in office environments. Owing to the fact in office environments, pedestal servers are being used more and more as workstations and that Value servers could make their way into Home servers, this solution is being requested for some pedestal servers. HW support for EU Lot6 will only be available for specific pedestal products.

In order to meet the standby power requirements for EU Lot6, it is necessary to remove power to the BMC, along with other components, when in the S5 state. As this operational mode impacts system feature support, the user has the option of enabling and disabling this mode by the BIOS setup screen utility.

BIOS is responsible for enabling/disabling the system hardware for EU Lot6 operation. It notifies the BMC of the current state. The BMC saves the state in persistent store and uses it to control special EU Lot6 internal processing during boot, sensor monitoring, and so on as needed.

Wake-on-LAN (WOL) is not supported in EU Lot6 mode.

## 6.7.1 Impact to System Features

The following system features are lost or impacted when EU Lot6 mode is enabled:

- Increased boot time (~15-20s) when system is DC power cycled.
  - This is due to the fact that both the BMC and BIOS are booting at the same time when the system is powered on (to S0 state). BIOS will need to allow extra time for the BMC to initialize to the point where it can communicate with BIOS.

**Note**: Even when EU Lot6 is not enabled and the system is AC cycled, this increased boot time is applicable if a user immediately attempts to power the system up (for example, pressing the power button), as in this case both the BMC and BIOS are booting at the same time.

- No LAN manageability when on standby, and therefore no remote OOB power on by BMC.
- No support for SOL or KVM for monitoring the entire boot process.
  - Since BMC is initializing at the same time as BIOS, it will not be possible to have an SOL or KVM session established from the beginning of the system boot.
- FP status LED will behave differently (it will be off when on standby) rather than showing fault conditions present at the time the system was powered down.
- No beep code due to uninstalled CPU.
- No monitoring of any sensors when on standby.
- No detection/logging of any ThermTrip faults.
  - These result as the system is shutdown by HW so BMC will not be available to detect that they occurred.
- Sensor monitoring after DC power-on will be delayed by the time it takes BMC to initialize its sensor subsystem (~15 to 20s), possibly losing SEL events or failing to provide correct FP LED status LED indication.

**Note**: This delay occurs on each AC cycle even when EU Lot6 mode is disabled.

Chassis intrusion not detected when in standby

# 7. Intel<sup>®</sup> Server Board S2600CP Connector/Header Locations and Pin-outs

# 7.1 Power Connectors

## 7.1.1 Main Power Connector

Main server board power is supplied by one 12-pin power connector. The connector is labeled as "MAIN PWR" on the left bottom of the server board. The following tables provide the pin-out for "MAIN PWR" connector.

Pin	Signal name	Pin	Signal name
1	P3V3	13	P3V3
2	P3V3	14	N12V
3	GND	15	GND
4	P5V	16	FM_PS_EN_PSU_N
5	GND	17	GND
6	P5V	18	GND
7	GND	19	GND
8	PWRGD_PS_PWROK_PSU_R1	20	NC_PS_RES_TP
9	P5V_STBY_PSU	21	P5V
10	P12V	22	P5V
11	P12V	23	P5V
12	P3V3	24	GND

#### Table 26. Main Power Connector Pin-out

# 7.1.2 CPU Power Connectors

On the server board are two white 8-pin CPU power connectors labeled "CPU\_1 PWR" and "CPU\_2 PWR". The following table provides the pin-out for both connectors.

#### Table 27. CPU\_1 Power Connector Pin-out

Pin	Signal name	Pin	Signal name
1	GND	5	P12V1
2	GND	6	P12V1
3	GND	7	P12V3A
4	GND	8	P12V3A

#### Table 28. CPU\_2 Power Connector Pin-out

Pin	Signal name	Pin	Signal name
1	GND	5	P12V2
2	GND	6	P12V2
3	GND	7	P12V3B
4	GND	8	P12V3B

# 7.2 Front Panel Header and Connectors

The server board includes several connectors that provide various possible front panel options. This section provides a functional description and pin-out for each connector.

# 7.2.1 Front Panel Header

Included on the left edge of the server board is a 30-pin header consists of a 24-pin SSI compatible front panel header and a 4-pin header to support optional NIC3/4 LEDs. The 24-pin SSI front panel header provides various front panel features including:

- Power/Sleep Button
- System ID Button
- NMI Button
- NIC Activity LEDs
- Hard Drive Activity LEDs
- System Status LED
- System ID LED

The following table provides the pin-out for this 30-pin header.

Pin	Signal name	Pin	Signal name
1	P3V3_AUX	2	P3V3_AUX
3	Key	4	P5V_STBY
5	FP_PWR_LED_BUF_N	6	FP_ID_LED_BUF_N
7	P3V3	8	FP_LED_STATUS_GREEN_BUF_N
9	LED_HDD_ACTIVITY_N	10	FP_LED_STATUS_AMBER_BUF_N
11	FP_PWR_BTN_N	12	LED_NIC_LINK0_ACT_BUF_N
13	GND	14	LED_NIC_LINK0_LNKUP_BUF_N
15	FP_RST_BTN_N	16	SMB_SENSOR_3V3STBY_DATA
17	GND	18	SMB_SENSOR_3V3STBY_CLK
19	FP_ID_BTN_N	20	FP_CHASSIS_INTRUSION
21	PU_FM_SIO_TEMP_SENSOR	22	LED_NIC_LINK1_ACT_BUF_N
23	FP_NMI_BTN_N	24	LED_NIC_LINK1_LNKUP_BUF_N
25	<empty pin=""></empty>	26	<empty pin=""></empty>
27	LED_NIC_LINK2_ACT_FP_N	28	LED_NIC_LINK3_ACT_FP_N
29	LED_NIC_LINK2_LNKUP_FP_N	30	LED_NIC_LINK3_LNKUP_FP_N

# 7.2.2 Front Panel USB Connector

The server board includes a 10-pin connector, that when cabled, can provide up to two USB ports to a front panel. The following table provides the connector pin-out:

Pin	Signal Name	Pin	Signal Name
1	P5V_USB_FP	2	P5V_USB_FP
3	USB2_P13_F_DN	4	USB2_P11_F_DN
5	USB2_P13_F_DP	6	USB2_P11_F_DP
7	GND	8	GND
9	KEY	10	NA

#### Table 30. Front Panel USB Connector Pin-out

# 7.2.3 Local Control Panel Connector

The server board includes a 7-pin connector that is used when the system is configured with the Intel<sup>®</sup> Local Control Panel with LCD support. The following table provides the pin-out for this connector.

Pin	Signal Name	Pin	Signal Name
1	SMB_SENSOR_3V3STBY_DATA	2	GND
3	SMB_SENSOR_3V3STBY_CLK	4	P3V3_AUX
5	FM_LCP_ENTER_N	6	FM_LCP_LEFT_N
7	FM_LCP_RIGHT_N		

#### Table 31. Local Front Panel Connector Pin-out

# 7.3 On Board Storage Connectors

The server board provides connectors for support of several storage device options. This section provides a functional overview and pin-out of each connector.

## 7.3.1 SATA Connectors: 6Gbps

The server board includes two white single port SATA only connectors capable of transfer rates of up to 6Gb/s. The following table provides the pin-out for both connectors.

Pin	Signal Name
1	GND
2	SATA_TX_P
3	SATA_TX_N
4	GND
5	SATA_RX_N
6	SATA_RX_P
7	GND

#### Table 32. SATA 6Gbps Connector Pin-out

## 7.3.2 SATA Connectors: 3Gbps

The server board includes four black single port SATA only connectors capable of transfer rates of up to 3Gb/s. The following table provides the pin-out for both connectors.

Pin	Signal Name
1	GND
2	SATA_TX_P
3	SATA_TX_N
4	GND
5	SATA_RX_N
6	SATA_RX_P
7	GND

#### Table 33. SATA 3Gbps Connector Pin-out

## 7.3.3 SATA SGPIO Connector

SGPIO uses a 5pin header. This is to incorporate a ground conductor as an SI improvement over previous generation products. Based on measurement data, **add the ground** indication is strongly recommended. The 5pin connector will be consistent with other HSBPs, in this way cable commonality is improved.

Pin	Signal Name	
1	SCLK	
2	SLOAD	
3	GND	
4	SDATAOUT0	
5	SDATAOUT1	

#### Table 34. SATA SGPIO Connector Pin-out

#### 7.3.4 SAS Connectors

The server board includes eight SAS/SATA connectors. By default, only the connectors labeled from "SAS\_0" to "SAS\_3" are enabled and support transfer rates of up to 3Gb/s. The connectors labeled from "SAS\_4" to "SAS\_7" are only enabled when an optional Intel<sup>®</sup> RAID C600 Upgrade Key is installed. The following tables provide the pin-out for each connector.

#### Table 35. SAS/SATA Connector Pin-out

Pin	Signal Name	
1	GND	
2	SATA_TX_P	
3	SATA_TX_N	
4	GND	
5	SATA_RX_N	
6	SATA_RX_P	
7	GND	

## 7.3.5 SAS SGPIO Connectors

#### Table 36. SAS SGPIO Connector Pin-out

Pin	Signal Name	Pin	Signal Name
1	CLOCK	2	LOAD
3	GND	4	DATAOUT
5	DATAIN		

#### 7.3.6 Intel<sup>®</sup> RAID C600 Upgrade Key Connector

The server board provides one connector to support Intel<sup>®</sup> RAID C600 Upgrade Key. The Intel<sup>®</sup> RAID C600 Upgrade Key is a small PCB board that enables different versions of RAID 5 software stack and/or upgrade from SATA to SAS storage functionality. The pin configuration of connector is identical and defined in the following table.

#### Table 37. Intel<sup>®</sup> RAID C600 Upgrade Key Connector Pin-out

Pin	Signal Name	
1	GND	
2	FM_PBG_DYN_SKU_KEY	
3	GND	
4	FM_SSB_SAS_SATA_RAID_KEY	

## 7.3.7 HSBP\_I<sup>2</sup>C Header

## Table 38. HSBP\_I<sup>2</sup>C Header Pin-out

Pin	Signal Name	
1	SMB_HSBP_3V3STBY_DATA	
2	GND	
3	SMB_HSBP_3V3STBY_CLK	

#### 7.3.8 HDD LED Header

The server board includes a 2-pin hard drive activity LED header used with some SAS/SATA controller add-in cards. The header has the following pin-out.

#### Table 39. HDD LED Header Pin-out

Pin	Signal Name	Pin	Signal Name
1	LED_HDD_ACT_N	2	NA

## 7.3.9 Internal Type- A USB Connector

The server board includes one internal Type-A USB connector. The following table provides the pin-out for this connector.

#### Table 40. Type-A USB Connector Pin-out

Pin	Signal Name	Pin	Signal Name
1	P5V	2	USB2_P2_F_DN
3	USB2_P2_F_DP	4	GND

#### 7.3.10 Internal eUSB SSD Header

The server board includes one 10-pin internal eUSB header with an intended usage of supporting USB SSD devices. The following table provides the pin-out for this connector.

Pin	Signal Name	Pin	Signal Name
1	5V	2	NC
3	USB2_PCH_P12_DN	4	NC
5	USB2_PCH_P12_DP	6	NC
7	GND	8	NC
9	Key	10	LED_HDD_ACT_ZEPHER_N

# 7.4 Management and Security Connectors

### 7.4.1 RMM4\_Lite Connector

A 7-pin Intel® RMM4 Lite connector is included on the server board to support the optional Intel® Remote Management Module 4. There is no support for third-party management cards on this server board.

Pin	Signal Name	Pin	Signal Name
1	P3V3_AUX	2	DI
3	KEY	4	CLK
5	DO	6	GND
7	CS_N	8	GND

#### Table 42. RMM4\_Lite Connector Pin-out

### 7.4.2 RMM4\_NIC Connector

Pin	Signal Name	Pin	Signal Name
1	3V3_AUX	2	MDIO
3	3V3_AUX	4	MDC
5	GND	6	TXD_0
7	GND	8	TXD_1
9	GND	10	TXD_2
11	GND	12	TXD_3
13	GND	14	TX_CTL
15	GND	16	RX_CTL
17	GND	18	RXD_0
19	GND	20	RXD_1
21	GND	22	RXD_2
23	GND	24	RXD_3
25	GND	26	TX_CLK
27	GND	28	RX_CLK
29	GND	30	PRESENT#

#### Table 43. RMM4\_NIC Connector Pin-out

### 7.4.3 TPM Connector

#### Table 44. TPM Connector Pin-out

Pin	Signal Name	Pin	Signal Name
1	Key	2	LPC_LAD<1>
3	LPC_LAD<0>	4	GND
5	IRQ_SERIAL	6	LPC_FRAME_N
7	P3V3	8	GND
9	RST_IBMC_NIC_N_R2	10	CLK_33M_TPM
11	LPC_LAD<3>	12	GND
13	GND	14	LPC_LAD<2>

### 7.4.4 PMBus\* Connector

#### Table 45. PMBus\* Connector Pin-out

Pin	Signal name
1	SMB_PMBUS_CLK_R
2	SMB_PMBUS_DATA_R
3	IRQ_SML1_PMBUS_ALERT_RC_N
4	GND
5	P3V3

### 7.4.5 Chassis Intrusion Header

The server board includes a 2-pin chassis intrusion header which can be used when the chassis is configured with a chassis intrusion switch. The header has the following pin-out.

#### Table 46. Chassis Intrusion Header Pin-out

Header State	Description
Pins 1 and 2 closed	FM_INTRUDER_HDR_N is pulled HIGH. Chassis cover is closed.
Pins 1 and 2 open	FM_INTRUDER_HDR_N is pulled LOW. Chassis cover is removed.

### 7.4.6 IPMB Connector

#### Table 47. IPMB Connector Pin-out

Pin	Signal Name
1	SMB_IPMB_5VSTBY_DATA
2	GND
3	SMB_IPMB_5VSTBY_CLK
4	P5V_STBY

### 7.5 FAN Connectors

The server board provides support for nine fans. Seven of them are system cooling fans, two of them are CPU fans.

#### 7.5.1 System FAN Connectors

The six system cooling fan connectors near the front edge of the board are 6-Pin connectors; the one system cooling fan near edge of the board is a 4-Pin connectors. Following table provides the pin-out for all system fan connectors.

#### Table 48. 6-pin System FAN Connector Pin-out

Pin	Signal Name
1	GND
2	12V
3	TACH
4	PWM
5	PRSNT
6	FAULT

Pin	Signal Name
1	GND
2	12V
3	TACH
4	PWM

#### Table 49. 4-pin System FAN Connector Pin-out

### 7.5.2 CPU FAN Connector

The two CPU fan connectors are 4-pin fan connectors. Following table provides the pin-out for CPU fan connectors.

#### Table 50. CPU FAN Connector Pin-out

Pin	Signal Name	
1	GND	
2	12V	
3	TACH	
4	PWM	

### 7.6 Serial Port and Video Connectors

The server board includes two serial port connectors.

### 7.6.1 Serial Port A Connector (DB9)

Serial-A is an external RJ45 type connector and has the following pin-out configuration.

#### Table 51. Serial Port A Connector Pin-out

Р	in	Signal Name	Pin	Signal Name
	1	SPA_DCD	2	SPA_SIN
3	3	SPA_SOUT_N	4	SPA_DTR
Ę	5	GND	6	SPA_DSR
7	7	SPA_RTS	8	SPA_CTS
ę	9	SPA_RI		

### 7.6.2 Serial Port B Connector

Serial-B is an internal 10-pin DH-10 connector and has the following pin-out.

#### Table 52. Serial Port B Connector Pin-out

Pin	Signal Name	Pin	Signal Name
1	SPA_DCD	2	SPA_DSR
3	SPA_SIN	4	SPA_RTS
5	SPA_SOUT_N	6	SPA_CTS
7	SPA_DTR	8	SPA_RI
9	GND		

### 7.6.3 Video Connector

The following table details the pin-out definition of the external VGA connector.

Pin	Signal Name
1	CRT_RED
2	CRT_GREEN
3	CRT_BLUE
4	N/C
5	GND
6	GND
7	GND
8	GND
9	P5V
10	GND
11	NC
12	CRT_DDCDATA
13	CRT_HSYNC
14	CRT_VSYNC
15	CRT_DDCCLK

#### Table 53. Video Connector Pin-out details





Figure 30. Video Connector Pin-out

**Note**: Intel Corporation server boards support peripheral components and can contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel<sup>®</sup>'s own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel<sup>®</sup> developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of its published operating or non-operating limits.

# 8. Intel<sup>®</sup> Server Board S2600CP Jumper Blocks

The server boards have several 3-pin jumper blocks that you can use to configure, protect, or recover specific features of the server boards.

The following symbol identifies Pin 1 on each jumper block on the silkscreen: ▼





Jumper Name	Pins	System Results			
	1-2	Pins 1-2 should be connected for normal system operation. (Default)			
J1D3: BIOS Recovery	2-3	The main system BIOS does not boot with pins 2-3 connected. The system only boot from EFI-bootable recovery media with a recovery BIOS image present.			
J1D2: BIOS 1-2		These pins should have a jumper in place for normal system operation. (Default)			
Default (that is, CMOS Clear)	2-3	If pins 2-3 are connected when AC power unplugged, the CMOS settings clear in 5 seconds. Pins 2-3 should not be connected for normal system operation.			
J1E3: ME	1-2 ME Firmware Force Update Mode – Disabled (Default)				
Force Update	2-3	ME Firmware Force Update Mode – Enabled			
J1E4: BMC	1-2	2 BMC Firmware Force Update Mode – Disabled (Default)			

Jumper Name	Pins	System Results			
Force Update	2-3	BMC Firmware Force Update Mode – Enabled			
	1-2	These pins should have a jumper in place for normal system operation. (Default)			
J1F1: Password Clear	2-3	To clear administrator and user passwords, power on the system with pins 2-3 connected. The administrator and user passwords clear in 5-10 seconds after power on. Pins 2-3 should not be connected for normal system operation.			

## 8.1 BIOS Default (a.k.a CMOS Clear) and Password Reset Usage Procedure

The BIOS Default (that is, CMOS Clear) and Password Reset recovery features are designed such that the desired operation can be achieved with minimal system downtime. The usage procedure for these two features has changed from previous generation Intel<sup>®</sup> server boards. The following procedure outlines the new usage model.

### 8.1.1 Set BIOS to default (Clearing the CMOS)

To clear the CMOS, perform the following steps:

- 1. Power down the server. Do not unplug the power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the reset/clear position (covering pins 2 and 3).
- 4. Wait five seconds.
- 5. Remove AC power.
- 6. Move the jumper back to the default position (covering pins 1 and 2).
- 7. Close the server chassis.
- 8. Power up the server.

The CMOS is now cleared and can be reset by going into the BIOS setup.

**Note:** Removing AC power before performing the CMOS clear operation causes the system to automatically power up and immediately power down, after the procedure is followed and AC power is re-applied. If this happens, remove the AC power cord again, wait 30 seconds, and re-install the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the preferred settings.

### 8.1.2 Clearing the Password

To clear the password, perform the following steps:

- 1. Power down the server. Do not unplug the power cord.
- 2. Open the chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the password clear position (covering pins 2 and 3).
- 4. Close the server chassis.
- 5. Power up the server and wait 10 seconds or until POST completes.
- 6. Power down the server.

- 7. Open the chassis and move the jumper back to the default position (covering pins 1 and 2).
- 8. Close the server chassis.
- 9. Power up the server.

The password is now cleared and can be reset by going into the BIOS setup.

# 8.2 Integrated BMC Force Update Procedure

When performing the standard Integrated BMC firmware update procedure, the update utility places the Integrated BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event the Integrated BMC firmware update process fails due to the Integrated BMC not being in the proper update state, the server board provides an Integrated BMC Force Update jumper, which forces the Integrated BMC into the proper update state. The following procedure should be completed in the event the standard Integrated BMC firmware update process fails.

- 1. Power down and remove the AC power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3).
- 4. Close the server chassis.
- 5. Reconnect the AC cord and power up the server.
- 6. Perform the Integrated BMC firmware update procedure as documented in the README.TXT file that is included in the given Integrated BMC firmware update package. After successful completion of the firmware update process, the firmware update utility may generate an error stating that the Integrated BMC is still in update mode.
- 7. Power down and remove the AC power cord.
- 8. Open the server chassis.
- 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2).
- 10. Close the server chassis.
- 11. Reconnect the AC cord and power up the server.

**Note:** Normal Integrated BMC functionality is disabled with the Force Integrated BMC Update jumper set to the enabled position. The server should never be run with the Integrated BMC Force Update jumper set in this position. This jumper setting should only be used when the standard firmware update process fails. This jumper should remain in the default/disabled position when the server is running normally.

# 8.3 ME Force Update Jumper

When performing the standard ME force update procedure, the update utility places the ME into an update mode, allowing the ME to load safely onto the flash device. In the unlikely event ME firmware update process fails due to ME not being in the proper update state, the server board provides an Integrated BMC Force Update jumper, which forces the ME into the proper update state. The following procedure should be completed in the event the standard ME firmware update process fails.

- 1. Power down and remove the AC power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3).
- 4. Close the server chassis.
- 5. Reconnect the AC cord and power up the server.
- 6. Perform the ME firmware update procedure as documented in the README.TXT file that is included in the given ME firmware update package (same package as BIOS).
- 7. Power down and remove the AC power cord.
- 8. Open the server chassis.
- 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2).
- 10. Close the server chassis.
- 11. Reconnect the AC cord and power up the server.

## 8.4 BIOS Recovery Jumper

The BIOS Recovery process can be initiated by setting the BIOS Recovery jumper. The recovery media must contain the following files under the root directory:

- 1. RML.ROM
- 2. UEFI iFlash32 11.0 Build 8 (including ipmi.efi )
- 3. \*Rec.CAP
- 4. BIOS.nsh (update accordingly to use proper \*Rec.CAP file)

BIOS starts the recovery process by first loading and booting to the recovery image file (RML.ROM) on the root directory of the recovery media (USB flash drive). This process takes place before any video or console is available. Once the system boots to this recovery image file, it will boot automatically into EFI shell to invoke the BIOS.nsh script and start the flash update application (IFlash32.efi). IFlash32.efi requires the supporting BIOS Capsule image file (\*Rec.CAP). After the update is complete, there will be a message displayed stating that the "BIOS has been updated successfully" indicating the recovery process is finished.The User should then switch the recovery jumper back to normal operation and restart the system by performing a power cycle.

The following steps demonstrate this recovery process:

- 1. Power OFF the system.
- 2. Insert recovery media.


- 3. Switch the recovery jumper. Details regarding the jumper ID and location can be obtained from the Board EPS for that Platform.
- 4. Power ON the system.
- 5. The BIOS POST screen will appear displaying the progress and system automatically boots to the EFI SHELL.
- 6. BIOS.nsh file executes, and initiates the flash update (IFlash32.efi) with new capsule file (\*Rec.CAP). The regular IFlash message will be displayed at the end of the process, once the flash update succeeds.
- 7. Power OFF the system, and revert the recovery jumper position to "normal operation".
- 8. Power ON the system.
- 9. Do \*NOT\* interrupt the BIOS POST during the first boot.

# 9. Intel<sup>®</sup> Light Guided Diagnostics

Both server boards have several onboard diagnostic LEDs to assist in troubleshooting boardlevel issues. This section provides a description of the location and function of each LED on the server boards.

# 9.1 5-volt Stand-by LED

Several server management features of these server boards require a 5-V stand-by voltage supplied from the power supply. The features and components that require this voltage must be present when the system is powered-down. The LED is illuminated when AC power is applied to the platform and 5-V stand-by voltage is supplied to the server board by the power supply.




AF003862

Figure 32. 5-volt Stand-by Status LED Location

# 9.2 Fan Fault LEDs

Fan fault LEDs are present for the two CPU fans and the one rear system fan. The fan fault LEDs illuminate when the corresponding fan has fault.



AF003863

Figure 33. Fan Fault LED's Location

# 9.3 DIMM Fault LEDs

The server board provide memory fault LED for each DIMM socket. These LEDs are located as shown in the following figure. The DIMM fault LED illuminates when the corresponding DIMM slot has memory installed and a memory error occurs.





Figure 34. DIMM Fault LED's Location

# 9.4 System ID LED, System Status LED, and POST Code Diagnostic LEDs

The server boards provide LEDs for system ID, system status and POST code. These LEDs are located in the rear I/O area of the server board as shown in the following figure:



AF	003	864

Callout	Description
A	System Status LED
В	System ID LED
LSB 1 2 3 4 5 6 MSB	POST Code Diagnostic LEDs

#### Figure 35. Location of System Status, System ID, and POST Code Diagnostic LEDs

### 9.4.1 System ID LED

- You can illuminate the blue System ID LED using either of the following two mechanisms:
  - By pressing the System ID Button on the system front control panel, the ID LED displays a solid blue color until the button is pressed again.
  - By issuing the appropriate hex IPMI "Chassis Identify" value, the ID LED will either blink blue for 15 seconds and turn off or will blink indefinitely until the appropriate hex IPMI Chassis Identify value is issue to turn it off.

### 9.4.2 System Status LED

The bi-color (green/amber) System Status LED operates as follows:

Green ~1 Hz blink Degraded System degraded: 1. Redundancy loss such as prassociated platform sub-system of the system of the sy	is present and BMC has booted and
1. Redundancy loss such as p associated platform sub-sys	
<ul> <li>more than minimum number</li> <li>Non-critical threshold crosser temp), voltage, input power main power rail from power (Therm Ctrl) sensors.</li> <li>Power supply predictive fails supply configuration was predised by the installed.</li> <li>Correctable Errors over a the DIMM (memory sparing). The has spared DIMMs indicatin Corresponding DIMM LED I</li> <li>In mirrored configuration, with system loses memory redures.</li> <li>Battery failure.</li> <li>BMC executing in uBoot. (In Blinking at 3Hz). System in BMC uBoot is running but he Linux*. Server will be in this while it pulls the Linux* in again (Index and a graded state (no management)).</li> </ul>	alled memory (more than 1 DIMM meshold and migrating to a spare his indicates that the user no longer ng a redundancy lost condition. lit. hen memory mirroring takes place and ndancy. hdicated by Chassis ID blinking at degraded state (no manageability). has not transferred control to BMC is state 6-8 seconds after BMC reset ge into flash ated by Chassis ID solid ON). System ngeability). Control has been passed nux* itself. It will be in this state for he BMC. r configuration error is asserted.

#### Table 55. System Status LED

Color	State	Criticality	Description
Amber	~1 Hz blink	Non-critical	<ol> <li>Non-fatal alarm – system is likely to fail:         <ol> <li>Critical threshold crossed – Voltage, temperature (including HSBP temp), input power to power supply, output current for main power rail from power supply and PROCHOT (Therm Ctrl) sensors.</li> <li>VRD Hot asserted.</li> <li>Minimum number of fans to cool the system not present or failed.</li> <li>Hard drive fault.</li> <li>Power Unit Redundancy sensor – Insufficient resources offset (indicates not enough power supplies present).</li> </ol> </li> </ol>
			<ol> <li>In non-sparing and non-mirroring mode if the threshold of correctable errors is crossed within the window.</li> </ol>
Amber	Solid on	Critical, non- recoverable	Fatal alarm – system has failed or shutdown: 1. CPU CATERR signal asserted.
			2. MSID mismatch detected (CATERR also asserts for this case).
			3. CPU 1 is missing.
			4. CPU ThermalTrip.
			5. No power good – power fault.
			<ol> <li>DIMM failure when there is only 1 DIMM present and hence no good memory present.</li> </ol>
			7. Runtime memory uncorrectable error in non-redundant mode <sup>1</sup> .
			8. DIMM Thermal Trip or equivalent.
			9. SSB Thermal Trip or equivalent.
			10. CPU ERR2 signal asserted.
			<ol> <li>BMC\Video memory test failed. (Chassis ID shows blue/solid-on for this condition).</li> </ol>
			<ol> <li>Both uBoot BMC FW images are bad. (Chassis ID shows blue/solid-on for this condition).</li> </ol>
			13. 240VA fault
Off	N/A	Not ready	AC power off

Note:

\* When the server is powered down (transitions to the DC-off state or S5), the BMC is still on standby power and retains the sensor and front panel status LED state established before the power-down event. If the system status is normal when the system is powered down (the LED is in a solid green state), the system status LED is off.

### 9.4.3 POST Code Diagnostic LEDs

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the given POST code to the POST code diagnostic LEDs on the back edge of the server boards. To assist in troubleshooting a system hang during the POST process, you can use the diagnostic LEDs to identify the last POST process executed.

A. Diagnostic LED #7 (MSB LED)	E. Diagnostic LED #3
B. Diagnostic LED #6	F. Diagnostic LED #2
C. Diagnostic LED #5	G. Diagnostic LED #1
D. Diagnostic LED #4	H. Diagnostic LED #0 (LSB LED)

# 10. Intel<sup>®</sup> Server System P4000CP Front Control Panel and Back Panel

Intel<sup>®</sup> Server System P4000CP family include a Front Control Panel on the front of the system providing push button system controls, LED indicators for several system features and additional system I/O features. The front panel is identical across different options of Intel<sup>®</sup> Server System P4000CP family. Intel<sup>®</sup> Server System P4000CP family provide two different back panel, supporting 550-W fixed power supply and 750-W redundant power supply. This section describes the features and functions of the front panel and back panel.

# 10.1 Front Control Panel Overview

This Front Control Panel conforms to *SSI Specification* with one exception that up to 4 LAN act/link LEDs are supported. The common front panel can support either the standard SSI 2x12 cable interconnect (2 LAN ports) or an Intel customized 2x15 cable interconnect (4 LAN ports).

The Front Control Panel has the following features:

- Power button with integrated power LED (green)
- System ID with integrated ID LED (blue)
- System Status LED (green/amber)
- System Reset button
- HDD activity LED
- 4 NIC activity/link LEDs
- NMI button
- Two USB ports

### 10.1.1 Front Control Panel LED/Button Functionality

The following figure shows the layout of Front Control Panel:




Figure 36. Front Control Panel LED/Button Arragement

**ID Button with integrated ID LED** – Toggles the integrated ID LED and the Blue server board ID LED on and off. The ID LED is used to identify the system for maintenance when installed in a rack of similar server systems. The ID LED can also be toggled on and off remotely using the *IPMI Chassis Identify* command which will cause the LED to blink for 15 seconds.

**NMI Button** – When the NMI button is pressed, it puts the server in a halt state and issues a non-maskable interrupt (NMI). This can be useful when performing diagnostics for a given issue where a memory download is necessary to help determine the cause of the problem. To prevent an inadvertent system halt, the actual NMI button is located behind the Front Control Panel faceplate where it is only accessible with the use of a small tipped tool like a pin or paper clip.

**Network Activity LEDs (NIC LED)** – The Front Control Panel includes an activity LED indicator for each on-board Network Interface Controller (NIC). When a network link is detected, the LED will turn on solid. The LED will blink once network activity occurs at a rate that is consistent with the amount of network activity that is occurring.

System Reset Button – When pressed, this button will reboot and re-initialize the system.

**System Status LED** – The System Status LED is a bi-color (Green/Amber) indicator that shows the current health of the server system. The system provides two locations for this feature; one is located on the Front Control Panel, the other is located on the back edge of the server board, viewable from the back of the system. Both LEDs are tied together and will show the same state. The System Status LED states are driven by the on-board platform management subsystem.

**System Power Button with power LED** – Toggles the system power on and off. This button also functions as a sleep button if enabled by an ACPI compliant operating system. Pressing this button will send a signal to the Integrated BMC, which will either power on or power off the system. The integrated LED is a single color (Green) and is capable of supporting different indicator states as defined in the following table.

State	Power Mode	LED	Description	
Power-off	Non-ACPI	Off	System power is off, and the BIOS has not initialized the chipset.	
Power-on	Non-ACPI	On	System power is on	
S5	ACPI	Off	Mechanical is off, and the operating system has not saved any context to the hard disk.	
S4	ACPI	Off	Mechanical is off. The operating system has saved context to the hard disk.	
S3-S1	ACPI	Slow blink <sup>1</sup>	DC power is still on. The operating system has saved context and gone into a level of low-power state.	
S0	ACPI	Steady on	System and the operating system are up and running.	

### Table 57. Power/Sleep LED Functional States

**HDD Activity LED** - The drive activity LED on the front panel indicates drive activity from the on-board hard disk controllers. The server board also provides a header giving access to this LED for add-in controllers.

**USB Ports** – In addition, the front panel provides two USB ports. The USB ports are cabled to the 2x5 connector on the server board.

### 10.1.2 Front Control Panel LED Status


The following table provides a description of each LED status.

LED	Color	Condition	What It Means
Power/Sleep	Green	On	Power on or S0 sleep.
	Green	Blink	S1 sleep or S3 standby only for workstation baseboards.
		Off	Off (also sleep S4/S5 modes).
	Green	On	System ready/No alarm.
	Green	Blink	System ready, but degraded: redundancy lost such as PS or fan failure; non-critical temp/voltage threshold; battery failure; or predictive PS failure.
Status	Amber	On	Critical alarm: Voltage, thermal, or power fault; CPU missing; insufficient power unit redundancy resource offset asserted.
	Amber	Blink	Non-Critical failure: Critical temp/voltage threshold; VDR hot asserted; min number fans not present or failed.
		Off	AC power off: System unplugged. AC power on: System powered off and in standby, no prior degraded/non-critical/critical state.
	Green	Blink	HDD access.
Global HDD Activity		Off	No access and no fault.
	Green	On	LAN link
LAN 1-4 Activity/Link	Green	Blink	LAN access.
Activity/cirik		Off	Idle.
	Blue	On	Front panel chassis ID button pressed.
Chassis Identification	Blue	Blink	Unit selected for identification by software.
		Off	No identification.

#### Table 58. Front Control Panel LED Status


# 10.2 Back Panel Overview

The following figure shows the layout of Back Panel with 550-W fixed power supply and 750-W redundant power supplies.



А	Power Supply	F	Serial-B Port (Optional)
В	IO Connectors	G	Kensington* Cable Lock Mounting Hole
С	RMM4 NIC Port (Optional)	Н	Padlock Loop
D	Add in PCI-e cards	Ι	RMM4 NIC Port (Optional)
Е	Power Connector		

Figure 37. Back Panel Layout with 550-W Fixed PSU



А	Power Supply	G	Add in PCI-e cards	
В	Power Connector	Н	Serial-B Port (Optional)	
С	Power Connector	Ι	Kensington* Cable Lock Mounting Hole	
D	Power Supply	J	Padlock Loop	
Е	IO Connectors	Κ	RMM4 NIC Port (Optional)	
F	RMM4 NIC Port (Optional)			

Figure 38. Back Panel Layout with 750-W Redundant PSUs

# 11. Intel<sup>®</sup> Server System P4000CP Storage and Peripheral Drive Bays

The Intel<sup>®</sup> Server System P4000CP product family has support for many storage device options, including:

- Hot Swap 2.5" Hard Disk Drives
- Hot Swap 3.5" Hard Disk Drives
- SAS Expender Option
- SATA Optical Drive
- eUSB Solid State Device (eUSB SSD)

Support for different storage and peripheral device options will vary depending on the system SKU. This section will provide an overview of each available option.

## 11.1 2.5" Hard Disk Drive Support

The Intel<sup>®</sup> Server System P4208CP4MHGC support 8x2.5" drive configuration. The drive bay can support either SATA or SAS hard disk drives. Mixing of drive types within the hard drive bay is not supported. Hard disk drive type is dependent on the type of host bus controller used, SATA only or SAS. Each 2.5" hard disk drive is mounted to a drive tray, allowing for hot swap extraction and insertion. Drive trays have a latching mechanism that is used to extract and insert drives from the chassis, and lock the tray in place.




Figure 39. 2.5" Hard Disk Drive Cage

Light pipes integrated into the drive tray assembly direct light emitted from Amber drive status and Green activity LEDs located next to each drive connector on the backplane, to the drive tray faceplate, making them visible from the front of the system.



Table 59. 2.5" Hard Disk Drive Status LED States

Off No access and no fault		No access and no fault
Amber	Amber Solid On Hard Drive Fault has occurred	
	Blink	RAID rebuild in progress (1 Hz), Identify (2 Hz)

Table 60. 2.5	" Hard Disk Drive	Activity LED States

	Condition	Drive Type	Behavior
	Power on with no drive activity	SAS	LED stays on
	Fower on with no drive activity	SATA	LED stays off
	Power on with drive activity	SAS	LED blinks off when processing a command
Green		SATA	LED blinks on when processing a command
	Power on and drive spun down	SAS	LED stays off
		SATA	LED stays off
	Dower on and drive eninning up	SAS	LED blinks
	Power on and drive spinning up	SATA	LED stays off

### 11.1.1 2.5" Drive Hot-Swap Backplane Overview

The 8x2.5" backplane is attached to the back of the 8x2.5" drive bay assembly. On the front side of each backplane are mounted eight hard disk drive interface connectors (A), each providing both power and I/O signals to attached hard disk drives.





Figure 40. 2.5" Backplane, Front Side

There are several connectors on the backside of each backplane. The following illustration identifies each of them:



Label	Description		
А	I <sup>2</sup> C -Out cable connector for multi-backplane support		
В	4-port Mini-SAS cable connectors		
С	I <sup>2</sup> C -In cable connector (From Server board or other backplane)		
D	Power connector		

Figure 41. 2.5" Backplane, Back Side

A,  $C - I^2C$  Cable Connectors – The backplane includes two cable connectors used as a management interface between the server board and the installed backplanes. In systems configured with multiple backplanes, a short jumper cable is attached between backplanes, with connector B used on the first board and connector D used on the second board, extending the manageability to each installed backplane.

**B** – Multi-port Mini-SAS Cable Connectors – The backplane includes two multi-port mini-SAS cable connectors, each providing I/O signals for four SAS/SATA hard drives on the backplane. Cables can be routed from matching connectors on the server board, add-in SAS/SATA RAID cards, or optionally installed SAS expander cards.

D – Power Harness Connector – The backplane includes a 2x2 connector supplying power to the backplane. Power is routed to each installed backplane by a multi-connector power cable harness from the server board.

**Note**: The two SATA 6G connectors from ACHI (white connectors) on server board are not recommended to connect to the 8x2.5" backplane. The LED indicators on the front side of the 8x2.5" drive bay will not light up if used as such.

### 11.1.2 Cypress\* CY8C22545 Enclosure Management Controller

The backplanes support enclosure management using a Cypress\* CY8C22545 Programmable System-on-Chip (PSoC\*) device. The CY8C22545 drives the hard drive activity/fault LED, hard drive present signal, and controls hard drive power-up during system power-on.

# 11.2 3.5" Hard Disk Drive Support

The Intel<sup>®</sup> Server System P4308CP4MHEN and P4308CP4MHGC support 8x3.5" drive configuration. The drive bay can support either SATA or SAS hard disk drives. Mixing of drive types within the hard drive bay is not supported. Hard disk drive type is dependent on the type of host bus controller used, SATA only or SAS. Each 3.5" hard disk drive is mounted to a drive tray, allowing for hot swap extraction and insertion. Drive trays have a latching mechanism that is used to extract and insert drives from the chassis, and lock the tray in place.




Figure 42. 3.5" Hard Disk Drive Cage

Light pipes integrated into the drive tray assembly direct light emitted from Amber drive status and Green activity LEDs located next to each drive connector on the backplane, to the drive tray faceplate, making them visible from the front of the system.



Off No access and no fault		No access and no fault
Amber Solid On Hard Drive Fault has occurred		Hard Drive Fault has occurred
	Blink	RAID rebuild in progress (1 Hz), Identify (2 Hz)

	Condition	Drive Type	Behavior
	Power on with no drive activity	SAS	LED stays on
		SATA	LED stays off
	Power on with drive activity	SAS	LED blinks off when processing a command
Green		SATA	LED blinks on when processing a command
	Power on and drive spun down	SAS	LED stays off
		SATA	LED stays off
	Dowor on and drive onigning up	SAS	LED blinks
	Power on and drive spinning up	SATA	LED stays off

Table 62. 3.5" Hard Disk Drive Activity LED States

### 11.2.1 3.5" Drive Hot-Swap Backplane Overview

The backplane mount to the back of the drive bay assembly. On the front side the back plane are mounted eight hard disk drive interface connectors (A), each providing both power and I/O signals to the attached hard disk drives.





Figure 43. 3.5" Backplane, Front Side

On the backside of each backplane are several connectors. The following illustration identifies each:



Label	Description	
А	Reserved	
В	Power connector	
С	4-port mini-SAS connectors	
D	I <sup>2</sup> C connector	

Figure 44. 3.5" Backplane, Back Side

A – Reserved

B – Power Harness Connector – The backplane includes a 2x2 connector supplying power to the backplane. Power is routed to the backplane by a power cable harness from the server board.

**C** – 4-port Mini-SAS Connectors – The backplane includes two or three multi-port mini-SAS cable connectors, each providing I/O signals for four SAS/SATA hard drives on the backplane. Cables can be routed from matching connectors on the server board, add-in SAS/SATA RAID cards, or optionally installed SAS expander cards. Each mini-SAS connector will include a silk-screen identifying which drives the connector supports; Drives 0-3 and Drives 4-7.

 $\mathbf{D} - I^2 C$  Cable Connectors – A cable connector used as a management interface to the server board.

**Note**: The two SATA 6G connectors from ACHI (white connectors) on server board are not recommended to connect to the 8X3.5 backplane. The LED indicators on the front side of the 8X3.5" drive bay will not light up if used as such.

### 11.2.2 Cypress\* CY8C22545 Enclosure Management Controller

The backplanes support enclosure management using a Cypress\* CY8C22545 Programmable System-on-Chip (PSoC\*) device. The CY8C22545 drives the hard drive activity/fault LED, hard drive present signal, and controls hard drive power-up during system power-on.

# 11.3 SAS Expander Card Option RS2CV240

The expander card RS2CV240 is an optional accessory that can support more than eight 2.5" hard disk drives. The expander card can be mounted directly behind the drive bay assembly as shown in the following illustration.




Figure 45. Internal SAS Expander Installation

The following diagrams are used to help identify the mini-SAS connectors found on the SAS expander cards. Care should be taken when connecting connectors from the SAS expander to the connectors on the backplane because each connector is pre-programmed at the factory to provide specific drive identification mapping. Improper connections may provide undesirable drive mappings.




Figure 46. Internal 24-Port SAS Expander Card

Each connector on the SAS expander card can be used as a "cable in" (SAS Controller to SAS Expander) or "cable out" (SAS Expander to Hot Swap Backplane) type connector.

**Note**: Current SCU controller design limitations prevent any hard drive attached to a SAS expander card from being a boot device when all SCU connectors are attached to the SAS expander card.

For storage configurations that require utilizing a hard disk drive as the boot device, the system must be cabled as follows to ensure a boot device is found and for contiguous drive mapping (0-16).

- The SCU port 0-3 (labeled as "SAS 0" through "SAS 3") connector on the server board is cabled to the first mini-SAS connector on the hot swap backplane.
- The SCU port 4-7 (labeled as "SAS 4" through "SAS 7") connector on the server board is cabled to Connector A on the SAS expander card.
- Cables from the SAS Expander to the hot swap backplane must be connected in order from connector B to connector F.

# 11.4 Optical Drive Support

The Intel<sup>®</sup> Server System P4000CP includes support three 5.25" optical drive bays. The optical drives can be installed to one of the three drive bays as illustrated below.

**Note**: The data cables from optical drives are recommended to connect to the two SATA 6G connectors (white connectors) on the server board.





Figure 47. Optical Drive

# 11.5 Low Profile eUSB SSD Support

The system provides support for a low profile eUSB SSD storage device. A 2mm 2x5-pin connector labeled "eUSB SSD" is used to plug these small flash storage devices.



#### Figure 48. eUSB SSD Support

eUSB features include:

- Two wire small form factor Universal Serial Bus 2.0 (Hi-Speed USB) interface to host.
- Read Speed up to 35 MB/s and write Speed up to 24 MB/s.
- Capacity range from 256GB to 32GB.
- Support USB Mass Storage Class requirements for Boot capability.

# 12. Intel<sup>®</sup> Server System P4000CP Thermal Management

The Intel<sup>®</sup> Server System P4000CP is designed to operate at external ambient temperatures in compliance with ASHRAE class A2. Working with integrated platform management, several features within the system are designed to move air in a front to back direction, through the system and over critical components in order to prevent them from overheating and allow the system to operate with best performance.

# 12.1 Thermal Operation and Configuration Requirements

To keep the system operating within supported maximum thermal limits, the system must meet the following operating and configuration guidelines:

- Operating ambient temperature must be compliant with ASHRAE Class A2 guidance.
- All hard drive bays must be populated. Hard drive carriers either can be populated with a hard drive or supplied drive blank.
- The air duct must be installed at all times.
- In single power supply configurations, the second power supply bay must have the supplied filler blank installed at all times.
- The system top-cover must be installed at all times.

## 12.2 Thermal Management Overview

In order to maintain comprehensive thermal protection and meanwhile deliver best system acoustic as well as fan power efficiency, an intelligent Fan Speed Control (FSC) and thermal management technology (mechanism) is developed. Options reserved for end users to adjust parameter settings based on the actual system configuration and usage in BIOS interface with path: **BIOS > Advanced > System Acoustic and Performance Configuration**. Refer the following sections in order to setup the system thermally correct.

### 12.2.1 Set Throttling Mode

Select the most appropriate memory thermal throttling mechanism for memory sub-system from [Auto], [DCLTT], [SCLTT], and [SOLTT].

[Auto] – BIOS automatically detect and identify the appropriate thermal throttling mechanism based on DIMM type, airflow input, and DIMM sensor availability.

[DCLTT] – Dynamic Closed Loop Thermal Throttling: for the SOD DIMM with system airflow input

[SCLTT] – Static Close Loop Thermal Throttling: for the SOD DIMM without system airflow input

[SOLTT] – Static Open Loop Thermal Throttling: for the DIMMs without sensor on DIMM (SOD)

The default setting is [Auto].

### 12.2.2 Altitude

Select the proper altitude that the system is distributed from [300m or less], [301m-900m], [901m-1500m], [Above 1500m] options. Lower altitude selection can lead to potential thermal risk. And higher altitude selection provides better cooling but with undesired acoustic and fan

Intel<sup>®</sup> Server Board S2600CP and Server System P4000CP TPS Intel<sup>®</sup> Server System P4000CP Thermal Management

power consumption. If the altitude is known, higher altitude is recommended in order to provide sufficient cooling. The default setting is [301m – 900m].

### 12.2.3 Set Fan Profile

[Performance] and [Acoustic] fan profiles are available to select. The Acoustic mode offers best acoustic experience and appropriate cooling capability covering mainstream and majority of the add-in cards. Performance mode is designed to provide sufficient cooling capability covering all kinds of add-in cards on the market. The default setting is [Performance].

### 12.2.4 Fan PWM Offset

This feature is reserved for manual adjustment to the minimum fan speed curves. The valid range is from [0 to 100] which stands for 0% to 100% PWM adding to the minimum fan speed. This feature is valid when Quiet Fan Idle Mode is at Enabled state. The default setting is [0].

### 12.2.5 Quiet Fan Idle Mode

This feature can be [Enabled] or [Disabled]. If enabled, the fan will either stop or shift to a lower speed when the aggregate sensor temperatures are satisfied indicating the system is at ideal thermal/light loading conditions. When the aggregate sensor temperature is not satisfied, the fan will shift back to normal control curves. If disabled, the fan will never stop or shift into lower fan speed, whether the aggregate sensor temperatures are satisfied or not. The default setting is [Disabled].

**Note**: The effectiveness of the above features depends on the actual thermal characters of a specific system. Refer to specific system for additional information.

### 12.3 Intel<sup>•</sup> Server System P4308CP4MHEN

### 12.3.1 Fan and HDD Configuration

The Intel<sup>®</sup> Server System P4308CP4MHEN consists of two 120x38mm system fans and two passive CPU heatsinks providing cooling for all ingredients inside the enclosure. The two 120x38mm fans deliver different cooling capability and are not interchangeable.

All the fans are Pulse Width Modulated (PWM) 4 wire/pin compatible fans. The fan headers are connected to motherboard with below sequence. Improper connection will potentially lead to thermal risk or undesired acoustic.

- SYS FAN 1 connect to PCI fan
- SYS FAN 2 connect to Core fan
- SYS FAN 3 reserved
- SYS FAN 4 reserved
- SYS FAN 5 reserved
- SYS FAN 6 reserved
- REAR FAN reserved




Figure 49. Fixed Fans in Intel<sup>®</sup> Server Chassis

**Note**: If Quiet Fan Idle Mode is enabled, with combination of Altitude set to [300m or less] or [301m-900m] and Fan Profile set to [Acoustic] mode, the core fan will stop running when the aggregate sensor temperatures are satisfied indicating the system is at good thermal/light loading conditions. For other scenarios, the core fan will maintain a minimum RPM.

### 12.3.2 Acoustic

The Intel<sup>®</sup> Server System P4308CP4MHEN acoustic is measured with typical configuration and typical operating working conditions.

System Configuration	P4308CP4MHEN <sup>1,2</sup>	
CPU	2x 130-W	
Memory	16x DR*8	
HDD	4x3.5 Hotswap	
Add-in card	3x PCI	
Fans	2x Non redundant	
PSU	550W	
Declared Acoustic	OS idle: 4.89	
	TO1: 5.08 <sup>3</sup>	
	TO2: 5.07 <sup>4</sup>	

### Table 63. Acoustic level for Intel<sup>®</sup> Server System P4308CP4MHEN

#### Notes:

- 1. System is at or below 900m altitude and set to acoustic mode.
- 2. Quiet Fan Idle Mode is enabled.
- 3. TO1 Typical operating mode 1: processor and HDD stressed.
- 4. TO2 Typical operating mode 2: processor, memory, HDD stressed.

# 12.4 Intel<sup>•</sup> Server System P4308CP4MHGC and P4208CP4MHGC

The Intel<sup>®</sup> Server System P4308CP4MHGC and P4208CP4MHGC consist of five 80x38mm replaceable hot-swap fans providing redundant cooling for all ingredients inside the enclosure. When a single fan failed, the remaining of the four fans will adjust the fan speed to maintain sufficient system cooling. The five 80x38mm fans deliver same cooling capability and are interchangeable.

All the fans are Pulse Width Modulated (PWM) 6 wire/pin fans. The extra signals provide for fan redundancy and failure indications (Pwr, Gnd, Tach, PWM, Presence, and Failure). The fan headers are connected to motherboard with below sequence. Misconnection will potentially lead to thermal risk.

- SYS FAN 1 connect to fan 1
- SYS FAN 2 connect to fan 2
- SYS FAN 3 connect to fan 3
- SYS FAN 4 connect to fan 4
- SYS FAN 5 connect to fan 5
- SYS FAN 6 reserved
- CPU 1 FAN reserved
- CPU 2 FAN reserved
- REAR FAN reserved




Figure 50. Hot-swap Fans in Intel<sup>®</sup> Server Chassis

### 12.4.1 Acoustic

The Intel<sup>®</sup> Server System P4308CP4MHGC and P4208CP4MHGC acoustic are measured with typical configuration and typical operating working conditions.

System Configuration	P4308CP4MHGC <sup>1,2</sup>	P4208CP4MHGC <sup>1,2</sup>
CPU	2x 130-W	
Memory	16x DR*8	
HDD	4x3.5 Hotswap	4x2.5 Hotswap
Add-in card	3x PCI	
Fans	5x Redundant	5x Redundant
PSU	2x 750-W	2x 750-W
Declared Acoustic	OS idle: 4.28	OS idle: 4.28
	TO1: 4.39 <sup>3</sup>	TO1: 4.39 <sup>3</sup>
	TO2: 4.61 <sup>4</sup>	TO2: 4.61 <sup>4</sup>

#### Table 64. Acoustic level for Intel<sup>®</sup> Server System P4308CP4MHGC and P4208CP4MHGC

#### Notes:

- 1. System is at or below 900m altitude and set to acoustic mode.
- 2. Quiet Fan Idle Mode is enabled.
- 3. TO1 Typical operating mode 1: processor and HDD stressed.
- 4. TO2 Typical operating mode 2: processor, memory, HDD stressed.

# 13. Intel<sup>®</sup> Server System P4000CP Power System Options

### 13.1 Intel<sup>•</sup> Server System P4000CP Power System Options Overview

Intel<sup>®</sup> Server System P4308CP4MHEN is equipped with one 550-W power supply. Intel<sup>®</sup> Server System P4308CP4MHGC and P4208MHGC are equipped with two redundant 750-W power supplies and provide power to the motherboard through a power distribution board.

### 13.2 550-W Power Supply

This 550-W power supply specification defines a non-redundant power supply that supports pedestal entry server systems. The 550-W power supply has 7 outputs; 3.3V, 5V, 12V1, 12V2, 12V3, -12V, and 5Vsb, with no less than 550W. The power supply has an AC input and be power factor corrected.

### 13.2.1 Mechanical Overview

The power supply size is 98mm x 150mm x 160mm (H x W x D) and has a wire harness for the DC outputs. The AC plugs directly into the external face of the power supply.





Figure 51. Mechanical Drawing for 550-W Power Supply Enclosure

Intel<sup>®</sup> Server System P4000CP Power System Options Intel<sup>®</sup> Server Board S2600CP and Server System P4000CP TPS

### 13.2.1.1 550-W Power Supply Output Wire Harness

Listed or recognized component appliance wiring material (AVLV2), CN, rated min 85°C shall be used for all output wiring.





From	Length (mm)	To connector #	No of pins	Description
Power Supply cover exit hole	280	P1	24	Baseboard Power Connector
Power Supply cover exit hole	300	P2	8	Processor 0 connector
Power Supply cover exit hole	500	P3	8	Processor 1 connector
Power Supply cover exit hole	500	P4	5	SATA Peripheral Power Connector for 5.25"
Extension from P4	100	P5	5	SATA Peripheral Power Connector for 5.25"
Extension from P5	100	P6	4	Peripheral Power Connector for 5.25"
Power Supply cover exit hole	600	P7	4	1x4 Legacy HSBP Power Connector
Extension from P7	75	P8	4	1x4 Legacy HSBP Power Connector
Power Supply cover exit hole	700	P9	4	1x4 Legacy HSBP Power/Fixed HDD Adapter Connection
Extension from P9	75	P10	4	1x4 Legacy HSBP Power/Fixed HDD Adapter Connection

#### Table 65. Power Supply Cable Lengths

### 13.2.1.1.1 Main power connector (P1)

- Connector housing: 24- Pin Molex\* Mini-Fit Jr 39-01-2245 (94V2) or equivalent
- Contact: Molex\* Minifit Jr, Crimp 5556 or equivalent

#### Table 66. P1 Main Power Connector

Pin	Signal	18 awg color	Pin	Signal	18 awg color
1	+3.3 VDC	Orange	13	+3.3 VDC	Orange
2	+3.3 VDC	Orange	14	-12 VDC	Blue
3	COM	Black	15	СОМ	Black
4	+5 VDC*	Red	16	PSON#	Green
5	COM	Black	17	COM	Black
6	+5 VDC	Red	18	COM	Black
7	СОМ	Black	19	СОМ	Black
8	PWR OK	Gray	20	Reserved	N.C.
9	5VSB	Purple	21	+5 VDC	Red
10	+12V2	Yellow/Black	22	+5 VDC	Red
11	+12V2	Yellow/Black	23	+5 VDC	Red
12	+3.3 VDC	Orange	24	СОМ	Black

Note: 3.3V remote sense shall be double crimped into pin 13 if needed to meet regulation limits.

### 13.2.1.1.2 Processor/Memory Power Connector (P2)

- Connector housing: 8- Pin Molex\* 39-01-2085 (94V2) or equivalent
- Contact: Molex\*, Mini-Fit Jr, HCS, 44476-1111 or equivalent

Pin	Signal	18 awg color	Pin	Signal	18 awg color
1	СОМ	Black	5	+12V1	Yellow
2	COM	Black	6	+12V1	Yellow
3	COM	Black	7	+12V1	Yellow
4	COM	Black	8	+12V1	Yellow

#### Table 67. P2 Processor#1 Power Connector

## 13.2.1.1.3 Processor/Memory Power Connector (P3)

- Connector housing: 8- Pin Molex\* 39-01-2085 (94V2) or equivalent
- Contact: Molex\*, Mini-Fit Jr, HCS, 44476-1111 or equivalent

#### Table 68. P3 Processor#1 Power Connector

Pin	Signal	18 awg color	Pin	Signal	18 awg color
1	СОМ	Black	5	+12V2	Yellow
2	COM	Black	6	+12V2	Yellow
3	СОМ	Black	7	+12V2	Yellow
4	СОМ	Black	8	+12V2	Yellow

## 13.2.1.1.4 Peripheral Power Connectors (P6,7,8,9,10)

- Connector housing: Amp 1-480424-0 or equivalent
- Contact: Amp 61314-1 contact or equivalent

#### **Table 69. Peripheral Power Connectors**

Pin	Signal	18 AWG Color
1	+12V3	Yellow/Black
2	COM	Black
3	COM	Black
4	+5 VDC	Red

### 13.2.1.1.5 SATA Hard Drive Power Connectors (P4, P5)

- Connector housing: JWT A3811H00-5P (94V2) or equivalent
- Contact: JWT A3811TOP-0D or equivalent

#### Table 70. SATA Power Connector

Pin	Signal	18 AWG Color
1	+3.3V	Orange
2	COM	Black
3	+5VDC	Red
4	COM	Black
5	+12V2	Yellow/Black

## 13.2.2 Temperature Requirements

The power supply shall operate within all specified limits over the T<sub>op</sub> temperature range.

#### Table 71. Thermal Requirements

ltem	Description	Min	Max	Units
T <sub>op</sub>	Operating temperature range.	0	50	°C
T <sub>non-op</sub>	Non-operating temperature range.	-40	70	°C
Altitude	Maximum operating altitude.		3000	meters

## 13.2.3 AC Input Requirements

#### 13.2.3.1 Power Factor

The power supply meets the power factor requirements stated in the *Energy Star<sup>®</sup> Program Requirements for Computer Servers*. These requirements are stated below.

#### Table 72. Power Factor Requirements for Computer Servers

Output power	20% load	50% load	100% load
Power factor	0.8	0.9	0.95

Tested at 230Vac, 50Hz and 60Hz and 115VAC, 60Hz.

Tested according to *Generalized Internal Power Supply Efficiency Testing Protocol Rev 6.4.3*. This is posted at <u>http://efficientpowersupplies.epri.com/methods.asp</u>.

### 13.2.3.2 AC Inlet Connector

The AC input connector is an IEC 320 C-14 power inlet. This inlet is rated for 10A/250VAC.

#### 13.2.3.3 AC Input Voltage Specification

The power supply operates within all specified limits over the following input voltage range. Harmonic distortion of up to 10% of the rated line voltage does not cause the power supply to go out of specified limits. Application of an input voltage below 85VAC does not cause damage to the power supply, including a blown fuse.

Parameter	Min	Rated	Vmax	Start up vac	Power off vac
Voltage (110)	90 V <sub>rms</sub>	100-127 V <sub>rms</sub>	140 V <sub>rms</sub>	85VAC +/- 4VAC	70VAC +/- 5VAC
Voltage (220)	180 Vrms	200-240 V <sub>rms</sub>	264 V <sub>rms</sub>		
Frequency	47 Hz	50/60	63 Hz		

#### Table 73. AC Input Voltage Range

Notes:

1. Maximum input current at low input voltage range shall be measured at 90VAC, at maximum load.

Maximum input current at high input voltage range shall be measured at 180VAC, at maximum load.
 This requirement is not to be used for determining agency input current markings.

## 13.2.3.4 AC Line Dropout/Holdup

An AC line dropout is defined to be when the AC input drops to 0VAC at any phase of the AC line for any length of time. During an AC dropout, the power supply meets dynamic voltage regulation requirements. An AC line dropout of any duration does not cause tripping of control signals or protection circuits. If the AC dropout lasts longer than the holdup time, the power supply recovers and meets all turn on requirements. The power supply meets the AC dropout requirement over rated AC voltages and frequencies. A dropout of the AC line for any duration does not cause damage to the power supply.

#### Table 74. AC Line Holdup time

Loading	Holdup time
75%	12msec

#### 13.2.3.5 AC Line Fuse

The power supply has one line fused in the **single line fuse** on the line (Hot) wire of the AC input. The line fusing is acceptable for all safety agency requirements. The input fuse is a slow blow type. AC inrush current does not cause the AC line fuse to blow under any conditions. All protection circuits in the power supply do not cause the AC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

### 13.2.3.6 AC Line Leakage Current

The maximum leakage current to ground for each power supply is 3.5mA when tested at 240VAC.

#### 13.2.3.7 AC Line Transient Specification

AC line transient conditions are defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout", these conditions is defined as the AC line voltage dropping below nominal voltage conditions. "Surge" is defined to refer to conditions when the AC line voltage rises above nominal voltage.

The power supply meets the requirements under the following AC line sag and surge conditions.

	AC Line Sag (10sec interval between each sagging)							
Duration	Sag	Operating AC Voltage	Line Frequency	Performance Criteria				
0 to 1/2AC cycle	95%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance				
> 1 AC cycle	>30 %	Nominal AC Voltage ranges	50/60Hz	Loss of function acceptable, self recoverable				

#### Table 75. AC Line Sag Transient Performance

Table 76. AC Line Surge Ti	ransient Performance
----------------------------	----------------------

	AC Line Surge						
Duration	Surge	Operating AC Voltage	Line Frequency	Performance Criteria			
Continuous	10%	Nominal AC Voltages	50/60Hz	No loss of function or performance			
0 to ½ AC cycle	30%	Mid-point of nominal AC Voltages	50/60Hz	No loss of function or performance			

### 13.2.3.8 Power Recovery

The power supply recovers automatically after an AC power failure. AC power failure is defined to be any loss of AC power that exceeds the dropout criteria.

## 13.2.4 Efficiency

The following table provides the required minimum efficiency level at various loading conditions. These are provided at three different load levels; 100%, 50%, and 20%. Output shall be loaded according to the proportional loading method defined by 80 Plus in *Generalized Internal Power Supply Efficiency Testing Protocol Rev 6.4.3*. This is posted at http://efficientpowersupplies.epri.com/methods.asp.

#### Table 77. Silver Efficiency Requirement

Loading	100% of maximum	50% of maximum	20% of maximum
Minimum Efficiency	85%	88%	85%

The power supply passes with enough margins to make sure in production all power supplies meet these efficiency requirements.

#### 13.2.4.1 Standby Efficiency

When in standby mode; the power supply draws less than 1W AC power with 100mA of 5Vstandby load. This is tested at 115VAC/60Hz and 230VAC/50Hz.

#### 13.2.5 DC Output Specification

#### 13.2.5.1 Output Power/Currents

The following tables define the minimum power and current ratings. The power supply meets both static and dynamic voltage regulation requirements for all conditions.

Parameter	Min	Max.	Peak	Unit
3.3V	0.5	18.0		А
5V	0.3	15.0		А
12V1	0.7	24.0	28.0	А
12V2	0.7	24.0	28.0	А
12V3	1.5	18.0		
3.3V	0.5	18.0		А
– 12V	0.0	0.5		А
5Vstby	0.0	3.0	3.5	А

#### Table 78. Over Voltage Protection Limits

#### Notes:

- 1. Max combined power for all output shall not exceed 550W.
- 2. Peak combined power for all outputs shall not exceed 630W for 20 seconds.
- 3. Max combined power of 12V1, 12V2 and 12V3 shall not exceed 530W.
- 4. Max combined power on 3.3V and 5V shall not exceed 120W.

#### 13.2.5.2 Cross Loading

The power supply maintains voltage regulation limit when operated over the following cross loading conditions.

	3.3V	5.0V	12V1	12V2	12V3	-12V	5.0V <sub>stby</sub>	Total Power	12V Power	3.3V/5V Power
Load1	18	12.1	12	12	11.7	0	0.3	550	428	120
Load2	13.5	15	12	12	11.2	0.5	0.3	549	422	120
Load3	2.5	2	20	20	4.2	0	0.3	550	530	18
Load4	2.5	2	13.1	13.1	18	0	0.3	550	530	18
Load5	0.5	0.3	15	15	6.5	0.5	3	462	438	3
Load6	16	4	1	1	3.5	0	0.3	140	66	73
Load7	16	13	1	1	9	0.5	3	271	132	118

#### Table 79. Loading Conditions

## 13.2.5.3 Standby Output

The 5VSB output is present when an AC input greater than the power supply turn on voltage is applied.

### 13.2.5.4 Voltage Regulation

The power supply output voltages stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. These shall be measured at the output connectors.

#### Table 80. Voltage Regulation Limits

Parameter	Tolerance	Min	Nom	Max	Units
+3.3V	- 3%/+5%	+3.20	+3.30	+3.46	Vrms
+5V	- 4%/+5%	+4.80	+5.00	+5.25	Vrms
+12V1	- 4%/+5%	+11.52	+12.00	+12.60	Vrms
+12V2	- 4%/+5%	+11.52	+12.00	+12.60	Vrms
+12V3	- 4%/+5%	+11.52	+12.00	+12.60	Vrms
- 12V	- 10%/+10%	- 13.20	-12.00	-10.80	Vrms
+5VSB	- 4%/+5%	+4.80	+5.00	+5.25	Vrms

### 13.2.5.5 Dynamic Loading

The output voltages remain within limits specified for the step loading and capacitive loading specified in the table below. The load transient repetition rate is tested between 50Hz and 5kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The  $\Delta$  step load may occur anywhere within the minimum load to the maximum load conditions.

Table 81.	Transient	Load Requirements
-----------	-----------	-------------------

Output	∆ Step Load Size (See note 2)	Load Slew Rate	Test capacitive Load
+3.3V	6.0A	0.5 A/µsec	970 μF
+5V	4.0A	0.5 A/µsec	400 μF
12V1+12V2 +12V3	23.0A	0.5 A/µsec	2200 μF <sup>1,2</sup>
+5VSB	0.5A	0.5 A/µsec	20 μF

Notes:

- 1. Step loads on each 12V output may happen simultaneously.
- 2. The +12V should be tested with  $2200\mu F$  evenly split between the four +12V rails.
- 3. This will be tested over the range of load conditions in section 13.2.5.2.

## 13.2.5.6 Capacitive Loading

The power supply is stable and meets all requirements with the following capacitive loading ranges.

Output	Min	Max	Units
+3.3V	250	5000	μF
+5V	400	5000	μF
+12V	500	8000	μF
-12V	1	350	μF
+5VSB	20	350	μF

#### Table 82. Capacitive Loading Conditions

## 13.2.5.7 Grounding

The output ground of the pins of the power supply provides the output power return path. The output connector ground pins are connected to the safety ground (power supply enclosure). This grounding is well designed to ensure passing the maximum allowed Common Mode Noise levels.

The power supply is provided with a reliable protective earth ground. All secondary circuits are connected to protective earth ground. Resistance of the ground returns to chassis does not exceed 1.0 m $\Omega$ . This path may be used to carry DC current.

### 13.2.5.8 Residual Voltage Immunity in Standby mode

The power supply is immune to any residual voltage placed on its outputs (Typically a leakage voltage through the system from standby output) up to **500mV**. There is neither additional heat generated, nor stressing of any internal components with this voltage applied to any individual or all outputs simultaneously. It also does not trip the protection circuits during turn on.

The residual voltage at the power supply outputs for no load condition does not exceed **100mV** when AC voltage is applied and the PSON# signal is de-asserted.

### 13.2.5.9 Common Mode Noise

The Common Mode noise on any output does not exceed **350mV pk-pk** over the frequency band of 10Hz to 20MHz.

The measurement is made across a  $100\Omega$  resistor between each of DC outputs, including ground at the DC power connector and chassis ground (power subsystem enclosure). The test set-up shall use a FET probe such as Tektronix\* model P6046 or equivalent.

## 13.2.5.10 Ripple/Noise

The maximum allowed ripple/noise output of the power supply is defined in the table below. This is measured over a bandwidth of 10Hz to 20MHz at the power supply output connectors. A 10 $\mu$ F tantalum capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor is placed at the point of measurement.

Table 8	83. Ripp	oles and	Noise
---------	----------	----------	-------

+3.3V	+5V	+12V 1, 2, 3	-12V	+5VSB
50mVp-p	50mVp-p	120mVp-p	200mVp-p	50mVp-p

The test set-up shall be as shown below.




Figure 53. Differential Noise test setup


**Note**: When performing this test, the probe clips and capacitors should be located close to the load.

#### 13.2.5.11 Timing Requirements

These are the timing requirements for the power supply operation. The output voltages rise from 10% to within regulation limits ( $T_{vout\_rise}$ ) within 2 to 50ms, except for 5VSB - it is allowed to rise from 1 to 25ms. The +3.3V, +5V and +12V1, +12V2, +12V3 output voltages start to rise approximately at the same time. **All outputs rise monotonically**. Each output voltage reach regulation within 50ms ( $T_{vout\_on}$ ) of each other during turn on the power supply. Each output voltage fall out of regulation within 400ms ( $T_{vout\_off}$ ) of each other during turn off. Table 85 shows the timing requirements for the power supply being turned on and off by the AC input, with PSON held low and the PSON signal, with the AC input applied. All timing requirements are met for the cross loading condition in Table 79.

Item	Description	MIN	MAX	UNITS
T <sub>vout_rise</sub>	Output voltage rise time from each main output.	2	50	ms
	Output rise time for the 5Vstby output.	1	25	ms
T <sub>vout_on</sub>	All main outputs must be within regulation of each other within this time.		50	ms
T vout_off	All main outputs must leave regulation within this time.		400	ms

Table 84. Outp	out Voltage Timi	ng
----------------	------------------	----






Table 8	85.	Turn	On/Off	Timing
---------	-----	------	--------	--------

ltem	Description	MIN	MAX	UNITS
$T_{sb\_on\_delay}$	Delay from AC being applied to 5VSB being within regulation.		1500	ms
T $ac_{on_{delay}}$	Delay from AC being applied to all output voltages being within regulation.		2500	ms
$T_{vout\_holdup}$	Time all output voltages stay within regulation after loss of AC. Tested at 75% of maximum load.	13		ms
$T_{pwok\_holdup}$	Delay from loss of AC to de-assertion of PWOK. Tested at 75% of maximum load.	12		ms
$T_{pson\_on\_delay}$	Delay from PSON# active to output voltages within regulation limits.	5	400	ms
T pson_pwok	Delay from PSON# deactivate to PWOK being de-asserted.		50	ms
T <sub>pwok_on</sub>	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	500	ms
T <sub>pwok_off</sub>	Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	1		ms
T <sub>pwok_low</sub>	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		ms
T <sub>sb_vout</sub>	Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on.	10	1000	ms

Item	Description	MIN	MAX	UNITS
T <sub>5VSB_holdup</sub>	Time the 5VSB output voltage stays within regulation after loss of AC.	70		ms




Figure 55. Turn On/Off Timing (Power Supply Signals)

## 13.2.6 Protection Circuits

Protection circuits inside the power supply causes only the power supply's main outputs to shutdown. If the power supply latches-off due to a protection circuit tripping, an AC cycle OFF for 15sec and a PSON<sup>#</sup> cycle HIGH for one second, must be able to reset the power supply.

## 13.2.6.1Current Limit (OCP)

Below are over current protection limits for each output. If the current limits are exceeded, the power supply shuts down and latches-off. The latch will be cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The power supply is not damaged from repeated power cycling in this condition. -12V and 5VSB is protected under over current or shorted conditions so that no damage can occur to the power supply. 5Vsb will be auto-recovered after removing OCP limit.

Output	Min OCP	Max OCP
+3.3V	19 A	30 A
+5V	16 A	30 A
+12V <sup>1,2</sup>	29 A	36 A
+12V <sup>3</sup> (240VA limited)	18.5 A	20 A
-12V	No damage	
5Vstby	No damage	

Table	86.	Over	Current	Limits
TUDIC	00.	0101	ounone	Lilling

## 13.2.6.2 Over Voltage Protection (OVP)

The power supply over voltage protection is locally sensed. The power supply shuts down and latches-off after an over voltage condition occurs. This latch is cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The table below contains the over voltage limits. The values are measured at the output of the power supply's pins. The voltage shall never exceed the maximum levels when measured at the power pins of the power supply connector during any single point of fail. The voltage shall never trip any lower than the minimum levels when measured at the power supply connector. 5VSB will be auto-recovered after removing OVP limit.

Output Voltage	MAX (V)
+3.3V	4.5
+5V	6.5
+12V <sup>1,2,3</sup>	14.5
+5VSB	6.5

#### Table 87. Voltage Protection (OVP) Limits

## 13.2.6.3 Over Temperature Protection (OTP)

The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition the PSU will shutdown.

## 13.2.7 Control and Indicator Functions

The following sections define the input and output signals from the power supply. Signals that can be defined as low true use the following convention: Signal# = low true

### 13.2.7.1 PSON# Input Signal

The PSON<sup>#</sup> signal is required to remotely turn on/off the power supply. PSON<sup>#</sup> is an active low signal that turns on the +3.3V, +5V, +12V1,+12V2,+12V3, and -12V power rails. When this signal is not pulled low by the system, or left open, the outputs (except the +5VSB) turn off. This signal is pulled to a standby voltage by a pull-up resistor internal to the power supply. Refer to Figure 55 for the timing diagram.

Signal Type		Accepts an open collector/drain input from the system. Pull-up to VSB located in power supply.		
PSON# = Low	ON			
PSON# = High or Open	OFF			
	MIN	MAX		
Logic level low (power supply ON)	0V	1.0V		
Logic level high (power supply OFF)	2.0V	5.25V		
Source current, Vpson = low		4mA		
Power up delay: Tpson_on_delay	5msec	400msec		
PWOK delay: T pson_pwok		50msec		

#### Table 88. PSON# Signal Characteristic




Figure 56. PSON# Required Signal Characteristic

## 13.2.7.2 PWOK (Power OK) Output Signal

PWOK is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that power supply operation is no longer guaranteed, PWOK will be de-asserted to a LOW state. Refer to Figure 55 for a representation of the timing characteristics of PWOK. The start of the PWOK delay time shall be inhibited as long as any power supply output is in current limit.

Signal Type	Open collector/drain output from power supply. Pull-up to V: located in system.	
PWOK = High	Power OK	
PWOK = Low	Power Not OK	
	MIN	MAX
Logic level low voltage, Isink=4mA	0V	0.4V
Logic level high voltage, Isource=200µA	2.4V	5.25V
Sink current, PWOK = low		4mA
Source current, PWOK = high		2mA
PWOK delay: Tpwok_on	100ms	500ms
PWOK rise and fall time		100µsec
Power down delay: T pwok_off	1ms	

Table 89. PWOK Signal	Characteristics
-----------------------	-----------------

## 13.3 750-W Power Supply

This specification defines a 750W redundant power supply that supports server systems. This power supply has 2 outputs; 12V and 12V standby. The AC input is auto ranging and power factor corrected.

## 13.3.1 Mechanical Overview

The physical size of the power supply enclosure is 39/40mm x 74mm x 185mm. The power supply contains a single 40mm fan. The power supply has a card edge output that interfaces with a 2x25 card edge connector in the system. The AC plugs directly into the external face of the power supply. Refer to the following figure. All dimensions are nominal.




Figure 57. 750-W Power Supply Outline Drawing

## 13.3.1.1 DC Output Connector

The power supply uses a card edge output connection for power and signal that is compatible with a 2x25 Power Card Edge connector (equivalent to 2x25 pin configuration of the FCI power card connector 10035388-102LF).

Table	90.	DC	Output	Connector
-------	-----	----	--------	-----------

Pin	Name	Pin	Name
A1	GND	B1	GND
A2	GND	B2	GND
A3	GND	B3	GND
A4	GND	B4	GND
A5	GND	B5	GND
A6	GND	B6	GND
A7	GND	B7	GND
A8	GND	B8	GND
A9	GND	B9	GND
A10	+12V	B10	+12V
A11	+12V	B11	+12V
A12	+12V	B12	+12V
A13	+12V	B13	+12V

Pin	Name	Pin	Name
A14	+12V	B14	+12V
A15	+12V	B15	+12V
A16	+12V	B16	+12V
A17	+12V	B17	+12V
A18	+12V	B18	+12V
A19	PMBus* SDA	B19	A0 (SMBus* address)
A20	PMBus* SCL	B20	A1 (SMBus* address)
A21	PSON	B21	12V stby
A22	SMBAlert#	B22	Cold Redundancy Bus
A23	Return Sense	B23	12V load share bus
A24	+12V remote Sense	B24	No Connect
A25	PWOK	B25	Compatibility Check pin

### 13.3.1.2 Handle Retention

The power supply has a handle to assist extraction. The module is able to be inserted and extracted without the assistance of tools. The power supply has a latch which retains the power supply into the system and prevents the power supply from being inserted or extracted from the system when the AC power cord is pulled into the power supply.

The handle protects the operator from any burn hazard.

## 13.3.1.3 LED Marking and Identification

The power supply uses a bi-color LED: Amber and Green. Below are table showing the LED states for each power supply operating state and the LED's wavelength characteristics.

Refer to the Intel<sup>®</sup> LED Wavelength and Intensity Specification for more details.

#### Table 91. LED Characteristics

	Min $\lambda$ d Wavelength	Nominal <b>A</b> d Wavelength	Max <b>λ</b> d Wavelength	Units
Green	562	565	568	nm
Amber	607	610	613	nm

#### Table 92. Power Supply LED Functionality

Power Supply Condition	LED State
Output ON and OK.	GREEN
No AC power to all power supplies.	OFF
AC present/Only 12VSB on (PS off) or PS in Cold redundant state.	1Hz Blink GREEN
AC cord unplugged or AC power lost; with a second power supply in parallel still with AC input power.	AMBER
Power supply warning events where the power supply continues to operate; high temp, high power, high current, slow fan.	1Hz Blink Amber
Power supply critical event causing a shutdown; failure, OCP, OVP, Fan Fail.	AMBER

Power Supply Condition	LED State
Power supply FW updating.	2Hz Blink GREEN

### 13.3.1.4 Temperature Requirements

The power supply operates within all specified limits over the  $T_{op}$  temperature range. All airflow passes through the power supply and not over the exterior surfaces of the power supply.

Table 93. Environmental Requirements	

ltem	Description	Min	Max	Units
T <sub>op_sc_red</sub>	Operating temperature range; spreadcore redundant	0	60	°C
	(60% load, 3000m, spreadcore system flow impedance <sup>1</sup> )			
T <sub>op_sc_nr</sub>	Operating temperature range; spreadcore non-redundant	0	50	°C
	(100% load, 3000m, spreadcore system flow impedance <sup>1</sup> )			
T <sub>op_rackped_</sub>	Operating temperature range; rack/pedestal 900m	0	45	°C
900	(100% load, 900m, rack/pedestal system flow impedance <sup>1</sup> )			
T <sub>op_rackped_</sub>	Operating temperature range; rack/pedestal 3000m	0	40	°C
3000	(100% load, 3000m, rack/pedestal system flow impedance <sup>1</sup> )			
Texit	Maximum exit air temperature		68	°C
T <sub>non-op</sub>	Non-operating temperature range	-40	70	°C
Altitude	Maximum operating altitude <sup>2</sup>		3050	m

Notes:

1. Under normal conditions, the exit air temperature shall be less than 65C. 68C is provided for absolute worst case conditions and is expected only to exist when the inlet ambient reaches 60°C.

2. T<sub>op\_rackped\_900</sub> condition only requires maximum altitude of 900m.

The power supply meets UL enclosure requirements for temperature rise limits. All sides of the power supply, with exception to the air exhaust side, are classified as "Handle, knobs, grips, and so on", and held for short periods of time only.

### 13.3.2 AC Input Requirements

#### 13.3.2.1 Power Factor

The power supply meets the power factor requirements stated in the *Energy Star<sup>®</sup> Program Requirements for Computer Servers*. These requirements are stated below.

#### Table 94. Power Factor Requirements for Computer Servers

Output power	10% load	20% load	50% load	100% load
Power factor	> 0.65	> 0.80	> 0.90	> 0.95

Tested at 230Vac, 50Hz and 60Hz and 115VAC, 60Hz

Tested according to *Generalized Internal Power Supply Efficiency Testing Protocol Rev 6.4.3*. This is posted at <u>http://efficientpowersupplies.epri.com/methods.asp</u>.

#### 13.3.2.2 AC Inlet Connector

The AC input connector is an IEC 320 C-14 power inlet. This inlet is rated for 10A/250VAC.

## 13.3.2.3 AC Input Voltage Specification

The power supply operates within all specified limits over the following input voltage range. Harmonic distortion of up to 10% of the rated line voltage does not cause the power supply to go out of specified limits. Application of an input voltage below 85VAC does not cause damage to the power supply, including a blown fuse.

Parameter	MIN	Rated	Vmax	Start up VAC	Power Off VAC
Voltage (110)	90 V <sub>rms</sub>	100-127 V <sub>rms</sub>	140 V <sub>rms</sub>	85VAC +/- 4VAC	70VAC +/- 5VAC
Voltage (220)	180 V <sub>rms</sub>	200-240 V <sub>rms</sub>	264 V <sub>rms</sub>		
Frequency	47 Hz	50/60	63 Hz		

Table	95.	AC	Input	Voltage	Range
-------	-----	----	-------	---------	-------

Notes:

- 1. Maximum input current at low input voltage range shall be measured at 90VAC, at maximum load.
- 2. Maximum input current at high input voltage range shall be measured at 180VAC, at maximum load.
- 3. This requirement is not to be used for determining agency input current markings.

### 13.3.2.4 AC Line Dropout/Holdup

An AC line dropout is defined as that when the AC input drops to 0VAC at any phase of the AC line for any length of time. During an AC dropout, the power supply meets dynamic voltage regulation requirements. An AC line dropout of any duration does not cause tripping of control signals or protection circuits. If the AC dropout lasts longer than the holdup time, the power supply recovers and meets all turn on requirements. The power supply meets the AC dropout requirement over rated AC voltages and frequencies. A dropout of the AC line for any duration does not cause damage to the power supply.

#### Table 96. AC Line Holdup Time

Loading	Holdup time
70%	12msec

## 13.3.2.4.1 AC Line 12VSBHoldup

The 12VSB output voltage stays in regulation under its full load (static or dynamic) during an AC dropout of **70ms min** (=12VSB holdup time) whether the power supply is in ON or OFF state (PSON asserted or de-asserted).

### 13.3.2.5 AC Line Fuse

The power supply has one line fused in the **single line fuse** on the line (Hot) wire of the AC input. The line fusing is acceptable for all safety agency requirements. The input is a slow blow type. AC inrush current does not cause the AC line fuse to blow under any conditions. All protection circuits in the power supply does not cause the AC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

### 13.3.2.6 AC Line Transient Specification

AC line transient conditions are defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout"; these conditions are defined as the AC line voltage drops below nominal voltage conditions. "Surge" is defined to refer to conditions when the AC line voltage rises above nominal voltage.

The power supply meets the requirements under the following AC line sag and surge conditions.

	AC Line Sag (10sec interval between each sagging)						
Duration	Sag	Operating AC Voltage	Line Frequency	Performance Criteria			
0 to ½ AC cycle	95%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance			
> 1 AC cycle	>30%	Nominal AC Voltage ranges	50/60Hz	Loss of function acceptable, self recoverable			

 Table 97. AC Line Sag Transient Performance

#### Table 98. AC Line Surge Transient Performance

	AC Line Surge						
Duration	Surge	Operating AC Voltage	Line Frequency	Performance Criteria			
Continuous	10%	Nominal AC Voltages	50/60Hz	No loss of function or performance			
0 to ½ AC cycle	30%	Mid-point of nominal AC Voltages	50/60Hz	No loss of function or performance			

### 13.3.2.7 Power Recovery

The power supply shall recover automatically after an AC power failure. AC power failure is defined to be any loss of AC power that exceeds the dropout criteria.

## 13.3.3 Efficiency

The following table provides the required minimum efficiency level at various loading conditions. These are provided at three different load levels; 100%, 50%, 20%, and 10%. Output shall be loaded according to the proportional loading method defined by 80 Plus in *Generalized Internal Power Supply Efficiency Testing Protocol Rev. 6.4.3*. This is posted at http://efficientpowersupplies.epri.com/methods.asp.

#### Table 99. Silver Efficiency Requirement

Loading	100% of maximum	50% of maximum	20% of maximum	10% of maximum
Minimum Efficiency	91%	94%	90%	82%

The power supply passes with enough margins to make sure that all power supplies meet these efficiency requirements in production.

### 13.3.4 DC Output Specification

#### 13.3.4.1 Output Power/Currents

The following table defines the minimum power and current ratings. The power supply meets both static and dynamic voltage regulation requirements for all conditions.

#### Table 100. Minimum Load Ratings

Parameter	Min	Max.	Peak 2, 3	Unit
12V main	0.0	62.0	70.0	А
12Vstby 1	0.0	2.1	2.4	А

Intel<sup>®</sup> Server System P4000CP Power System Options Intel<sup>®</sup> Server Board S2600CP and Server System P4000CP TPS

### 13.3.4.2 Standby Output

The 12VSB output is present when an AC input greater than the power supply turn on voltage is applied.

#### 13.3.4.3 Voltage Regulation

The power supply output voltages stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. These shall be measured at the output connectors.

Parameter	Tolerance	Min	Nom	Max	Units
+12V	- 5%/+5%	+11.40	+12.00	+12.60	V <sub>rms</sub>
+12V stby	- 5%/+5%	+11.40	+12.00	+12.60	V <sub>rms</sub>

#### Table 101. Voltage Regulation Limits

## 13.3.4.4 Dynamic Loading

The output voltages remains within limits specified for the step loading and capacitive loading specified in the table below. The load transient repetition rate is tested between 50Hz and 5kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The  $\Delta$  step load may occur anywhere within the minimum load to the maximum load conditions.

#### Table 102. Transient Load Requirements

Output	∆ Step Load Size (See note 2)	Load Slew Rate	Test capacitive Load
+12VSB	1.0A	0.25 A/µsec	20 μF
+12V	60% of max load	0.25 A/µsec	2000 μF

#### Note:

For dynamic condition +12V min loading is 1A.

#### 13.3.4.5 Capacitive Loading

The power supply is stable and meets all requirements with the following capacitive loading ranges:

#### Table 103. Capacitive Loading Conditions

1	Output	Min	Max	Units
	+12VSB	20	3100	μF
	+12V	500	25000	μF

#### 13.3.4.6 Grounding

The output ground of the pins of the power supply provides the output power return path. The output connector ground pins are connected to the safety ground (power supply enclosure). This grounding is well designed to ensure passing the maximum allowed Common Mode Noise levels.

The power supply is provided with a reliable protective earth ground. All secondary circuits is connected to protective earth ground. Resistance of the ground returns to chassis does not exceed 1.0 m $\Omega$ . This path may be used to carry DC current.

### 13.3.4.7 Residual Voltage Immunity in Standby mode

The power supply is immune to any residual voltage placed on its outputs (Typically a leakage voltage through the system from standby output) up to 500mV. There is neither additional heat generated, nor stressing of any internal components with this voltage applied to any individual or all outputs simultaneously. It also does not trip the protection circuits during turn on.

The residual voltage at the power supply outputs for no load condition does not exceed 100mV when AC voltage is applied and the PSON# signal is de-asserted.

### 13.3.4.8 Common Mode Noise

The Common Mode noise on any output does not exceed 350mV pk-pk over the frequency band of 10Hz to 20MHz.

The measurement is made across a  $100\Omega$  resistor between each of DC outputs, including ground at the DC power connector and chassis ground (power subsystem enclosure).

The test set-up shall use a FET probe such as Tektronix\* model P6046 or equivalent.

## 13.3.4.9 Hot Swap Requirements

Hot swapping a power supply is the process of inserting and extracting a power supply from an operating power system. During this process, the output voltages remains within the limits with the capacitive load specified. The hot swap test is conducted when the system is operating under static, dynamic, and zero loading conditions. The power supply uses a latching mechanism to prevent insertion and extraction of the power supply when the AC power cord is inserted into the power supply.

### 13.3.4.10 Forced Load Sharing

The +12V output will have active load sharing. The output will share within 10% at full load. The failure of a power supply does not affect the load sharing or output voltages of the other supplies still operating. The supplies are able to load share in parallel and operate in a hot-swap/redundant **1+1** configurations. The 12VSB output is not required to actively share current between power supplies (passive sharing). The 12VSB output of the power supplies are connected together in the system so that a failure or hot swap of a redundant power supply does not cause these outputs to go out of regulation in the system.

### 13.3.4.11 Ripple/Noise

The maximum allowed ripple/noise output of the power supply is defined in the table below. This is measured over a bandwidth of 10Hz to 20MHz at the power supply output connectors. A 10 $\mu$ F tantalum capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor is placed at the point of measurement.

#### Table 104. Ripples and Noise

+12V main	+12VSB
120mVp-p	120mVp-p

The test set-up shall be as shown below.




Figure 58. Differential Noise test setup


**Note**: When performing this test, the probe clips and capacitors should be located close to the load.

### 13.3.4.12 Timing Requirements

These are the timing requirements for the power supply operation. The output voltages must rise from 10% to within regulation limits ( $T_{vout\_rise}$ ) within 5 to 70ms. For 12VSB, it is allowed to rise from 1.0 to 25ms. **All outputs must rise monotonically**. Table below shows the timing requirements for the power supply being turned on and off by the AC input, with PSON held low and the PSON signal, with the AC input applied.

ltem	Description	Min	Max	Units
T <sup>vout_rise</sup>	Output voltage rise time	5.0 *	70 *	ms
T <sub>sb_on_delay</sub>	Delay from AC being applied to 12VSB being within regulation.		1500	ms
$T_{ac\_on\_delay}$	Delay from AC being applied to all output voltages being within regulation.		3000	ms
T <sub>vout_holdup</sub>	Time 12VI output voltage stay within regulation after loss of AC.	13		ms
T <sub>pwok_holdup</sub>	Delay from loss of AC to de-assertion of PWOK	12		ms
$T_{pson\_on\_delay}$	Delay from PSON# active to output voltages within regulation limits.	5	400	ms
T <sub>pson_pwok</sub>	Delay from PSON# deactivate to PWOK being de-asserted.		5	ms
T <sub>pwok_on</sub>	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	500	ms
T pwok_off	Delay from PWOK de-asserted to output voltages dropping out of regulation limits.	1		ms
T <sub>pwok_low</sub>	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		ms
T <sub>sb_vout</sub>	Delay from 12VSB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	ms
T <sub>12VSB_holdup</sub>	Time the 12VSB output voltage stays within regulation after loss of AC.	70		ms

### Table 105. Timing Requirements



\* The 12VSBoutput voltage rise time shall be from 1.0ms to 25ms.



## 13.3.5 Protection Circuits

Protection circuits inside the power supply causes only the power supply's main outputs to shutdown. If the power supply latches-off due to a protection circuit tripping, an AC cycle OFF for 15sec and a PSON<sup>#</sup> cycle HIGH for one second are able to reset the power supply.

### 13.3.5.1 Current Limit (OCP)

The power supply has current limit to prevent the outputs from exceeding the values shown in table below. If the current limits are exceeded the power supply shuts down and latches-off. The latch will be cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The power supply is not damaged from repeated power cycling in this condition. 12VSB will be auto-recovered after removing OCP limit.

Output VOLTAGE	Input voltage range	Over Current Limits	
+12V	90 – 264VAC	72A min; 78A max	
12VSB	90 – 264VAC	2.5A min; 3.5A max	

#### Table 106. Over Current Protection

## 13.3.5.2 Over Voltage Protection (OVP)

The power supply over voltage protection is locally sensed. The power supply shuts down and latches-off after an over voltage condition occurs. This latch is cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The values are measured at the output of the power supply's connectors. The voltage does not exceed the maximum levels when measured at the power connectors of the power supply connector during any single point of fail. The voltage does not trip any lower than the minimum levels when measured at the power connector. 12VSB will be auto-recovered after removing OVP limit.

Output voltage	Min (v)	Max (v)
+12V	13.3	14.5
+12VSB	13.3	14.5

#### Table 107. Over Voltage Protection (OVP) Limits

## 13.3.5.3 Over Temperature Protection (OTP)

The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition, the PSU will shutdown. When the power supply temperature drops to within specified limits, the power supply shall restore power automatically, while the 12VSB remains always on. The OTP circuit must have built in margin such that the power supply will not oscillate on and off due to temperature recovering condition. The OTP trip level shall have a minimum of 4°C of ambient temperature margin.

### 13.3.6 Control and Indicator Functions

The following sections define the input and output signals from the power supply.

Signals that can be defined as low true use the following convention: Signal# = low true.

### 13.3.6.1 PSON# Input Signal

The PSON<sup>#</sup> signal is required to remotely turn on/off the power supply. PSON<sup>#</sup> is an active low signal that turns on the +12V power rail. When this signal is not pulled low by the system, or left open, the outputs (except the +12VSB) turn off. This signal is pulled to a standby voltage by a pull-up resistor internal to the power supply. Refer to Table 105 for the timing diagram.

Signal Type	Accepts an open collector/drain input from the system. Pul to VSB located in power supply.	
PSON# = Low	ON	
PSON# = High or Open	OFF	
	MIN	MAX
Logic level low (power supply ON)	0V	1.0V
Logic level high (power supply OFF)	2.0V	3.46V
Source current, Vpson = low		4mA
Power up delay: T <sub>pson_on_delay</sub>	5msec	400msec
PWOK delay: T <sub>pson_pwok</sub>		50msec

### Table 108. PSON# Signal Characteristic




Figure 60. PSON# Required Signal Characteristic.

## 13.3.6.2 PWOK (Power OK) Output Signal

PWOK is a power OK signal and will be pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that power supply operation is no longer guaranteed, PWOK will be de-asserted to a LOW state. See Table 109 for a representation of the timing characteristics of PWOK. The start of the PWOK delay time shall be inhibited as long as any power supply output is in current limit.

Signal Type	Open collector/drain output from power supply. Pull-up to V         located in the power supply.         Power OK         Power Not OK         MIN       MAX	
PWOK = High		
PWOK = Low		
Logic level low voltage, Isink=400uA	0V	0.4V
Logic level high voltage, Isource=200µA	2.4V	3.46V
Sink current, PWOK = low		400uA
Source current, PWOK = high		2mA
PWOK delay: T <sub>pwok_on</sub>	100ms	1000ms
PWOK rise and fall time		100µsec
Power down delay: T <sub>pwok_off</sub>	1ms	200msec

Table 109	. PWOK	Signal	Characteristics
-----------	--------	--------	-----------------

A recommended implementation of the Power Ok circuits is shown below.

**Note:** the Power Ok circuits should be compatible with 5V pull up resistor (>10k) and 3.3V pull up resistor (>6.8k).

## 13.3.6.3 SMBAlert# Signal

This signal indicates that the power supply is experiencing a problem that the user should investigate. This shall be asserted due to Critical events or Warning events. The signal shall be activated in case the critical component temperature reaches a warning threshold, general failure, over-current, over-voltage, under-voltage, or fan failure. This signal may also indicate the power supply is reaching its end of life or is operating in an environment exceeding the specified limits.

This signal is to be asserted in parallel with LED turning solid Amber or blink Amber.

Signal Type (Active Low)	Open collector/drain output from power supply. Pull- up to VSB located in system.		
Alert# = High		OK	
Alert# = Low	Alert# = Low Power Alert to system		
	MIN	MAX	
Logic level low voltage, Isink=4 mA	0 V	0.4 V	
Logic level high voltage, Isink=50 $\mu$ A		3.46 V	
Sink current, Alert# = low		4 mA	
Sink current, Alert# = high		50 μΑ	
Alert# rise and fall time		100 μs	

#### Table 110. SMBAlert# Signal Characteristics

## 13.3.7 Thermal CLST

The power supply shall assert the SMBAlert signal when a temperature sensor crosses a warning threshold. Refer to the *Intel<sup>®</sup> Common Hardware and Firmware Requirements for CRPS Power Supplier* for detailed requirements.

## 13.3.8 Power Supply Diagnostic "Black Box"

The power supply saves the latest PMBus\* data and other pertinent data into nonvolatile memory when a critical event shuts down the power supply. This data is accessible by the SMBus\* interface with an external source providing power to the 12Vstby output.

Refer to the Intel<sup>®</sup> Common Hardware and Firmware Requirements for CRPS Power Supplier for detailed requirements.

## 13.3.9 Firmware Uploader

The power supply has the capability to update its firmware by the PMBus\* interface while it is in standby mode. This FW can be updated when in the system and in standby mode and outside the system with power applied to the 12Vstby pins.


Refer to the Intel<sup>®</sup> Common Hardware and Firmware Requirements for CRPS Power Supplier for detailed requirements.

## 13.4 Higer Power Common Redundant Power Distribution Board (PDB)

The Power Distribution Board (PDB) for Intel<sup>®</sup> Server Chassis P4000M supports the Common Redundant power supply in a 1+1 redundant configuration. The PDB is designed to plug directly to the output connector of the PS and it contains 3 DC/DC power converters to produce other

required voltages: +3.3VDC, +5VDC, and 5V standby along with additional over current protection circuit for the 12V rails.

This power distribution board is intended to be used in the Intel<sup>®</sup> Server Chassis P4000M with various common redundant power supplies; 460W, 750W, 1200W, 1600W, and DC input 750W.



## 13.4.1 Mechanical Overview

Figure 61. Outline Drawing

Intel<sup>®</sup> Server System P4000CP Power System Options Intel<sup>®</sup> Server Board S2600CP and Server System P4000CP TPS

## 13.4.1.1 Airflow Requirements

The power distribution board shall get enough airflow for cooling DC/DC converters from the fans located in the Power Supply modules. Below is a basic drawing showing airflow direction.

The amount of cooling airflow that will be available to the DC/DC converters is to be no less than 1.2M/s.




Figure 62. Airflow Diagram

## 13.4.1.2 DC/DC converter cooling

The DC/DC converters on the power distribution board are in series with the airflow path with the power supplies.

### 13.4.1.3 Temperature Requirements

The PDB operates within all specified limits over the Top temperature range. Some amount of airflow shall pass over the PDB.

Table 111. Thermal	Requirements
--------------------	--------------

ltem	Item Description		Max	Units
T <sub>op</sub>	Operating temperature range.	0	50	°C
T <sub>non-op</sub>	Non-operating temperature range.	-40	70	°C

## 13.4.1.4 Efficiency

Each DC/DC converter shall have a **minimum** efficiency of **85%** at 50%  $\sim$  100% loads and over +12V line voltage range and over temperature and humidity range.

## 13.4.2 DC Output Specification

### 13.4.2.1 Input Connector (power distribution mating connector)

The power distribution provides two power pin, a card edge output connection for power and signal that is compatible with a 2x25 Power Card Edge connector (equivalent to 2x25 pin configuration of the FCI power card connector 10035388-102LF). The FCI power card edge connector is a new version of the PCE from FCI used to raise the card edge by 0.031" to allow for future 0.093" PCBs in the system. The card edge connector has no keying features; the keying method is accomplished by the system sheet metal.

Pin	Name	Pin	Name	
A1	GND	B1	GND	
A2	GND	B2	GND	
A3	GND	B3	GND	
A4	GND	B4	GND	
A5	GND	B5	GND	
A6	GND	B6	GND	
A7	GND	B7	GND	
A8	GND	B8	GND	
A9	GND	B9	GND	
A10	+12V	B10	+12V	
A11	+12V	B11	+12V	
A12	+12V	B12	+12V	
A13	+12V	B13	+12V	
A14	+12V	B14	+12V	
A15	+12V	B15	+12V	
A16	+12V	B16	+12V	
A17	+12V	B17	+12V	
A18	+12V	B18	+12V	
A19	PMBus* SDA	B19	A0 (SMBus* address)	
A20	PMBus* SCL	B20	A1 (SMBus* address)	
A21	PSON	B21	12V stby	
A22	SMBAlert#	B22	Cold Redundancy Bus	
A23	Return Sense	B23	12V load share	
A24	+12V remote Sense	B24	No Connect	
A25	PWOK	B25	Compatibility Pin*	

#### Table 112. Input Connector and Pin Assignment Diagrams

\*The compatibility Pin is used for soft compatibility check. The two compatibility pins are connected directly.

### 13.4.2.2 Output Wire Harness

The power distribution board has a wire harness output with the following connectors.

Listed or recognized component appliance wiring material (AVLV2), CN, rated min 85°C shall be used for all output wiring.

	Length,		No of	
From	mm	To connector #	pins	Description
Power Supply cover exit hole	280	P1	24	Baseboard Power Connector
Power Supply cover exit hole	300	P2	8	Processor 0 connector
Power Supply cover exit hole	500	P3	8	Processor 1 connector
Power Supply cover exit hole	900	P4	5	Power FRU/PMBus* connector
Power Supply cover exit hole	500	P5	5	SATA peripheral power connector for 5.25"
Extension from P5	100	P6	5	SATA peripheral power connector for 5.25"
Extension from P6	100	P7	4	Peripheral Power Connector for 5.25"/HSBP Power
Power Supply cover exit hole	600	P8	4	1x4 legacy HSBP Power Connector

#### Table 113. PDB Cable Length

From	Length, mm	To connector #	No of pins	Description
Extension from P8	75	P9	4	1x4 legacy HSBP Power Connector
Power supply cover exit hole	700	P10	4	1x4 legacy HSBP Power/Fixed HDD adaptor Connection
Extension from P10	75	P11	4	1x4 legacy HSBP Power/Fixed HDD adaptor Connection
Connector only (no cable)	N/a	P12	4	Aux baseboard power connector for PCIe slots
Connector only (no cable)	N/a	P13	4	GFX card aux connectors
Connector only (no cable)	N/a	P14	4	
Connector only (no cable)	N/a	P15	4	
Connector only (no cable)	N/a	P16	4	

## 13.4.2.2.1 Baseboard power connector (P1)

- Connector housing: 24-Pin Molex\* Mini-Fit Jr. 39-01-2245 or equivalent
- Contact: Molex\* Mini-Fit, HCS Plus, Female, Crimp 44476 or equivalent

Pin	Signal	18 AWG Color	Pin	Signal	18 AWG Color
1	+3.3VDC	Orange	13	+3.3VDC	Orange
	3.3V RS	Orange (24AWG)			
2	+3.3VDC	Orange	14	-12VDC	Blue
3	COM	Black	15	COM	Black
4	+5VDC	Red	16	PSON#	Green (24AWG)
5	COM	Black	17	COM	Black
6	+5VDC	Red	18	COM	Black
7	COM	Black	19	COM	Black
8	PWR OK	Gray (24AWG)	20	Reserved	N.C.
9	5 VSB	Purple	21	+5VDC	Red
10	+12V1	Yellow	22	+5VDC	Red
11	+12V1	Yellow	23	+5VDC	Red
12	+3.3VDC	Orange	24	COM	Black

#### Table 114. P1 Baseboard Power Connector

## 13.4.2.2.2 Processor#0 Power Connector (P2)

- Connector housing: 8-Pin Molex\* 39-01-2080 or equivalent
- Contact: Molex\* Mini-Fit, HCS Plus, Female, Crimp 44476 or equivalent

#### Table 115. P0 Processor Power Connector

Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
1	СОМ	Black	5*	+12V1	White
2	СОМ	Black	6	+12V1	White

[	Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
ĺ	3	СОМ	Black	7	+12V1	White
Ī	4	СОМ	Black	8	+12V1	White

### 13.4.2.2.3 Processor#1 Power Connector (P3)

- Connector housing: 8-Pin Molex\* 39-01-2080 or equivalent
- Contact: Molex\* Mini-Fit, HCS Plus, Female, Crimp 44476 or equivalent

#### Table 116. P1 Processor Power Connector

Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
1	СОМ	Black	5	+12V1	Brown
2	СОМ	Black	6	+12V1	Brown
3	СОМ	Black	7	+12V1	Brown
4	СОМ	Black	8	+12V1	Brown

#### 13.4.2.2.4 Power Signal Connector (P4)

- Connector housing: 5-pin Molex\* 50-57-9405 or equivalent
- Contacts: Molex\* 16-02-0087 or equivalent

#### Table 117. Power Signal Connector

Pin	Signal	24 AWG Color
1	I <sup>2</sup> C Clock	White
2	I <sup>2</sup> C Data	Yellow
3	SMBAlert#	Red
4	COM	Black
5	3.3RS	Orange

### 13.4.2.2.5 2x2 12V connector (P12-P16)

Connector header: Foxconn\* p/n HM3502E-P1 or equivalent

#### Table 118. P12 12V connectors

Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
1	COM	Black	5	+12V1	Yellow
2	COM	Black	6	+12V1	Yellow

#### Table 119. P13 - P16 12V connectors

Pin	Signal	18 AWG color	Pin	Signal	18 AWG Color
1	COM	Black	5	+12V2	Yellow
2	COM	Black	6	+12V2	Yellow

### 13.4.2.2.6 Legacy 1x4 Peripheral Power Connectors (P7, P8, P9, P10)

- Connector housing: Molex\* 0015-24-4048 or equivalent
- Contact: Molex\* 0002-08-1201 or equivalent

Pin	Signal	18 AWG Color
1	+12V3	Green
2	COM	Black
3	COM	Black
4	+5 VDC	Red

#### Table 120. P8, P9 Legacy Peripheral Power Connectors

Pin	Signal	18 AWG Color
1	+12V3	Green
2	COM	Black
3	COM	Black
4	+5 VDC	Red

#### 13.4.2.2.7 SATA 1x5 Peripheral Power Connectors (P5, P6)

- Connector housing: Molex\* 0675-82-0000 or equivalent
- Contact: Molex\* 0675-81-0000 or equivalent

#### Table 122. SATA Peripheral Power Connectors

Pin	Signal	18 AWG Color
1	+3.3VDC	Orange
2	COM	Black
3	+5VDC	Red
4	COM	Black
5	+12V2	Yellow

### 13.4.2.3 Grounding

The ground of the pins of the PDB output connectors provides the power return path. The output connector ground pins is connected to safety ground (PDB enclosure). This grounding is well designed to ensure passing the maximum allowed Common Mode Noise levels.

#### 13.4.2.4 Remote Sense

12V/-12V

12Vstby/5Vstby

Below is listed the remote sense requirements and connection points for all the converters on the PDB and the main 12V output of the power supply.

Converter	+ sense location	- sense location
Power supply main 12V	On PDB	On PDB
12V/3.3V	P20 (1x5 signal connector)	P20 (1x5 signal connector)
12V/5V	On PDB	On PDB

none

none

none

none

#### Table 123. Remote Sense Connection Points

Characteristic	Requirement
+3.3V remote sense input impedance	$200\Omega$ (measure from +3.3V on P1 2x12 connector to +3.3V sense on P20 1x5 signal connector)
+3.3V remote sense drop	200mV (remote sense must be able to regulate out 200mV drop on the +3.3V and return path; from the 2x12 connector to the remote sense points)
Max remote sense current draw	< 5mA

#### Table 124. Remote Sense Requirements

### 13.4.2.5 12V Rail Distribution

The following table shows the configuration of the 12V rails and what connectors and components in the system they are powering.

	P2		P3		P12	P1		P8			P1 1	P5,6, 7	P1 3			P1 6			P1 9	P2 0				
												(2) 1x5,	•	<u>.</u>			<u>,</u>	0	•	0			I	
	2x4		2x4		2x2	2x12			4				GP	U1	GP	U2	GP	U3	GP	U4		OCP		
	CPU	Memor	CPU	Memor	PCI	Fan	Mis	HD	Da	and			2x	2x	2x	2x	2x	2x	2x		Total Curre		Nomina	
	1	y1	2	y2	е	s	С	per	riph	era	ls		3	4	3	4	3	4	3	4	nt	Min	I	Max
12V	17.8		17.8		21.	10.	3.0																	
1	A	10.5 A	A	10.5 A	7 A	0 A	A														91 A	91	95.5	100
12V													6.3	12.	6.3	12.	6.3	12.	6.3	12.				
2													А	5 A	А	5 A	А	5 A	А	5 A	76 A	76	88	100
12V																								
3								18.	0 A												18 A	18	19	20

Table 125. 12V Rail Distribution

Note:

+12V current to PCIe slots may be supplied from four different connectors. 12V1 on P2, 12V2 on P3, 12V3 on P1, and 12V3 on P12. P12 is reserved for board that needs 4 x GPU cards powered. P1 is the main 12V power for PCIe slot; but additional 12V power can be connected to P2 and/or P3. The motherboard MUST NOT short any of the 12V rails or connectors together.

### 13.4.2.6 Hard Drive 12V rail configuration options

The following table shows the hard drive configuration options using the defined power connectors. In some cases additional converter or 'Y' cables are needed.

	P8	P9	P10	P11	P5	P6	P7
	1x4	1x4	1x4	1x4	1x5	1x5	1x4
				18			
3 x 2.5" 8xHDD BP	HDD1 8 x 2.5	HDD2 8 x 2.5	N/a	N/a	N/a	N/a	HDD3 8 x 2.5
2 x 3.5" 4xHDD BP	HDD1 4x3.5		HDD1 4x3.5		peripher	al bay	

#### Table 126. Hard Drive 12V rail configuration options

	P8	P9	P10	P11	P5	P6	P7
	1x4	1x4	1x4	1x4	1x5	1x5	1x4
				18			
1 x 3.5" 8xHDD BP	HDD1 8x3.5		N/a	N/a	peripher	al bay	
8 x 3.5" fixed SATA	2xfixed	2xfixed	2xfixed	2xfixed	peripheral bay		
8 x 3.5" fixed SAS	2xfixed	2xfixed	2xfixed	2xfixed	peripher	al bay	

## 13.4.2.7 DC/DC Converters Loading

The following table defines power and current ratings of three DC/DC converters located on the PDB, each powered from +12V rail. The three converters meet both static and dynamic voltage regulation requirements for the minimum and maximum loading conditions.

#### Table 127. DC/DC Converters Load Ratings

	+12VDC Input DC/DC Converters					
	+3.3V Converter	+5V Converter	-12V Converter			
MAX Load	25A	25A	0.5A			
MIN Static/Dynamic Load	0A	0A	0A			
Max Output Power	3.3V x25A =82.5W	5V x25A =125W	12V x0.5A =6W			

#### 13.4.2.8 5VSB Loading

There is also one DC/DC converter that converts the 12V standby into 5V standby.

#### Table 128. 5VSB Loading

	12V stby/5V stby DC/DC Converters
MAX Load	8A
MIN Static/Dynamic Load	0.1
Max Output Power	5V x8A =40W

### 13.4.2.9 DC/DC Converters Voltage Regulation

The DC/DC converters' output voltages stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise specified in Table 132. The 3.3V and 5V outputs are measured at the remote sense point, all other voltages measured at the output harness connectors.

Table 129.	Voltage	Regulation	Limits
------------	---------	------------	--------

Converter output	Tolerance	Min	Nom	Max	Units
+ 3.3VDC	-4%/+5%	+3.20	+3.30	+3.46	VDC
+ 5VDC	-4%/+5%	+4.80	+5.00	+5.25	VDC
5Vstby	-4%/+5%	+4.80	+5.00	+5.25	VDC

## 13.4.2.10 DC/DC Converters Dynamic Loading

The output voltages remains within limits specified in table above for the step loading and capacitive loading specified in the table below. The load transient repetition rate is only a test specification. The  $\Delta$  step load may occur anywhere within the minimum load to the maximum load shown in Table 127 and Table 128.

Output	Max ∆ Step Load Size	Max Load Slew Rate	Test capacitive Load
+ 3.3VDC	5A	0.25 A/μs	250 μF
+ 5VDC	5A	0.25 A/μs	400 μF
+5Vsb	0.5A	0.25A/µs	20 μF

#### Table 130. Transient Load Requirements

### 13.4.2.11 DC/DC Converter Capacitive Loading

The DC/DC converters is stable and meet all requirements with the following capacitive loading ranges. Minimum capacitive loading applies to static load only.

Table 131. Capacitive Loading Conditions			
Converter output	Min	Max	Units

Converter output	Min	Max	Units
+3.3VDC	250	6800	μF
+5VDC	400	4700	μF
5Vstby	20	350	μF

## 13.4.2.12 DC/DC Converters Closed Loop stability

Each DC/DC converter is unconditionally stable under all line/load/transient load conditions including capacitive load ranges specified in section 13.4.2.11. A minimum of: **45 degrees phase margin** and -**10dB-gain margin** is required. The PDB provides proof of the unit's closed-loop stability with local sensing through the submission of Bode plots. Closed-loop stability must be ensured at the maximum and minimum loads as applicable.

### 13.4.2.13 Common Mode Noise

The Common Mode noise on any output does not exceed 350mV pk-pk over the frequency band of 10Hz to 20MHz.

- The measurement shall be made across a 100Ω resistor between each of DC outputs, including ground, at the DC power connector and chassis ground (power subsystem enclosure).
- The test set-up shall use a FET probe such as Tektronix\* model P6046 or equivalent.


### 13.4.2.14 Ripple/Noise

The maximum allowed ripple/noise output of each DC/DC Converter is defined in the table below. This is measured over a bandwidth of 0Hz to 20MHz at the PDB output connectors. A 10 $\mu$ F tantalum capacitor in parallel with a 0.1 $\mu$ F ceramic capacitor are placed at the point of measurement.

#### Table 132. Ripple and Noise

+3.3V	+5V	-12V	+5VSB
50mVp-p	50mVp-p	120mVp-p	50mVp-p

The test set-up shall be as shown below.



#### Note:

When performing this test, the probe clips and capacitors should be located close to the load.

#### Figure 63. Differential Noise test setup

#### 13.4.2.15 Timing Requirements

Below are timing requirements for the power on/off of the PDB DC/DC converters. The +3.3V, +5V and +12V output voltages should start to rise approximately at the same time. All outputs must rise monotonically.

Description	Min	Max	Units
Output voltage rise time for each main output; 3.3V, 5V, -12V, and 5Vstby.	1.0	20	msec
The main DC/DC converters (3.3V, 5V, -12V) shall be in regulation limits within this time after the 12V input has reached 11.4V.		20	msec
The main DC/DC converters (3.3V, 5V, -12V) must drop below regulation limits within this time after the 12V input has dropped below 11.4V.		20	msec
The 5Vstby converter shall be in regulation limits within this time after the 12Vstby has reach 11.4V.		20	msec
The 5Vstby converter must power off within this time after the 12Vstby input has dropped below 11.4V.		20	msec

#### Table 133. Output Voltage Timing

### 13.4.2.16 Residual Voltage Immunity in Standby Mode

Each DC/DC converter is immune to any residual voltage placed on its respective output (typically a leakage voltage through the system from standby output) up to 500mV. This residual voltage does not have any adverse effect on each DC/DC converter, such as: no additional power dissipation or over-stressing/over-heating any internal components or adversely affecting the turn-on performance (no protection circuits tripping during turn on).

While in Stand-by mode, at no load condition, the residual voltage on each DC/DC converter output does not exceed 100mV.

## 13.4.3 Protection Circuits

The PDB shall shut down all the DC/DC converters on the PDB and the power supply (by PSON) if there is a fault condition on the PDB (OVP or OCP). If the PDB DC/DC converter latches-off due to a protection circuit tripping, an AC cycle OFF for 15sec min or a PSON# cycle HIGH for 1sec shall be able to reset the power supply and the PDB.

## 13.4.3.1 Over-Current Protection (OCP)/240VA Protection

Each DC/DC converter output on PDB has individual OCP protection circuits. The PS+PDB combo shall shutdown and latch off after an over current condition occurs. This latch shall be cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The values are measured at the PDB harness connectors. The DC/DC converters shall not be damaged from repeated power cycling in this condition. Also, the +12V output from the power supply is divided on the PDB into 4 channels and +12V4 is limited to 240VA of power. There are current sensors and limit circuits to shut down the entire PS+PDB combo if the limit is exceeded. The limits are listed in below table. -12V and 5VSB is protected under over current or shorted conditions so that no damage can occur to the power supply. Auto-recovery feature is a requirement on 5VSB rail.

Output Voltage	Min OCP Trip Limits	Max OCP Trip Limits	Usage	Connectors
+3.3V	27A	32A	PCIe, Misc	P1, P5, P6
+5V	27A	32A	PCIe, HDD, Misc	P1, P5, P6
+12V1	91A	100A	CPU1 + memory Fans, Misc	P1-P3, P12
+12V2	76A	100A	HDD and peripherals	P13-P16
+12V3	18A	20A		P5-P11

## 13.4.3.2 Over Voltage Protection (OVP)

+5VSB

Each DC/DC converter output on PDB have individual OVP protection circuits built in and it shall be locally sensed. The PS+PDB combo shall shutdown and latch off after an over voltage condition occurs. This latch shall be cleared by toggling the PSON<sup>#</sup> signal or by an AC power interruption. The table below displays the over voltage limits. The values are measured at the PDB harness connectors. The voltage shall never exceed the maximum levels when measured at the power pins of the output harness connector during any single point of fail. The voltage shall never trip any lower than the minimum levels when measured at the power pins of the PDB connector.

Output voltage	OVP min (v)	OVP max (v)
+3.3V	3.9	4.8
+5V	5.7	6.5
-12V	-13.3	-15.5

6.5

5.7

#### Table 135. Over Voltage Protection (OVP) Limits

## 13.4.4 PWOK (Power OK) Signal

The PDB connects the PWOK signals from the power supply modules and the DC/DC converters to a common PWOK signal. This common PWOK signal connects to the PWOK pin on P1. The DC/DC convert PWOK signals have open collector outputs.

#### 13.4.4.1 System PWOK requirements

The system will connect the PWOK signal to 3.3V or 5V by a pull-up resistor. The maximum sink current of the power supplies are 0.5mA. The minimum resistance of the pull-up resistor is stated below depending upon the motherboard's pull-up voltage. Refer to the *CRPS Power Supply Specification* for signal details.

#### Table 136. System PWOK Requirements

Motherboard pull-up voltage	MIN resistance value (ohms)
5V	10K
3.3V	6.8K

### 13.4.5 PSON Signal

The PDB connects the power supplies PSON signals together and connect them to the PSON signal on P1.

Refer to the CRPS Power Supply Specification for signal details.

#### 13.4.6 PMBus\*

The PDB has no components on it to support PMBus\*. It only needs to connect the power supply PMBus\* signals (clock, data, SMBAlert#) and pass them to the 1x5 signal connector.

#### 13.4.6.1 Addressing

The PDB address the power supply as follows on the PDB.

0 = open, 1 = grounded

#### Table 137. PDB addressing

	Power Supply Position 1	Power Supply Position 2
PDB addressing Address0/Address1	0/0	0/1
Power supply PMBus* device address	B0h	B2h

# 14. Intel<sup>®</sup> Server System P4000CP Accessories

## 14.1 Intel<sup>•</sup> RAID C600 Upgrade Key


Intel<sup>®</sup> RAID C600 Upgrade Keys are used to enable additional storage features on Intel<sup>®</sup> Server Board S2600CP2/S2600CP4 and Intel® Server System P4000CP that use the Intel® C600 series chipset. Several types of Intel<sup>®</sup> RAID C600 Upgrade Keys are available. These keys are used for enabling different storage options and serve different purposes. Intel<sup>®</sup> RAID C600 Upgrade Keys do NOT work on Intel<sup>®</sup> Server Board S2600CP2J.

Item	Product Code	Color of the key	Description
1	Default (No Key)	NA	Activate 4 ports (SATA only). Support software RAID which includes RSTe <sup>1</sup> RAID 0/1/10/5 and ESRT2 <sup>2</sup> RAID 0/1/10.
2	RKSATA4R5	Black	Add RAID 5 support in ESRT2 based on item #1.
3	RKSATA8	Blue	Activate 4 ports (SATA only). Support software RAID which includes RSTe <sup>1</sup> RAID 0/1/10/5 and ESRT2 <sup>2</sup> RAID 0/1/10.
4	RKSATA8R5	White	Add RAID 5 support in ESRT2 based on item #3.
5	RKSAS4	Green	Activate 4 ports (SAS/SATA). Support software RAID which includes RSTe <sup>1</sup> RAID 0/1/10 and ESRT2 <sup>2</sup> RAID 0/1/10.
6	RKSAS4R5	Yellow	Add RAID 5 support in ESRT2 based on item #5.
7	RKSAS8	Orange	Activate 8 ports (SAS/SATA). Support software RAID which includes RSTe <sup>1</sup> RAID 0/1/10 and ESRT2 <sup>2</sup> RAID 0/1/10.
8	RKSAS8R5	Purple	Add RAID 5 support in ESRT2 based on item #7.

#### Table 138. Intel<sup>®</sup> RAID C600 Upgrade Key

 $\begin{array}{l} \textbf{Note}^1: \mbox{ RSTe - Intel}^{\ensuremath{\mathbb{R}}} \ \underline{R}apid \ \underline{S}torage \ \underline{T}echnology \ \underline{e}nterprise.\\ \textbf{Note}^2: \ \mbox{ ESRT2 - Intel}^{\ensuremath{\mathbb{E}}} \ \underline{E}mbedded \ \underline{S}erver \ \underline{R}AID \ \underline{T}echnology \ II. \end{array}$ 

Intel<sup>®</sup> RAID C600 Upgrade keys enable software RAID, it does not require additional RAM nor does it use a backup battery. This key is the only hardware required to add additional RAID options to server boards. An Intel<sup>®</sup> RAID C600 key can be installed to Intel<sup>®</sup> Server Board S2600CP at the location as shown in the figure below.



# Figure 64. Intel<sup>®</sup> RAID C600 Key

# 14.2 Intel<sup>•</sup> Remote Management Module 4 (Intel<sup>•</sup> RMM4)

Intel<sup>®</sup> Remote Management Model 4 (RMM4) includes two components, Intel<sup>®</sup> Remote Management Module 4 Lite (RMM4 Lite) and Intel<sup>®</sup> Dedicated Server Management NIC (DMN). RMM4 Lite is the key that can enable advance features of server onboard Integrated BMC. DMN can provide a dedicated management LAN interface. This DMN is only for Integrated BMC management communication and cannot be shared with OS.

Intel <sup>•</sup> Product Code	Description	Kit Contents	Benefits
AXXRMM4LITE	Intel <sup>®</sup> Remote Management Module 4 Lite	RMM4 Lite Activation Key	Enables KVM and media redirection by onboard NIC
AXXRMM4	Intel <sup>®</sup> Remote Management Module 4	RMM4 Lite Activation Key Dedicated NIC Port Module	Dedicated NIC for management traffic, KVM and media Redirection.

The RMM4 can be installed in Intel<sup>®</sup> Server System P4000CP at the board and chassis locations as shown in the figure below.




Figure 65. Intel<sup>®</sup> RMM4

For more detail information of RMM4, please refer to *Intel<sup>®</sup> Remote Management Module 4 Technical Product Specification.* 

# 14.3 Rack Options

Intel<sup>®</sup> Server System P4308CP4MHEN, P4308CP4MHGC and P4208CP4MHGC can be converted to rack systems with the rack bezel and rack rail options.




Figure 66. Optional Rack Bezel

Rack rail options include AXXELVRAIL and AXX3U5UPRAIL.

### Table 140. AXXELVRAIL and AXX3U5UPRAIL Rack Options

AXXELVRAIL	AXX3U5UPRAIL
<ul> <li>3U to 5U compatible</li> </ul>	<ul> <li>3U to 5U compatible</li> </ul>
<ul> <li>Tool-less chassis attach (optional screws)</li> </ul>	<ul> <li>Tool-less installation</li> </ul>
<ul> <li>Tools required to attach rails to rack</li> </ul>	<ul> <li>Full extension from rack</li> </ul>
<ul> <li>1/2 extension from rack</li> </ul>	<ul> <li>Stab in system install</li> </ul>
	<ul> <li>Optional cable management arm support</li> </ul>

### AXX3U5UCMA

Cable Management Arm support AXX3U5UPRAIL

**Caution**: THE MAXIMUM RECOMMENDED SERVER WEIGHT FOR THE RACK RAILS CAN BE FOUND at <u>http://www.intel.com/support/motherboards/server/sb/CS-</u> <u>033655.htm</u>. EXCEEDING THE MAXIMUM RECOMMENDED WEIGHT OR MISALIGNMENT OF THE SERVER MAY RESULT IN FAILURE OF THE RACK RAILS HOLDING THE SERVER. Use of a mechanical assist to install and align server into the rack rails is recommended.

# 15. Design and Environmental Specifications

# 15.1 Intel<sup>•</sup> Server Board S2600CP Design Specifications

The following table defines the Intel<sup>®</sup> Server Board S2600CP operating and non-operating environmental limits. Operation of the Intel<sup>®</sup> Server Board S2600CP at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

Operating Temperature	0°C to 55°C <sup>1</sup> (32°F to 131°F)
Non-Operating Temperature	-40°C to 70°C (-40°F to 158°F)
DC Voltage	± 5% of all nominal voltages
Shock (Unpackaged)	Trapezoidal, 35g, 170 inches/sec
Shock (Packaged)	
< 20 pounds	36 inches
20 to < 40 pounds	30 inches
40 to < 80 pounds	24 inches
80 to < 100 pounds	18 inches
100 to < 120 pounds	12 inches
120 pounds	9 inches
Vibration (Unpackaged)	5 Hz to 500 Hz 3.13 g RMS random

### Table 141. Server Board Design Specifications

Note:

<sup>1.</sup> Chassis design must provide proper airflow to avoid exceeding the processor maximum case temperature.

**Disclaimer Note**: Intel<sup>®</sup> ensures the unpackaged server board and system meet the shock requirement mentioned above through its own chassis development and system configuration. It is the responsibility of the system integrator to determine the proper shock level of the board and system if the system integrator chooses different system configuration or different chassis. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of its published operating or non-operating limits.

**Disclaimer Note**: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel<sup>®</sup> server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel<sup>®</sup> developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of its published operating or non-operating limits.

# 15.2 Intel<sup>•</sup> Server System P4000CP Environmental Limits

The following table defines the Intel<sup>®</sup> Server System P4000CP system level operating and nonoperating environmental limits. Operation of the Intel<sup>®</sup> Server System P4000CP at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

Pa	rameter	Limits
Temperature		
ł	Operating	10°C to 35°C (50°F to 95°F) with the maximum rate of change not to exceed 10°C per hour
	Non-Operating	-40°C to 70°C (-40°F to 158°F)
Humidity		
·	Non-Operating	50% to 90%, non-condensing with a maximum wet bulb of 28°C (at temperatures from 25°C to 35°C)
Shock		
	Operating	Half sine, <u>2g</u> , 11 mSec
	Unpackaged	Trapezoidal, 25g, velocity change is based on packaged weight
	Packaged	Product Weight: ≥ 40 to < 80
		Non-palletized Free Fall Height = 18 inches
		Palletized (single product) Free Fall Height = NA
Vibration		
	Unpackaged	5 Hz to 500 Hz 2.20 g RMS random
	Packaged	5 Hz to 500 Hz 1.09 g RMS random
AC-DC		
	Voltage	90 Hz to 132 V and 180 V to 264 V
	Frequency	47 Hz to 63 Hz
	Source Interrupt	No loss of data for power line drop-out of 12 mSec
	Surge Non- operating and operating	Unidirectional
	Line to earth Only	AC Leads         2.0 kV           I/O Leads         1.0 kV           DC Leads         0.5 kV
ESD		
	Air Discharged	12.0 kV
	Contact Discharge	8.0 kV
Acoustics Sound Power Measured		
	Power in Watts	<300 W ≥300 W ≥600 W ≥1000 W
	Servers/Rack Mount BA	7.0 7.0 7.0 7.0 7.0

### Table 142. System Environmental Limits Summary

# 15.3 MTBF

The following is the calculated Mean Time Between Failures (MTBF) 40°C (ambient air). These values are derived using a historical failure rate and multiplied by factors for application, electrical and/or thermal stress and for device maturity. You should view MTBF estimates as "reference numbers" only.

- Calculation Model: Telcordia\* Issue 2, method I case 3
- Operating Temperature: Server in 40°C ambient air
- Operating Environment: Ground Benign, Controlled
- Duty Cycle: 100%
- Quality Level: II

Assembly	Failure Rate	MTBF
Motherboard	4,617.71	216,557
Integrated Circuits	1,756.55	569,298
Transistor_Bipolar	6.04	165,508,840
Transistor_MOSFET	418.11	2,391,663
Diodes	20.26	49,353,370
Diodes_LED	90.09	11,099,561
Resistors	960.02	1,041,635
Capacitors	213.71	4,679,143
E-Cap	571.98	1,748,312
Inductors	109.62	9,122,408
Connections	623.35	1,604,218
Misc	73.08	13,682,860

### Table 143. MTBF Estimate

# 15.4 Server Board Power Distribution

This section provides power supply design guidelines for a system using the Intel<sup>®</sup> Server Board S2600CP. The following diagram shows the power distribution implemented on these server boards. For power supply data, please refer to the chapter that describe the power system options including 550W or 750W power supply. Please note the intent of 550W/750W power supply data is to provide customers with a guide to assist in defining and/or selecting a power supply for custom server platform designs that utilize the server boards detailed in this document.




Figure 67. Power Distribution Block Diagram

# Appendix A: Integration and Usage Tips

- When adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-V standby is still present even though the server board is powered off.
- This server board supports The Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2600 product family with a Thermal Design Power (TDP) of up to and including 135 Watts. Previous generations of the Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported.
- Processors must be installed in order. CPU 1 must be populated for the server board to operate.
- On the back edge of the server board are eight diagnostic LEDs that display a sequence of amber POST codes during the boot process. If the server board hangs during POST, the LEDs display the last POST event run before the hang.
- This server board only supports registered DDR3 DIMMs (RDIMMs) and unbuffered DDR3 DIMMs (UDIMMs). Mixing of RDIMMs and UDIMMs is not supported.
- For the best performance, the number of DDR3 DIMMs installed should be balanced across both processor sockets and memory channels. For example, a two-DIMM configuration performs better than a one-DIMM configuration. In a two-DIMM configuration, DIMMs should be installed in DIMM sockets A1 and D1.
- The Intel<sup>®</sup> Remote Management Module 4 (Intel<sup>®</sup> RMM4) connector is not compatible with any previous versions of the Intel<sup>®</sup> Remote Management Module (Product Order Code – AXXRMM, AXXRMM2, and AXXRMM3).
- Clear the CMOS with AC power cord plugged. Removing the AC power before
  performing the CMOS clear operation causes the system to automatically power up and
  immediately power down after the CMOS clear procedure is followed and AC power is
  re-applied. If this happens, remove the AC power cord, wait 30 seconds, and then reconnect the AC power cord. Power up the system and proceed to the <F2> BIOS Setup
  utility to reset the desired settings.
- Normal Integrated BMC functionality is disabled with the BMC Force Update jumper set to the "enabled" position (pins 2-3). The server should never be run with the BMC Force Update jumper set in this position and should only be used when the standard firmware update process fails. This jumper should remain in the default (disabled) position (pins 1-2) when the server is running normally.
- When performing a normal BIOS update procedure, the BIOS recovery jumper must be set to its default position (pins 1-2).

# Appendix B: Compatible Intel<sup>®</sup> Server Chassis

The Intel<sup>®</sup> Server Board S2600CP can be used inside Intel<sup>®</sup> Server Chassis P4000M family.

Chassis Name	System Fans	Storage Drives	Power Supply(s)
P4308XXMFEN	Two Fixed Fans	Eight 3.5" Fixed Drive Trays	550W Fixed PSU
P4308XXMHEN	Two Fixed Fans	Eight 3.5" Hotswap Drive Bay	550W Fixed PSU
P4308XXMFGN	Two Fixed Fans	Eight 3.5" Fixed Drive Trays	One 750W CRPS
P4308XXMHGC	Five Redundant Fans	Eight 3.5" Hotswap Drive Bay	Two 750W CRPS
P4308XXMHJC	Five Redundant Fans	Eight 3.5" Hotswap Drive Bay	Two 1200W CRPS
P4208XXMHEN	Two Fixed Fans	Eight 2.5" Hotswap Drive Bay	550W Fixed PSU
P4208XXMHDR	Two Fixed Fans	Eight 2.5" Hotswap Drive Bay	Two 460W CRPS
P4208XXMHGR	Two Fixed Fans	Eight 2.5" Hotswap Drive Bay	Two 750W CRPS
P4208XXMHGC	Five Redundant Fans	Eight 2.5" Hotswap Drive Bay	Two 750W CRPS
P4216XXMHJC	Five Redundant Fans	Sixteen 2.5" Hotswap Drive Bay	Two 1200W CRPS

# Table 144. Compatible Intel<sup>®</sup> Server Chassis

# Appendix C: BMC Sensor Tables

This appendix lists the sensor identification numbers and information about the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. See the *Intelligent Platform Management Interface Specification, Version 2.0* for sensor and event/reading-type table information.

# Sensor Type Codes

Sensor table given below lists the sensor identification numbers and information regarding the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. Refer to the *Intelligent Platform Management Interface Specification, Version 2.0* for sensor and event/reading-type table information.

### Sensor Type

The sensor type references the values in the Sensor Type Codes table in the *Intelligent Platform Management Interface Specification* Second *Generation, Version 2.0.* It provides a context to interpret the sensor.

### **Event/Reading Type**

The event/reading type references values from the Event/Reading Type Code Ranges and the Generic Event/Reading Type Code tables in the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0.* Digital sensors are specific type of discrete sensors that only have two states.

### **Event Thresholds/Triggers**

The following event thresholds are supported for threshold type sensors:

[u,l][nr,c,nc] upper non-recoverable, upper critical, upper non-critical, lower non-recoverable, lower critical, lower non-critical uc, lc upper critical, lower critical

Event triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the *Generic Event/Reading Type Code* or *Sensor Type Code* tables in the *Intelligent Platform Management Interface Specification Second Generation, Version 2.0,* depending on whether the sensor event/reading type is generic or a sensor-specific response.

### Assertion/Deassertion

Assertion and de-assertion indicators reveal the type of events this sensor generates:

As: Assertion

De: De-assertion

### Readable Value/Offsets

Readable value indicates the type of value returned for threshold and other non-discrete type sensors.

Readable offsets indicate the offsets for discrete sensors that are readable by means of the *Get Sensor Reading* command. Unless otherwise indicated, event triggers are readable. Readable offsets consist of the reading type offsets that do not generate events.

### Event Data

Event data is the data that is included in an event message generated by the associated sensor. For threshold-based sensors, these abbreviations are used:

### R: Reading value

T: Threshold value

### **Rearm Sensors**

The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically. This column indicates the type supported by the sensor. The following abbreviations are used in the comment column to describe a sensor:

A: Auto-rearm

M: Manual rearm

I: Rearm by init agent

### Default Hysteresis

The hysteresis setting applies to all thresholds of the sensor. This column provides the count of hysteresis for the sensor, which can be 1 or 2 (positive or negative hysteresis).

### Criticality

Criticality is a classification of the severity and nature of the condition. It also controls the behavior of the front panel status LED.

### Standby

Some sensors operate on standby power. These sensors may be accessed and/or generate events when the main (system) power is off, but AC power is present.

**Note**: All sensors listed below may not be present on all platforms. Please check platform EPS section for platform applicability and platform chassis section for chassis specific sensors. Redundancy sensors will be only present on systems with appropriate hardware to support redundancy (for instance, fan or power supply).

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De-	Readable Value/Off	Event Data	Rearm	Stand- by
							assert	sets			
					00 - Power down	ОК					
					02 - 240 VA power down	Fatal				A	
Power Unit Status			Power Unit	Sensor	04 - A/C lost	OK	As and		Trig Offset		
(Pwr Unit Status)	01h	All	09h	Specific 6Fh	05 - Soft power control failure	Fatal	De	-			X
					06 - Power unit failure						
	ncy <sup>1</sup> 02h Chassis- specific				00 - Fully Redundant	ОК		_	Trig Offset	М	
					01 - Redundancy lost	Degraded	As and De				
Power Unit Redundancy <sup>1</sup> (Pwr Unit Redund)			Power Unit 09h		02 - Redundancy degraded	Degraded					x
			0Bh	03 - Non- redundant: sufficient resources. Transition from full redundant state.	Degraded			Unset			

### Table 145. Integrated BMC Core Sensors

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
					04 – Non- redundant: sufficient resources. Transition from insufficient state.	Degraded					
					05 - Non- redundant: insufficient resources	Fatal					
					06 – Redundant: degraded from fully redundant state.	Degraded					
					07 – Redundant: Transition from non-redundant state.	Degraded					
			Watchdog	Sensor	00 - Timer expired, status only 01 - Hard reset				Trig		
IPMI Watchdog (IPMI Watchdog)	03h	All	2 23h	Specific 6Fh	02 - Power down 03 - Power cycle	ОК	As	_	Offset	A	x
					08 - Timer interrupt						
Physical Security	04h	Chassis Intrusion is	Physical Security	Sensor Specific	00 - Chassis intrusion	Degraded	As and De	-	Trig Offset	А	Х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
(Physical Scrty)		chassis- specific	05h	6Fh	04 - LAN leash lost	ОК					
FP Interrupt (FP NMI Diag Int)	05h	Chassis - specific	Critical Interrupt 13h	Sensor Specific 6Fh	00 - Front panel NMI/diagnostic interrupt	ОК	As	-	Trig Offset	A	_
SMI Timeout (SMI Timeout)	06h	All	SMI Timeout F3h	Digital Discrete 03h	01 – State asserted	Fatal	As and De	-	Trig Offset	A	-
System Event Log (System Event Log)	07h	All	Event Logging Disabled 10h	Sensor Specific 6Fh	02 - Log area reset/cleared	ОК	As	_	Trig Offset	A	х
System Event (System Event)	08h	All	System Event 12h	Sensor Specific 6Fh	02 - Undetermined system H/W failure 04 – PEF action	Fatal OK	As and De As	-	Trig Offset	A	x
Button Sensor (Button)	09h	All	Button/Swi tch 14h	Sensor Specific 6Fh	00 – Power Button 02 – Reset Button	ОК	AS	_	Trig Offset	A	x
BMC Watchdog	0Ah	All	Mgmt System Health 28h	Digital Discrete 03h	01 – State Asserted	Degraded	As	_	Trig Offset	A	-
Voltage Regulator Watchdog (VR Watchdog)	0Bh	All	Voltage 02h	Digital Discrete 03h	01 – State Asserted	Fatal	As and De	_	Trig Offset	М	х
Fan Redundancy <sup>1</sup>	0Ch	Chassis- specific	Fan	Generic	00 - Fully redundant	ОК	As and De	-	Trig Offset	А	-

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
(Fan Redundancy)			04h	0Bh	01 - Redundancy lost	Degraded		3013			
					02 - Redundancy degraded	Degraded					
					03 - Non- redundant: Sufficient resources. Transition from redundant	Degraded					
					04 - Non- redundant: Sufficient resources. Transition from insufficient.	Degraded					
					05 - Non- redundant: insufficient resources.	Non-Fatal					
					06 – Non- Redundant: degraded from fully redundant.	Degraded					
					07 - Redundant degraded from non-redundant	Degraded					
SSB Thermal Trip (SSB Therm Trip)	0Dh	All	Temperatu re 01h	Digital Discrete 03h	01 – State Asserted	Fatal	As and De	-	Trig Offset	М	х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
IO Module Presence (IO Mod Presence)	0Eh	Platform- specific	Module/Bo ard 15h	Digital Discrete 08h	01 – Inserted/Prese nt	ОК	As and De	_	Trig Offset	М	-
SAS Module Presence (SAS Mod Presence)	0Fh	Platform- specific	Module/Bo ard 15h	Digital Discrete 08h	01 – Inserted/Prese nt	ОК	As and De	_	Trig Offset	М	х
BMC Firmware Health (BMC FW Health)	10h	All	Mgmt Health 28h	Sensor Specific 6Fh	04 – Sensor Failure	Degraded	As	-	Trig Offset	A	х
System Airflow (System Airflow)	11h	All	Other Units 0Bh	Threshold 01h	-	_	_	Analog	_	_	_
FW Update Status	12h	All	Version Change 2Bh	OEM defined x70h	00h→Update started 01h→Update completed successfully. 02h→Update failure	ОК	As	_	Trig Offset	A	_
IO Module2 Presence (IO Mod2 Presence)	13h	Platform- specific	Module/Bo ard 15h	Digital Discrete 08h	01 – Inserted/Prese nt	ОК	As and De	_	Trig Offset	М	-
Baseboard Temperature 5 (Platform Specific)	14h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Baseboard Temperature 6 (Platform Specific)	15h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
IO Module2 Temperature (I/O Mod2 Temp)	16h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	х
PCI Riser 3 Temperature (PCI Riser 5 Temp)	17h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
PCI Riser 4 Temperature (PCI Riser 4 Temp)	18h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Baseboard +1.05V Processor3 Vccp (BB +1.05Vccp P3)	19h	Platform- specific	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.05V Processor4 Vccp (BB +1.05Vccp P4)	1Ah	Platform- specific	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard Temperature 1 (Platform Specific)	20h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Front Panel Temperature (Front Panel Temp)	21h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
SSB Temperature (SSB Temp)	22h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Baseboard Temperature 2 (Platform Specific)	23h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Baseboard Temperature 3 (Platform Specific)	24h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Baseboard Temperature 4 (Platform Specific)	25h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	х
IO Module Temperature (I/O Mod Temp)	26h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
PCI Riser 1 Temperature (PCI Riser 1 Temp)	27h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
IO Riser Temperature (IO Riser Temp)	28h	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Hot-swap Backplane 1 Temperature (HSBP 1 Temp)	29h	Chassis- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Hot-swap Backplane 2 Temperature (HSBP 2 Temp)	2Ah	Chassis- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
Hot-swap Backplane 3 Temperature (HSBP 3 Temp)	2Bh	Chassis- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
PCI Riser 2 Temperature (PCI Riser 2 Temp)	2Ch	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
SAS Module Temperature (SAS Mod Temp)	2Dh	Platform- specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	х
Exit Air Temperature (Exit Air Temp)	2Eh	Chassis and Platform Specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Network Interface Controller Temperature (LAN NIC Temp)	2Fh	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Fan Tachometer Sensors (Chassis specific sensor names)	30h– 3Fh	Chassis and Platform Specific	Fan 04h	Threshold 01h	[l] [c,nc]	nc = Degraded c = Non- fatal <sup>2</sup>	As and De	Analog	R, T	М	-
Fan Present Sensors (Fan x Present)	40h– 4Fh	Chassis and Platform Specific	Fan 04h	Generic 08h	01 - Device inserted	ок	As and De	-	Trigger ed Offset	Auto	-
					00 - Presence	ОК					
					01 - Failure	Degraded					
Power Supply 1 Status	50h	Chassis-	Power Supply	Sensor Specific	02 – Predictive Failure	Degraded	As and	_	Trig	А	x
(PS1 Status)		specific	08h	6Fh	03 - A/C lost	Degraded	De		Offset		
					06 – Configuration error	ок					
					00 - Presence	OK					
					01 - Failure	Degraded					
Power Supply 2 Status	51h	Chassis-	Power Supply	Sensor Specific	02 – Predictive Failure	Degraded	As and	_	Trig	А	x
(PS2 Status)	0.111	specific	08h	6Fh	03 - A/C lost	Degraded	De		Offset		
					06 – Configuration error	ок					
Power Supply 1 AC Power Input (PS1 Power In)	54h	Chassis- specific	Other Units 0Bh	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Power Supply 2 AC Power Input (PS2 Power In)	55h	Chassis- specific	Other Units 0Bh	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Power Supply 1 +12V % of Maximum Current Output (PS1 Curr Out %)	58h	Chassis- specific	Current 03h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
Power Supply 2 +12V % of Maximum Current Output (PS2 Curr Out %)	59h	Chassis- specific	Current 03h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
Power Supply 1 Temperature (PS1 Temperature)	5Ch	Chassis- specific	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
Power Supply 2 Temperature (PS2 Temperature)	5Dh	Chassis- specific	Temperatu re	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
					00 - Drive Presence	ОК					
	60h		Drive Clet	Sensor	01- Drive Fault	Degraded					
Hard Disk Drive 16 - 24 Status (HDD 16 - 24 Status)	– 68h	Chassis- specific	Drive Slot 0Dh	Specific 6Fh	07 - Rebuild/Rema p in progress	Degraded	As and De	_	Trig Offset	A	X
	69h - 6Bh	Chassis- specific	Microcontr oller 16h	Discrete 0Ah	04- transition to Off Line	Degraded		_	Trig Offset		x
Processor 1 Status (P1 Status)	70h	All	Processor 07h	Sensor Specific	01 - Thermal trip	Fatal	As and De	_	Trig Offset	М	x
	771	<u>.</u>	<b>D</b>	6Fh Sensor	07 - Presence 01 - Thermal	OK	As and		Trig		
Processor 2 Status	71h	All	Processor	Specific	trip	Fatal	De	-	Offset	М	Х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
(P2 Status)			07h	6Fh	07 - Presence	OK					
Processor 3 Status (P3 Status)	72h	Platform- specific	Processor 07h	Sensor Specific	01 - Thermal trip	Fatal	As and De	_	Trig Offset	м	х
(1 0 0(2(03)		opeeme	0/11	6Fh	07 - Presence	ОК			0		
Processor 4 Status (P4 Status)	73h	Platform- specific	Processor 07h	Sensor Specific	01 - Thermal trip	Fatal	As and De	-	Trig Offset	М	х
(F4 Status)		opeoine	0/11	6Fh	07 - Presence	OK	20		Childer		
Processor 1 Thermal Margin (P1 Therm Margin)	74h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	А	_
Processor 2 Thermal Margin (P2 Therm Margin)	75h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-
Processor 3 Thermal Margin (P3 Therm Margin)	76h	Platform- specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-
Processor 4 Thermal Margin (P4 Therm Margin)	77h	Platform- specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-
Processor 1 Thermal Control % (P1 Therm Ctrl %)	78h	All	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	Trig Offset	A	-
Processor 2 Thermal Control % (P2 Therm Ctrl %)	79h	All	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	Trig Offset	A	_
Processor 3 Thermal Control % (P3 Therm Ctrl %)	7Ah	Platform- specific	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	Trig Offset	A	_
Processor 4 Thermal Control % (P4 Therm Ctrl %)	7Bh	Platform- specific	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	Trig Offset	А	_

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Processor 1 ERR2 Timeout (P1 ERR2)	7Ch	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	_	Trig Offset	A	_
Processor 2 ERR2 Timeout (P2 ERR2)	7Dh	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	-	Trig Offset	A	-
Processor 3 ERR2 Timeout (P3 ERR2)	7Eh	Platform- specific	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	-	Trig Offset	A	_
Processor 4 ERR2 Timeout (P4 ERR2)	7Fh	Platform- specific	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	-	Trig Offset	A	-
Catastrophic Error (CATERR)	80h	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	_	Trig Offset	М	_
Processor1 MSID Mismatch (P1 MSID Mismatch)	81h	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	_	Trig Offset	М	_
Processor Population Fault (CPU Missing)	82h	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	Fatal	As and De	_	Trig Offset	М	_
Processor 1 DTS Thermal Margin (P1 DTS Therm Mgn)	83h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-
Processor 2 DTS Thermal Margin (P2 DTS Therm Mgn)	84h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Processor 3 DTS Thermal Margin (P3 DTS Therm Mgn)	85h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Processor 4 DTS Thermal Margin (P4 DTS Therm Mgn)	86h	All	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	А	_
Processor2 MSID Mismatch (P2 MSID Mismatch)	87h	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	fatal	As and De	-	Trig Offset	М	-
Processor 1 VRD Temperature (P1 VRD Hot)	90h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	М	-
Processor 2 VRD Temperature (P2 VRD Hot)	91h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	М	-
Processor 3 VRD Temperature (P3 VRD Hot)	92h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	М	_
Processor 4 VRD Temperature (P4 VRD Hot)	93h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	М	-
Processor 1 Memory VRD Hot 0-1 (P1 Mem01 VRD Hot)	94h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	А	_
Processor 1 Memory VRD Hot 2-3 (P1 Mem23 VRD Hot)	95h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	A	-
Processor 2 Memory VRD Hot 0-1 (P2 Mem01 VRD Hot)	96h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	_	Trig Offset	А	_
Processor 2 Memory VRD Hot 2-3 (P2 Mem23 VRD Hot)	97h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	A	-

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Processor 3 Memory VRD Hot 0-1 (P3 Mem01 VRD Hot)	98h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	_	Trig Offset	A	_
Processor 3 Memory VRD Hot 2-3 (P4 Mem23 VRD Hot)	99h	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	_	Trig Offset	A	_
Processor 4 Memory VRD Hot 0-1 (P4 Mem01 VRD Hot)	9Ah	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	A	_
Processor 4 Memory VRD Hot 2-3 (P4 Mem23 VRD Hot)	9Bh	All	Temperatu re 01h	Digital Discrete 05h	01 - Limit exceeded	Non-fatal	As and De	-	Trig Offset	A	-
Power Supply 1 Fan Tachometer 1 (PS1 Fan Tach 1)	A0h	Chassis- specific	Fan 04h	Generic – digital discrete	01 – State Asserted	Non-fatal	As and De	-	Trig Offset	М	-
Power Supply 1 Fan Tachometer 2 (PS1 Fan Tach 2)	A1h	Chassis- specific	Fan 04h	Generic – digital discrete	01 – State Asserted	Non-fatal	As and De	-	Trig Offset	М	-
Power Supply 2 Fan Tachometer 1 (PS2 Fan Tach 1)	A4h	Chassis- specific	Fan 04h	Generic – digital discrete	01 – State Asserted	Non-fatal	As and De	-	Trig Offset	М	-
Power Supply 2 Fan Tachometer 2 (PS2 Fan Tach 2)	A5h	Chassis- specific	Fan 04h	Generic – digital discrete	01 – State Asserted	Non-fatal	As and De	-	Trig Offset	М	-
Processor 1 DIMM Aggregate Thermal Margin 1 (P1 DIMM Thrm Mrgn1)	B0h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Processor 1 DIMM Aggregate Thermal Margin 2 (P1 DIMM Thrm Mrgn2)	B1h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Processor 2 DIMM Aggregate Thermal Margin 1 (P2 DIMM Thrm Mrgn1)	B2h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Processor 2 DIMM Aggregate Thermal Margin 2 (P2 DIMM Thrm Mrgn2)	B3h	All	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	_
Processor 3 DIMM Aggregate Thermal Margin 1 (P3 DIMM Thrm Mrgn1)	B4h	Platform Specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Processor 3 DIMM Aggregate Thermal Margin 2 (P3 DIMM Thrm Mrgn2)	B5h	Platform Specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	_
Processor 4 DIMM Aggregate Thermal Margin 1 (P4 DIMM Thrm Mrgn1)	B6h	Platform Specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Processor 4 DIMM Aggregate Thermal Margin 2 (P4 DIMM Thrm Mrgn2)	B7h	Platform Specific	Temperatu re 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Fan Tachometer Sensors (Chassis specific sensor names)	BAh– BFh	Chassis and Platform Specific	Fan 04h	Threshold 01h	[l] [c,nc]	nc = Degraded c = Non- fatal <sup>2</sup>	As and De	Analog	R, T	М	-
Processor 1 DIMM Thermal Trip (P1 Mem Thrm Trip)	C0h	All	Memory 0Ch	Digital Discrete 03h	0A- Critical overtemperatu re	Fatal	As and De	-	Trig Offset	М	-
Processor 2 DIMM Thermal Trip (P2 Mem Thrm Trip)	C1h	All	Memory 0Ch	Digital Discrete 03h	0A- Critical overtemperatu re	Fatal	As and De	_	Trig Offset	М	-
Processor 3 DIMM Thermal Trip (P3 Mem Thrm Trip)	C2h	All	Memory 0Ch	Digital Discrete 03h	0A- Critical overtemperatu re	Fatal	As and De	-	Trig Offset	М	x

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Processor 4 DIMM Thermal Trip (P4 Mem Thrm Trip)	C3h	All	Memory 0Ch	Digital Discrete 03h	0A- Critical overtemperatu re	Fatal	As and De	_	Trig Offset	М	x
Global Aggregate Temperature Margin 1 (Agg Therm Mrgn 1)	C8h	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 2 (Agg Therm Mrgn 2)	C9h	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 3 (Agg Therm Mrgn 3)	CAh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 4 (Agg Therm Mrgn 4)	CBh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	-
Global Aggregate Temperature Margin 5 (Agg Therm Mrgn 5)	CCh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 6 (Agg Therm Mrgn 6)	CDh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 7 (Agg Therm Mrgn 7)	CEh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Global Aggregate Temperature Margin 8 (Agg Therm Mrgn 8)	CFh	Platform Specific	Temperatu re 01h	Threshold 01h	-	-	-	Analog	R, T	A	_
Baseboard +12V (BB +12.0V)	D0h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Baseboard +5V (BB +5.0V)	D1h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +3.3V (BB +3.3V)	D2h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +5V Stand-by (BB +5.0V STBY)	D3h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	x
Baseboard +3.3V Auxiliary (BB +3.3V AUX)	D4h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Baseboard +1.05V Processor1 Vccp (BB +1.05Vccp P1)	D6h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.05V Processor2 Vccp (BB +1.05Vccp P2)	D7h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Baseboard +1.5V P1 Memory AB VDDQ (BB +1.5 P1MEM AB)	D8h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.5V P1 Memory CD VDDQ (BB +1.5 P1MEM CD)	D9h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.5V P2 Memory AB VDDQ (BB +1.5 P2MEM AB)	DAh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Baseboard +1.5V P2 Memory CD VDDQ (BB +1.5 P2MEM CD)	DBh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	_

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
Baseboard +1.8V Aux (BB +1.8V AUX)	DCh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	-
Baseboard +1.1V Stand- by (BB +1.1V STBY)	DDh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	-
Baseboard CMOS Battery (BB +3.3V Vbat)	DEh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.35V P1 Low Voltage Memory AB VDDQ (BB +1.35 P1LV AB)	E4h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	А	-
Baseboard +1.35V P1 Low Voltage Memory CD VDDQ (BB +1.35 P1LV CD)	E5h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +1.35V P2 Low Voltage Memory AB VDDQ (BB +1.35 P2LV AB)	E6h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	_
Baseboard +1.35V P2 Low Voltage Memory CD VDDQ (BB +1.35 P2LV CD)	E7h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +3.3V Riser 1 Power Good (BB +3.3 RSR1 PGD)	EAh	Platform Specific	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-
Baseboard +3.3V Riser 2 Power Good (BB +3.3 RSR2 PGD)	EBh	Platform Specific	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	-

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event/Reading Type	Event Offset Triggers	Contrib. To System Status	Assert/ De- assert	Readable Value/Off sets	Event Data	Rearm	Stand- by
	FOR		Drive Slot		00 - Drive Presence 01- Drive Fault	OK Degraded					
Hard Disk Drive 1 -15 Status (HDD 1 - 15 Status)	F0h - FEh	Chassis- specific	Drive Slot 0Dh	Sensor Specific 6Fh	07 - Rebuild/Rema p in progress	Degraded	As and De	_	Trig Offset	A	x

#### Notes:

1. Redundancy sensors will be only present on systems with appropriate hardware to support redundancy (for instance, fan or power supply).

2. This is only applicable when the system does not support redundant fans. When fan redundancy is supported, then the contribution to system state is driven by the fan redundancy sensor.

# Appendix D: Platform Specific BMC Appendix

This is an addendum document to *BMC Core EPS*. This document describes platform and chassis specific information.

# Product ID

Bytes 11:12 (product ID) of Get Device ID command response: 4Ah 00h

### **IPMI Channel ID Assignments**

Below table provides the information of BMC channels' assignments.

Channel ID	Interface	Supports Sessions
0	Primary IPMB	No
1	LAN 1	Yes
2	LAN 2	Yes
3	LAN 3 <sup>1</sup>	Yes
	(Provided by the Intel <sup>®</sup> Dedicated Server Management NIC)	
4	Reserved	Yes
5	USB	No
6	Secondary IPMB	No
7	SMM	No
8– 0Dh	Reserved	-
0Eh	Self <sup>2</sup>	-
0Fh	SMS/Receive Message Queue	No

### Table 146. IPMI Channel ID Assignments

### Notes:

- 1. Optional HW supported by the server system.
- 2. Refers to the actual channel used to send the request.

# ACPI S3 Sleep State Support

Not supported.

## Processor Support for Intel<sup>®</sup> Server Board S2600CP

- Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 product family up to 135 Watt
- Intel<sup>®</sup> Xeon<sup>®</sup> processor E5-2600 v2 product family up to 135 Watt

## Supported Chassis

- Intel<sup>®</sup> Server Chassis P4208XXM (Fixed fans, fixed or redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Fixed fans, fixed or redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)

Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

# Chassis-specific sensors

Intel <sup>®</sup> Server Chassis	Fan Tachometer sensors	Fan Presence sensors	Physical security (Chassis intrusion) Sensor	FP interrupt (FP NMI Diag Int)
P4208XXM/	System Fan 1(30h)	NA	Physical Scrty (04h)	FP NMI Diag Int (05h)
P4308XXM (Fixed fans, fixed or redundant PSUs)	System Fan 2(31h)	NA	NA	NA
P4208XXM/	System Fan 1 (30h)	Fan 1 Present (40h)	Physical Scrty (04h)	FP NMI Diag Int (05h)
P4308XXM/	System Fan 2 (31h)	Fan 2 Present (41h)	NA	NA
P4216XXM	System Fan 3 (32h)	Fan 3 Present (42h)	NA	NA
(Redundant fans, redundant PSUs)	System Fan 4 (33h)	Fan 4 Present (43h)	NA	NA
	System Fan 5 (34h)	Fan 5 Present (44h)	NA	NA

### Table 147. Chassis-specific Sensors

# Hot-plug fan support

Supported on

- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

# Fan redundancy support

Supported on

- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

## Fan domain definition

### Table 148. Fan Domain Definition

Chassis	Fan Domain	Major Components Cooled (Temperature sensor number)	Fans (Sensor number)
P4208XXM/ P4308XXM (Fixed fans, fixed or redundant PSUs)	0	<ul> <li>Memory channels C and D (B1h)</li> <li>Memory channels E and F (B2h)</li> <li>BMC Temp (23h)</li> <li>Memory VR (25h)</li> <li>Baseboard NIC (2Fh)</li> <li>Server South Bridge (22h)</li> <li>Hot-swap backplane 1 (29h)</li> <li>Hot-swap backplane 2 (2Ah)</li> </ul>	System Fan 1(30h)
	1	<ul><li>P1 Therm Margin (74h)</li><li>P2 Therm Margin (75h)</li></ul>	System Fan 2(31h)

Chassis	Fan Domain	Major Components Cooled	Fans
		(Temperature sensor number)	(Sensor number)
		<ul> <li>Memory channels A and B (B0h)</li> </ul>	
		<ul> <li>Memory channels C and D (B1h)</li> </ul>	
		<ul> <li>Memory channels E and F (B2h)</li> </ul>	
		<ul> <li>Memory channels G and H (B3h)</li> </ul>	
		<ul> <li>BB P2 VR Temp (24h)</li> </ul>	
		<ul> <li>Memory VR (25h)</li> </ul>	
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		<ul> <li>Hot-swap backplane 2 (2Ah)</li> </ul>	
		<ul> <li>BMC Temp (23h)</li> </ul>	
		<ul> <li>Memory VR (25h)</li> </ul>	
	0	<ul> <li>Baseboard NIC (2Fh)</li> </ul>	Sustan Fan (20h)
	0	<ul> <li>Server South Bridge (22h)</li> </ul>	System Fan 1 (30h)
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		<ul> <li>Hot-swap backplane 2 (2Ah)</li> </ul>	
ŀ		<ul> <li>P1 Therm Margin (74h)</li> </ul>	
		<ul> <li>P2 Therm Margin (75h)</li> </ul>	
		<ul> <li>Memory channels C and D (B1h)</li> </ul>	
		<ul> <li>Memory channels E and F (B2h)</li> </ul>	
		<ul> <li>BMC Temp (23h)</li> </ul>	
	1	<ul> <li>Memory VR (25h)</li> </ul>	System Fan 2 (31h)
		<ul> <li>Baseboard NIC (2Fh)</li> </ul>	
		<ul> <li>Server South Bridge (22h)</li> </ul>	
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		<ul> <li>Hot-swap backplane 2 (2Ah)</li> </ul>	
P4208XXM/		<ul> <li>P1 Therm Margin (74h)</li> </ul>	
P4308XXM/		<ul> <li>P2 Therm Margin (75h)</li> </ul>	
P4216XXM		<ul> <li>Memory channels A and B (B0h)</li> </ul>	
(Redundant fans,		<ul> <li>Memory channels C and D (B0h)</li> <li>Memory channels C and D (B1h)</li> </ul>	
redundant		<ul> <li>Memory channels E and F (B2h)</li> </ul>	
PSUs)	2	<ul> <li>Memory channels G and H (B3h)</li> </ul>	System Fan 3 (32h)
		<ul> <li>BB P2 VR Temp (24h)</li> </ul>	
		<ul> <li>Memory VR (25h)</li> </ul>	
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		Hot-swap backplane 2 (2Ah)	
		P1 Therm Margin (74h) D3 Therm Margin (75h)	
		P2 Therm Margin (75h) Margany shares a lond B (B0h)	
		<ul> <li>Memory channels A and B (B0h)</li> <li>Memory channels C and D (B1h)</li> </ul>	
		<ul> <li>Memory channels C and D (B1h)</li> </ul>	
	3	<ul> <li>Memory channels E and F (B2h)</li> <li>Memory channels C and H (B2h)</li> </ul>	System Fan 4 (33h)
		<ul> <li>Memory channels G and H (B3h)</li> <li>DD D0 V(D Targe (24b))</li> </ul>	
		<ul> <li>BB P2 VR Temp (24h)</li> </ul>	
		Memory VR (25h)	
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		Hot-swap backplane 2 (2Ah)	
	4	<ul> <li>P2 Therm Margin (75h)</li> </ul>	System Fan 5 (34h)
	-	<ul> <li>Memory channels A and B (B0h)</li> </ul>	

Chassis	Fan Domain	Major Components Cooled (Temperature sensor number)	Fans (Sensor number)
		<ul> <li>Memory channels G and H (B3h)</li> </ul>	
		<ul> <li>BB P2 VR Temp (24h)</li> </ul>	
		<ul> <li>Hot-swap backplane 1 (29h)</li> </ul>	
		<ul> <li>Hot-swap backplane 2 (2Ah)</li> </ul>	

# HSC Availability

- Intel<sup>®</sup> Server Chassis P4208XXM (Fixed fans, fixed or redundant PSUs)
  - o 8-bay 2.5" HDD FXX8X25HSBP
- Intel<sup>®</sup> Server Chassis P4308XXM (Fixed fans, fixed or redundant PSUs)
  - 8-bay 3.5" HDD FUP8X35HSBP
- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
  - o 8-bay 2.5" HDD FXX8X25HSBP
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)
  - 8-bay 3.5" HDD FUP8X35HSBP
- Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)
  - 8-bay 2.5" HDD FXX8X25HSBP

### Power unit support

Intel<sup>®</sup> Server Chassis P4208XXM/P4308XXM (Fixed fans, fixed or redundant PSUs)

## Table 149. Intel<sup>®</sup> Server Chassis P4208XXM/P4308XXM (Fixed fans, fixed, or redundant PSUs)

PS Module Number	PMBus*	Product Name (in product area of the FRU)	PSU Redundant	Cold Redundant	Fans in each PS
550W Fixed Power Supply	Not supported	No FRU	Not supported	Not supported	NA

Intel<sup>®</sup> Server Chassis P4208XXM (Fixed fans, redundant PSUs)

# Table 150. Intel<sup>®</sup> Server Chassis P4208XXM (Fixed fans, redundant PSUs)

PS Module Number	PMBus*	Product Name (in product area of the FRU)	PSU Redundant	Cold Redundant	Fans in each PS
460W HS Power Supply	Supported	DPS-460KB A	Supported	Supported	1 PS fan
750W HS Power Supply	Supported	DPS-750XB A	Supported	Supported	1 PS fan

Intel<sup>®</sup> Server Chassis P4308XXM (Fixed fans, redundant PSUs)

### Table 151. Intel<sup>®</sup> Server Chassis P4308XXM (Fixed fans, redundant PSUs)

PS Module Number	PMBus*	Product Name (in product area of the FRU)	PSU Redundant	Cold Redundant	Fans in each PS
750W HS Power Supply	Supported	DPS-750XB A	Not supported	Not supported	1 PS fan

Intel<sup>®</sup> Server Chassis P4208XXM/P4308XXM (Redundant fans, redundant PSUs)

# Table 152. Intel<sup>®</sup> Server Chassis P4208XXM/P4308XXM (Redundant fans, redundant PSUs)

PS Module Number	PMBus*	Product Name (in product area of the FRU)	PSU Redundant Cold Redundant		Fans in each PS
750W HS Power Supply	Supported	DPS-750XB A	Supported	Supported	1 PS fan
1200W HS Power Supply	Supported	DPS-1200TB A	Supported	Supported	2PS fan

Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

# Table 153. Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

PS Module Number	PMBus*	Product Name (in product area of the FRU)	PSU Redundant	Cold Redundant	Fans in each PS
1200W HS Power Supply	Supported	DPS-1200TB A	Supported	Supported	2 PS fan

## Redundant Fans only for Intel<sup>•</sup> Server Chassis

- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

## Fan Fault LED support

Fan fault LEDs are available on the hot-swap redundant fans available on the on below chassis:

- Intel<sup>®</sup> Server Chassis P4208XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4308XXM (Redundant fans, redundant PSUs)
- Intel<sup>®</sup> Server Chassis P4216XXM (Redundant fans, redundant PSUs)

## Memory Throttling support


Baseboard supports this feature.

# Appendix E: POST Code Diagnostic LED Decoder

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the Diagnostic LEDs can be used to identify the last POST process that was executed.

Each POST code is represented by a sequence of eight amber diagnostic LEDs. The POST codes are divided into two groups of LEDs as shown in below figure.

The diagnostic LED #7 is labeled as "MSB", and the diagnostic LED #0 is labeled as "LSB".



AF003864

Figure 68. POST Code Diagnostic LED Decoder

A – System Status LED B – System ID LED LSB 1 2 3 4 5 6 MSB – Diagnostic LED In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

	Upper Nibble AMBER LEDs				Lower Nibble GREEN LEDs			
	MSB							LSB
LEDs	LED #7	LED #6	LED #5	LED #4	LED #3	LED #2	LED #1	LED #0
	8h	4h	2h	1h	8h	4h	2h	1h
Status	ON	OFF	ON	OFF	ON	ON	OFF	OFF
Populto	1	0	1	0	1	1	0	0
Results	Ah				Ch			

### Table 154. POST Progress Code LED Example

Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh

The following table provides a list of all POST progress codes.

### Table 155. POST Progress Codes

Checkpoint		C	)iagno	ostic l	_ED D	)ecod	er		Description	
		1	= LE	D On,	0 = L	ED 0	ff			
	l	Jpper	e	l	owe	· Nibb	le			
	MSB					LSB				
	8h	4h	2h	1h	8h	4h	2h	1h		
LED #	#7	#6	#5	#4	#3	#2	#1	#0		
SEC Phase										
01h	0	0	0	0	0	0	0	1	First POST code after CPU reset	
02h	0	0	0	0	0	0	1	0	Microcode load begin	
03h	0	0	0	0	0	0	1	1	CRAM initialization begin	
04h	0	0	0	0	0	1	0	0	Pei Cache When Disabled	
05h	0	0	0	0	0	1	0	1	SEC Core At Power On Begis	
06h	0	0	0	0	0	1	1	0	Early CPU initialization during Sec Phase	
07h	0	0	0	0	0	1	1	1	Early SB initialization during Sec Phase	
08h	0	0	0	0	1	0	0	0	Early NB initialization during Sec Phase	
09h	0	0	0	0	1	0	0	1	End Of Sec Phase.	
0Eh	0	0	0	0	1	1	1	0	Microcode Not Found.	
0Fh	0	0	0	0	1	1	1	1	Microcode Not Loaded.	
PEI Phase										
10h	0	0	0	1	0	0	0	0	PEI Core	
11h	0	0	0	1	0	0	0	1	CPU PEIM	
15h	0	0	0	1	0	1	0	1	NB PEIM	
19h	0	0	0	1	1	0	0	1	SB PEIM	
MRC Proces	MRC Process Codes – MRC Progress Code Sequence is executed - See Table 156.									
PEI Phase c	ontin	ued.								
31h	0	0	1	1	0	0	0	1	Memory Installed	
32h	0	0	1	1	0	0	1	0	CPU PEIM (CPU Init)	
33h	0	0	1	1	0	0	1	1	CPU PEIM (Cache Init)	
34h	0	0	1	1	0	1	0	0	CPU PEIM (BSP Select)	
35h	0	0	1	1	0	1	0	1	CPU PEIM (AP Init)	
36h	0	0	1	1	0	1	1	0	CPU PEIM (CPU SMM Init)	
4Fh	0	1	0	0	1	1	1	1	Dxe IPL started	
DXE Phase										
60h	0	1	1	0	0	0	0	0	DXE Core started	
61h	0	1	1	0	0	0	0	1	DXE NVRAM Init	
62h	0	1	1	0	0	0	1	0	SB RUN Init	
63h	0	1	1	0	0	0	1	1	Dxe CPU Init	

Checkpoint		C	)iagno	ostic l	_ED D	ecod	er		Description
	1 = LED On, 0 = LED Off								
	Upper Nibble Lower Nibble				.owe	<u>Nib</u> b	le		
	MSB							LSB	
	8h	4h	2h	1h	8h	4h	2h	1h	
LED #	#7	#6	#5	#4	#3	#2	#1	#0	
68h	0	1	1	0	1	0	0	0	DXE PCI Host Bridge Init
69h	0	1	1	0	1	0	0	1	DXE NB Init
6Ah	0	1	1	0	1	0	1	0	DXE NB SMM Init
70h	0	1	1	1	0	0	0	0	DXE SB Init
71h	0	1	1	1	0	0	0	1	DXE SB SMM Init
72h	0	1	1	1	0	0	1	0	DXE SB devices Init
78h	0	1	1	1	1	0	0	0	DXE ACPI Init
79h	0	1	1	1	1	0	0	1	DXE CSM Init
90h	1	0	0	1	0	0	0	0	DXE BDS Started
91h	1	0	0	1	0	0	0	1	DXE BDS connect drivers
92h	1	0	0	1	0	0	1	0	DXE PCI Bus begin
93h	1	0	0	1	0	0	1	1	DXE PCI Bus HPC Init
94h	1	0	0	1	0	1	0	0	DXE PCI Bus enumeration
95h	1	0	0	1	0	1	0	1	DXE PCI Bus resource requested
96h	1	0	0	1	0	1	1	0	DXE PCI Bus assign resource
97h	1	0	0	1	0	1	1	1	DXE CON OUT connect
98h	1	0	0	1	1	0	0	0	DXE CON IN connect
99h	1	0	0	1	1	0	0	1	DXE SIO Init
9Ah	1	0	0	. 1	. 1	0	1	0	DXE USB start
9Bh	1	0	0	1	1	0	1	1	DXE USB reset
9Ch	1	0	0	1	1	1	0	0	DXE USB detect
9Dh	1	0	0	1	1	1	0	1	DXE USB enable
A1h	1	0	1	0	0	0	0	1	DXE IDE begin
A1h A2h	1	0	1	0	0	0	1	0	DXE IDE reset
A3h	1	0	1	0	0	0	1	1	DXE IDE detect
A4h	1	0	1	0	0	1	0	0	DXE IDE enable
A5h	1	0	1	0	0	1	0	1	DXE SCSI begin
A6h	1	0	1	0	0	1	1	0	DXE SCSI reset
A7h	1	0	1	0	0	1	1	1	DXE SCSI detect
A8h	1	0	1	0	1	0	0	0	DXE SCSI enable
A9h	1	0	1	0	1	0	0	1	DXE verifying SETUP password
ABh	1	0	1	0	1	0	1	1	DXE SETUP start
ACh	1	0	1	0	1	1	0	0	DXE SETUP input wait
ADh	1	0	1	0	1	1	0	1	DXE Ready to Boot
ADh	1	0	1	0	1	1	1		
AEn	1	0	1	0				0	DXE Legacy Boot DXE Exit Boot Services
	1		1	1	1 0	1	1	1	
B0h		0	1			0	0	0	RT Set Virtual Address Map Begin
B1h B2b	1	0		1	0	0	0	1	RT Set Virtual Address Map End
B2h	1	0	1	1	0	0	1	0	DXE Legacy Option ROM init
B3h	1	0	1	1	0	0	1	1	DXE Reset system
B4h	1	0	1	1	0	1	0	0	DXE USB Hot plug
B5h	1	0	1	1	0	1	0	1	DXE PCI BUS Hot plug
B6h	1	0	1	1	0	1	1	0	DXE NVRAM cleanup
B7h	1	0	1	1	0	1	1	1	DXE Configuration Reset
00h	0	0	0	0	0	0	0	0	INT19
S3 Resume						-	-	-	
E0h	1	1	1	0	0	0	0	0	S3 Resume PEIM (S3 started)
E1h	1	1	1	0	0	0	0	1	S3 Resume PEIM (S3 boot script)
E2h	1	1	1	0	0	0	1	0	S3 Resume PEIM (S3 Video Repost)
E3h	1	1	1	0	0	0	1	1	S3 Resume PEIM (S3 OS wake)
BIOS Recov	ery								

Checkpoint	Diagnostic LED Decoder						er		Description
	1 = LED On, 0 = LED Off								
	J	lpper	Nibbl	e	ں ا	Lower Nibble			
	MSB							LSB	
	8h	4h	2h	1h	8h	4h	2h	1h	
LED #	#7	#6	#5	#4	#3	#2	#1	#0	
F0h	1	1	1	1	0	0	0	0	PEIM which detected forced Recovery condition
F1h	1	1	1	1	0	0	0	1	PEIM which detected User Recovery condition
F2h	1	1	1	1	0	0	1	0	Recovery PEIM (Recovery started)
F3h	1	1	1	1	0	0	1	1	Recovery PEIM (Capsule found)
F4h	1	1	1	1	0	1	0	0	Recovery PEIM (Capsule loaded)

### POST Memory Initialization MRC Diagnostic Codes

There are two types of POST Diagnostic Codes displayed by the MRC during memory initialization; Progress Codes and Fatal Error Codes.

The MRC Progress Codes are displays to the Diagnostic LEDs that show the execution point in the MRC operational path at each step.

	Diagnostic LED Decoder						г		
			1 = LE	D On,	0 = LI	ED Of	f		Description
Checkpoint	ι	Jpper	Nibble	e	l	ower	Nibbl	е	
	MSB							LSB	Description
	8h	4h	2h	1h	8h	4h	2h	1h	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
MRC Progress Codes									
B0h	1	0	1	1	0	0	0	0	Detect DIMM population
B1h	1	0	1	1	0	0	0	1	Set DDR3 frequency
B2h	1	0	1	1	0	0	1	0	Gather remaining SPD data
B3h	1	0	1	1	0	0	1	1	Program registers on the memory controller level
B4h	1	0	1	1	0	1	0	0	Evaluate RAS modes and save rank information
B5h	1	0	1	1	0	1	0	1	Program registers on the channel level
B6h	1	0	1	1	0	1	1	0	Perform the JEDEC defined initialization sequence
B7h	1	0	1	1	0	1	1	1	Train DDR3 ranks
B8h	1	0	1	1	1	0	0	0	Initialize CLTT/OLTT
B9h	1	0	1	1	1	0	0	1	Hardware memory test and init
BAh	1	0	1	1	1	0	1	0	Execute software memory init
BBh	1	0	1	1	1	0	1	1	Program memory map and interleaving
BCh	1	0	1	1	1	1	0	0	Program RAS configuration
BFh	1	0	1	1	1	1	1	1	MRC is done

#### Table 156. MRC Progress Codes

Memory Initialization at the beginning of POST includes multiple functions, including: discovery, channel training, validation that the DIMM population is acceptable and functional, initialization of the IMC and other hardware settings, and initialization of applicable RAS configurations.

When a major memory initialization error occurs and prevents the system from booting with data integrity, a beep code is generated, the MRC will display a fatal error code on the diagnostic LEDs, and a system halt command is executed. Fatal MRC error halts do NOT change the state of the System Status LED, and they do NOT get logged as SEL events. The following table lists all MRC fatal errors that are displayed to the Diagnostic LEDs.

	Diagnostic LED Decoder 1 = LED On, 0 = LED Off								
Chaolynoiat					1		NULL		
Checkpoint		Upper	Nibble	2	Lower Nibble			-	Description
	MSB							LSB	Beschption
	8h	4h	2h	1h	8h	4h	2h	1h	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
MRC Fatal E	MRC Fatal Error Codes								
E8h	1	1	1	0	1	0	0	0	No usable memory error
E9h	1	1	1	0	1	0	0	1	Memory is locked by Intel <sup>®</sup> Trusted Execution Technology and is inaccessible
EAh	1	1	1	0	1	0	1	0	DDR3 channel training error
EBh	1	1	1	0	1	0	1	1	Memory test failure
EDh	1	1	1	0	1	1	0	1	DIMM configuration population error
EFh	1	1	1	0	1	1	1	1	Indicates a CLTT table structure error

### Table 157. MRC Fatal Error Codes

# Appendix F: POST Error Code

Most error conditions encountered during POST are reported using POST Error Codes. These codes represent specific failures, warnings, or informational messages that are identified with particular hardware units. These POST Error Codes may be displayed in the Error Manager display screen, and are always automatically logged to the System Event Log (SEL). Being logged to SEL means that the error information is available to System Management applications, including Remote and Out of Band (OOB) management. The table below lists the supported POST Error Codes, with a descriptive Error Message text for each. There is also a Response listed, which classifies the error as Minor, Major, or Fatal depending on how serious the error is and what action the system should take. The Response column in the following table indicates one of these actions:

- Minor: The message is displayed on the screen or on the Error Manager screen, and an error is logged to the SEL. The system continues booting in a degraded state. The user may want to replace the erroneous unit. The POST Error Pause option setting in the BIOS setup does not have any effect on this error.
- Major: The message is displayed on the Error Manager screen, and an error is logged to the SEL. The POST Error Pause option setting in the BIOS setup determines whether the system pauses to the Error Manager for this type of error so the user can take immediate corrective action or the system continues booting.
- Fatal: The system halts during post at a blank screen with the text Unrecoverable fatal error found. System will not boot until the error is resolved and Press <F2> to enter setup. The POST Error Pause option setting in the BIOS setup does not have any effect with this class of error.

Error Code	Error Message	Response
0012	System RTC date/time not set	Major
0048	Password check failed	Major
0140	PCI component encountered a PERR error	Major
0141	PCI resource conflict	Major
0146	PCI out of resources error	Major
0191	Processor core/thread count mismatch detected	Fatal
0192	Processor cache size mismatch detected	Fatal
0194	Processor family mismatch detected	Fatal
0195	Processor Intel(R) QPI link frequencies unable to synchronize	Fatal
0196	Processor model mismatch detected	Fatal
0197	Processor frequencies unable to synchronize	Fatal
5220	BIOS Settings reset to default settings	Major
5221	Passwords cleared by jumper	Major
5224	Password clear jumper is Set	Major
8130	Processor 01 disabled	Major
8131	Processor 02 disabled	Major
8132	Processor 03 disabled	Major
8133	Processor 04 disabled	Major
8160	Processor 01 unable to apply microcode update	Major

### Table 158. POST Error Codes and Messages

Error Code	Error Message	Response
8161	Processor 02 unable to apply microcode update	Major
8162	Processor 03 unable to apply microcode update	Major
8163	Processor 04 unable to apply microcode update	Major
8170	Processor 01 failed Self Test (BIST)	Major
8171	Processor 02 failed Self Test (BIST)	Major
8172	Processor 03 failed Self Test (BIST)	Major
8173	Processor 04 failed Self Test (BIST)	Major
8180	Processor 01 microcode update not found	Minor
8181	Processor 02 microcode update not found	Minor
8182	Processor 03 microcode update not found	Minor
8183	Processor 04 microcode update not found	Minor
8190	Watchdog timer failed on last boot	Major
8198	OS boot watchdog timer failure	Major
8300	Baseboard management controller failed self-test	Major
8305	Hot Swap Controller failure	Major
83A0	Management Engine (ME) failed Selftest	Major
83A1	Management Engine (ME) Failed to respond.	Major
84F2	Baseboard management controller failed to respond	Major
84F3	Baseboard management controller in update mode	Major
84F4	Sensor data record empty	Major
84FF	System event log full	Minor
8500	Memory component could not be configured in the selected RAS mode	Major
8501	DIMM Population Error	Major
8520	DIMM_A1 failed test/initialization	Major
8521	DIMM_A2 failed test/initialization	Major
8522	DIMM_A3 failed test/initialization	Major
8523	DIMM_B1 failed test/initialization	Major
8524	DIMM_B2 failed test/initialization	Major
8525	DIMM_B3 failed test/initialization	Major
8526	DIMM_C1 failed test/initialization	Major
8527	DIMM_C2 failed test/initialization	Major
8528	DIMM_C3 failed test/initialization	Major
8529	DIMM_D1 failed test/initialization	Major
852A	DIMM_D2 failed test/initialization	Major
852B	DIMM D3 failed test/initialization	Major
852C	DIMM_E1 failed test/initialization	Major
852D	DIMM E2 failed test/initialization	Major
852E	DIMM E3 failed test/initialization	Major
852F	DIMM_F1 failed test/initialization	Major
8530	DIMM F2 failed test/initialization	Major
8531	DIMM_F3 failed test/initialization	Major
8532	DIMM_G1 failed test/initialization	Major
8533	DIMM_G2 failed test/initialization	Major
8534	DIMM_G3 failed test/initialization	Major
		-
8535	DIMM_H1 failed test/initialization	Major
8536	DIMM_H2 failed test/initialization	Major

Error Code	Error Message	Response
8537	DIMM_H3 failed test/initialization	Major
8538	DIMM_I1 failed test/initialization	Major
8539	DIMM_12 failed test/initialization	Major
853A	DIMM_I3 failed test/initialization	Major
853B	DIMM_J1 failed test/initialization	Major
853C	DIMM_J2 failed test/initialization	Major
853D	DIMM_J3 failed test/initialization	Major
853E	DIMM_K1 failed test/initialization	Major
853F (Go to 85C0)	DIMM_K2 failed test/initialization	Major
8540	DIMM_A1 disabled	Major
8541	DIMM_A2 disabled	Major
8542	DIMM_A3 disabled	Major
8543	DIMM_B1 disabled	Major
8544	DIMM B2 disabled	Major
8545	DIMM B3 disabled	Major
8546	DIMM C1 disabled	Major
8547	DIMM C2 disabled	Major
8548	DIMM C3 disabled	Major
8549	DIMM D1 disabled	Major
854A	DIMM D2 disabled	Major
854B	DIMM D3 disabled	Major
854C	DIMM E1 disabled	Major
854D	DIMM E2 disabled	Major
854E	DIMM E3 disabled	Major
854F	DIMM F1 disabled	Major
8550	DIMM_F2 disabled	Major
8551	DIMM F3 disabled	Major
8552	DIMM G1 disabled	Major
8553	DIMM_G1 disabled	Major
8554	DIMM_G2 disabled	Major
8555	DIMM_H1 disabled	Major
8556	DIMM_H2 disabled	Major
8557	DIMM_12 disabled DIMM_H3 disabled	Major
8558	DIMM_IS disabled	Major
8559	DIMM_I1 disabled	Major
8559 855A	DIMM_12 disabled	Major
		-
855B	DIMM_J1 disabled	Major
855C	DIMM_J2 disabled	Major
855D	DIMM_J3 disabled	Major
855E	DIMM_K1 disabled	Major
855F (Go to 85D0)	DIMM_K2 disabled	Major
8560	DIMM_A1 encountered a Serial Presence Detection (SPD) failure	Major
8561	DIMM_A2 encountered a Serial Presence Detection (SPD) failure	Major

Error Code	Error Message	Response
3562	DIMM_A3 encountered a Serial Presence Detection (SPD) failure	Major
3563	DIMM_B1 encountered a Serial Presence Detection (SPD) failure	Major
3564	DIMM_B2 encountered a Serial Presence Detection (SPD) failure	Major
3565	DIMM_B3 encountered a Serial Presence Detection (SPD) failure	Major
566	DIMM_C1 encountered a Serial Presence Detection (SPD) failure	Major
3567	DIMM_C2 encountered a Serial Presence Detection (SPD) failure	Major
3568	DIMM_C3 encountered a Serial Presence Detection (SPD) failure	Major
3569	DIMM_D1 encountered a Serial Presence Detection (SPD) failure	Major
356A	DIMM_D2 encountered a Serial Presence Detection (SPD) failure	Major
856B	DIMM_D3 encountered a Serial Presence Detection (SPD) failure	Major
856C	DIMM_E1 encountered a Serial Presence Detection (SPD) failure	Major
856D	DIMM_E2 encountered a Serial Presence Detection (SPD) failure	Major
356E	DIMM_E3 encountered a Serial Presence Detection (SPD) failure	Major
856F	DIMM_F1 encountered a Serial Presence Detection (SPD) failure	Major
8570	DIMM_F2 encountered a Serial Presence Detection (SPD) failure	Major
8571	DIMM_F3 encountered a Serial Presence Detection (SPD) failure	Major
8572	DIMM_G1 encountered a Serial Presence Detection (SPD) failure	Major
8573	DIMM G2 encountered a Serial Presence Detection (SPD) failure	Major
8574	DIMM_G3 encountered a Serial Presence Detection (SPD) failure	Major
8575	DIMM_H1 encountered a Serial Presence Detection (SPD) failure	Major
8576	DIMM_H2 encountered a Serial Presence Detection (SPD) failure	Major
8577	DIMM_H3 encountered a Serial Presence Detection (SPD) failure	Major
8578	DIMM_I1 encountered a Serial Presence Detection (SPD) failure	Major
8579	DIMM_I2 encountered a Serial Presence Detection (SPD) failure	Major
857A	DIMM_I3 encountered a Serial Presence Detection (SPD) failure	Major
357B	DIMM J1 encountered a Serial Presence Detection (SPD) failure	Major
857C	DIMM_J2 encountered a Serial Presence Detection (SPD) failure	Major
357D	DIMM J3 encountered a Serial Presence Detection (SPD) failure	Major
857E	DIMM K1 encountered a Serial Presence Detection (SPD) failure	Major
857F	DIMM_K2 encountered a Serial Presence Detection (SPD) failure	Major
(Go to 85E0)		
35C0	DIMM_K3 failed test/initialization	Major
35C1	DIMM_L1 failed test/initialization	Major
35C2	DIMM_L2 failed test/initialization	Major
35C3	DIMM_L3 failed test/initialization	Major
35C4	DIMM_M1 failed test/initialization	Major
35C5	DIMM_M2 failed test/initialization	Major
35C6	DIMM_M3 failed test/initialization	Major
35C7	DIMM_N1 failed test/initialization	Major
35C8	DIMM_N2 failed test/initialization	Major
35C9	DIMM_N3 failed test/initialization	Major
35CA	DIMM_01 failed test/initialization	Major
35CB	DIMM_02 failed test/initialization	Major
35CC	DIMM O3 failed test/initialization	Major
85CD	DIMM P1 failed test/initialization	Major

Error Code	Error Message	Response
85CE	DIMM_P2 failed test/initialization	Major
85CF	DIMM_P3 failed test/initialization	Major
85D0	DIMM_K3 disabled	Major
85D1	DIMM_L1 disabled	Major
85D2	DIMM_L2 disabled	Major
85D3	DIMM_L3 disabled	Major
85D4	DIMM_M1 disabled	Major
85D5	DIMM_M2 disabled	Major
85D6	DIMM_M3 disabled	Major
85D7	DIMM_N1 disabled	Major
85D8	DIMM_N2 disabled	Major
85D9	DIMM_N3 disabled	Major
35DA	DIMM_O1 disabled	Major
85DB	DIMM_O2 disabled	Major
85DC	DIMM_O3 disabled	Major
85DD	DIMM_P1 disabled	Major
85DE	DIMM_P2 disabled	Major
85DF	DIMM_P3 disabled	Major
85E0	DIMM_K3 encountered a Serial Presence Detection (SPD) failure	Major
85E1	DIMM_L1 encountered a Serial Presence Detection (SPD) failure	Major
35E2	DIMM_L2 encountered a Serial Presence Detection (SPD) failure	Major
85E3	DIMM_L3 encountered a Serial Presence Detection (SPD) failure	Major
85E4	DIMM_M1 encountered a Serial Presence Detection (SPD) failure	Major
85E5	DIMM_M2 encountered a Serial Presence Detection (SPD) failure	Major
85E6	DIMM_M3 encountered a Serial Presence Detection (SPD) failure	Major
85E7	DIMM N1 encountered a Serial Presence Detection (SPD) failure	Major
85E8	DIMM_N2 encountered a Serial Presence Detection (SPD) failure	Major
85E9	DIMM_N3 encountered a Serial Presence Detection (SPD) failure	Major
35EA	DIMM_01 encountered a Serial Presence Detection (SPD) failure	Major
85EB	DIMM O2 encountered a Serial Presence Detection (SPD) failure	Major
85EC	DIMM_O3 encountered a Serial Presence Detection (SPD) failure	Major
85ED	DIMM_P1 encountered a Serial Presence Detection (SPD) failure	Major
85EE	DIMM_P2 encountered a Serial Presence Detection (SPD) failure	Major
85EF	DIMM_P3 encountered a Serial Presence Detection (SPD) failure	Major
8604	POST Reclaim of non-critical NVRAM variables	Minor
8605	BIOS Settings are corrupted	Major
92A3	Serial port component was not detected	Major
92A9	Serial port component encountered a resource conflict error	Major
4000	TPM device not detected.	Minor
4001	TPM device missing or not responding.	Minor
A002	TPM device failure.	Minor
A003	TPM device failed self-test.	Minor
A100	BIOS ACM Error	Major
A421	PCI component encountered a SERR error	Fatal
A5A0	PCI Express* component encountered a PERR error	Minor
A5A1	PCI Express* component encountered an SERR error	Fatal

The following table lists the POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user-visible code on the POST Progress LEDs.

#### Table 159. POST Error Beep Codes

Beeps	Error Message	POST Progress Code	Description
3	Memory error	See Table 155.	System halted because a fatal error related to the memory was detected.
1 long	Intel <sup>®</sup> TXT security violation	0xAE, 0xAF	System halted because Intel <sup>®</sup> Trusted Execution Technology detected a potential violation of system security.

## **POST Error Beep Code**

The Integrated BMC may generate beep codes upon detection of failure conditions. Beep codes are sounded each time the problem is discovered, such as on each power-up attempt, but are not sounded continuously. Codes that are common across all Intel<sup>®</sup> server boards and systems that use same generation chipset are listed in the following table. Each digit in the code is represented by a sequence of beeps whose count is equal to the digit.

Code	Reason for Beep	Associated Sensors
1-5-2-1	No CPUs installed or first CPU socket is empty.	CPU Missing Sensor
1-5-2-4	MSID Mismatch.	MSID Mismatch Sensor.
1-5-4-2	Power fault: DC power is unexpectedly lost (power good dropout).	Power unit – power unit failure offset.
1-5-4-4	Power control fault (power good assertion timeout).	Power unit – soft power control failure offset.
1-5-1-2	VR Watchdog Timer sensor assertion	VR Watchdog Timer
1-5-1-4	The system does not power on or unexpectedly powers off and a power supply unit (PSU) is present that is an incompatible model with one or more other PSUs in the system	PS Status

#### Table 160. Integrated BMC Beep Codes

# Glossary

This appendix contains important terms used in the preceding chapters. For ease of use, numeric entries are listed first (for example, 82460GX) with alpha entries following (for example, AGP 4x). Acronyms are then entered in their respective place, with non-acronyms following.

Term	Definition
ACPI	Advanced Configuration and Power Interface
AP	Application Processor
APIC	Advanced Programmable Interrupt Control
ASIC	Application Specific Integrated Circuit
BIOS	Basic Input/Output System
BIST	Built-In Self Test
BMC	Baseboard Management Controller
Bridge	Circuitry connecting one computer bus to another, allowing an agent on one to access the other
BSP	Bootstrap Processor
byte	8-bit quantity.
CBC	Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis.
CEK	Common Enabling Kit
CHAP	Challenge Handshake Authentication Protocol
CMOS	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
DPC	Direct Platform Control
EEPROM	Electrically Erasable Programmable Read-Only Memory
EHCI	Enhanced Host Controller Interface
EMP	Emergency Management Port
EPS	External Product Specification
FMB	Flexible MotherBoard
FMC	Flex Management Connector
FMM	Flex Management Module
FRB	Fault Resilient Booting
FRU	Field Replaceable Unit
FSB	Front Side Bus
GB	1024MB
GPIO	General Purpose I/O
GTL	Gunning Transceiver Logic
HSC	Hot-Swap Controller
Hz	Hertz (1 cycle/second)
I <sup>2</sup> C	Inter-Integrated Circuit Bus
IA	Intel <sup>®</sup> Architecture
IBF	Input Buffer
ICH	I/O Controller Hub
ICMB	Intelligent Chassis Management Bus
IERR	Internal Error
IFB	I/O and Firmware Bridge

Term	Definition
INTR	Interrupt
IP	Internet Protocol
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface
IR	Infrared
ITP	In-Target Probe
КВ	1024 bytes
KCS	Keyboard Controller Style
LAN	Local Area Network
LCD	Liquid Crystal Display
LED	Light Emitting Diode
LPC	Low Pin Count
LUN	Logical Unit Number
MAC	Media Access Control
MB	1024KB
mBMC	National Semiconductor© PC87431x mini BMC
MCH	Memory Controller Hub
MD2	Message Digest 2 – Hashing Algorithm
MD5	Message Digest 5 – Hashing Algorithm – Higher Security
ms	milliseconds
MTTR	Memory Tpe Range Register
Mux	Multiplexor
NIC	Network Interface Controller
NMI	Nonmaskable Interrupt
NTB	Non-Transparent Bridge
OBF	Output Buffer
OEM	Original Equipment Manufacturer
Ohm	Unit of electrical resistance
PCH	Platform Controller Hub
PEF	Platform Event Filtering
PEP	Platform Event Paging
PIA	Platform Information Area (This feature configures the firmware for the platform hardware)
PLD	Programmable Logic Device
PMI	Platform Management Interrupt
POST	Power-On Self Test
PSMI	Power Supply Management Interface
PWM	Pulse-Width Modulation
RAM	Random Access Memory
RASUM	Reliability, Availability, Serviceability, Usability, and Manageability
RISC	Reduced Instruction Set Computing
ROM	Read Only Memory
RTC	Real-Time Clock (Component of ICH peripheral chip on the server board)
SDR	Sensor Data Record
SECC	Single Edge Connector Cartridge
SEEPROM	Serial Electrically Erasable Programmable Read-Only Memory
	1

Term	Definition
SEL	System Event Log
SIO	Server Input/Output
SMI	Server Management Interrupt (SMI is the highest priority nonmaskable interrupt)
SMM	Server Management Mode
SMS	Server Management Software
SNMP	Simple Network Management Protocol
TBD	To Be Determined
ТІМ	Thermal Interface Material
UART	Universal Asynchronous Receiver/Transmitter
UDP	User Datagram Protocol
UHCI	Universal Host Controller Interface
UTC	Universal time coordinare
VID	Voltage Identification
VRD	Voltage Regulator Down
Word	16-bit quantity
ZIF	Zero Insertion Force

# Reference Documents

See the following document for additional information:

- BIOS for EPSD Platforms Based on Intel<sup>®</sup> Xeon Processor E5-4600/2600/2400/1600 Product Families External Product Specification
- EPSD Platforms Based On Intel Xeon<sup>®</sup> Processor E5 4600/2600/2400/1600 Product Families BMC Core Firmware External Product Specification
- Intel<sup>®</sup> Remote Management Module 4 Technical Product Specification
- Intelligent Platform Management Interface Specification