

Intel[®] Server Board S3420GPRX

Technical Product Specification

Intel order number E92065-001

Revision 1.1

April, 2010

Enterprise Platforms and Services Division



Revision History

Date	Revision Number	Modifications
Oct. 2009	0.1	Initial release.
Nov.2009	0.2	Added hardware specification.
Dec.2009	0.3	Added server management.
Dec.2009	0.4	Added BIOS specification.
Jan. 2010	0.5	Added Board ME.
Feb. 2010	0.6	Added Fan Domain, sensors list, POST error code.
Feb.2010	0.7	Reviewed by Technical Writer.
Feb.2010	0.8	Added MTBF.
Feb.2010	0.9	Updated certification.
Mar.2010	1.0	Rolled to 1.0.
Apr.2010	1.1	Corrected BMC NIC number, added PMBus* sensors table

Disclaimers

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

This document contains information for a product that is still in development. Do not finalize a design with this information. Information provided in this preliminary document may be incomplete (as denoted by TBD) or may change. Revised information will be published in a later release of this document and when the product is made available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

The Intel[®] Server Board S3420GPRX may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2010.

Table of Contents

1.	Introduc	ction	1
1.1 Chapter Outline		Chapter Outline	1
1	.2	Server Board Use Disclaimer	1
2.	Overviev	w	2
2	.1	Intel [®] Server Board S3420GPRX Feature Set	2
2	.2	Server Board Layout	4
	2.2.1	Server Board Connector and Component Layout	4
	2.2.2	Server Board Rear I/O Layout	7
	2.2.3	Intel [®] Server Board S3420GPRX Mechanical Drawings	8
3.	Function	nal Architecture	14
3	.1	Processor Sub-System	14
	3.1.1	Intel [®] Xeon [®] 3400 Processor	15
	3.1.2	Intel [®] Turbo Boost Technology	15
	3.1.3	Simultaneous Multithreading (SMT)	15
	3.1.4	Enhanced Intel SpeedStep [®] Technology	15
3	.2	Memory Subsystem	16
	3.2.1	Memory Sizing and Configuration	16
	3.2.2	Post Error Codes	16
	3.2.3	Publishing System Memory	17
	3.2.4	Support for Mixed-speed Memory Modules	18
	3.2.5	Memory Subsystem Operating Frequency Determination	19
	3.2.6	Memory Subsystem Nomenclature	19
	3.2.7	Memory Upgrade Rules	20
3	.3	Intel [®] 3420 Chipset PCH	22
	3.3.1	Digital Media Interface	23
	3.3.2	PCI Express* Interface	23
	3.3.3	Serial ATA Support	23
	3.3.4	Low Pin Count(LPC) Interface	24
	3.3.5	Serial Peripheral Interface (SPI)	24
	3.3.6	RTC	24
	3.3.7	USB 2.0 Support	24
3	.4	Optional Intel [®] SAS Entry RAID Module AXX4SASMOD	25
3	.5	Intel® I/O Expansion Modules	25
3	.6	Integrated Baseboard Management Controller	26
	3.6.1	Integrated BMC Embedded LAN Channel	28
	3.6.2	Intel® Remote Management Module 3 Lite	28
3.7 Serial Ports		Serial Ports	29
3	.8	Floppy Disk Controller	29

3	.9	Keyboard and Mouse Support29		
3	.10	Wake-up Control		
3	.11	Video Support2		
	3.11.1	Video Modes	.30	
	3.11.2	Dual Video	. 30	
3	.12	Network Interface Controller (NIC)	.31	
	3.12.1	GigE Controller 82574L	. 31	
	3.12.2	GigE Controller 82576	.31	
	3.12.3	MAC Address Definition	. 32	
3	.13	Intel [®] Virtualization Technology for Directed I/O (Intel [®] VT-d)	. 32	
4.	Platform	n Management	. 33	
4	.1	Feature Support	. 33	
	4.1.1	IPMI 2.0 Features	.33	
	4.1.2	Non-IPMI Features	.34	
4	.2	Optional Advanced Management Feature Support	. 35	
	4.2.1	Enabling Advanced Management Features	. 35	
	4.2.2	Keyboard, Video, Mouse (KVM) Redirection	.36	
	4.2.3	Media Redirection	. 36	
	4.2.4	Web Services for Management (WS-MAN)	. 37	
	4.2.5	Local Directory Authentication Protocol (LDAP)	. 37	
	4.2.6	Embedded Webserver	. 37	
4	.3	Management Engine (ME)	. 38	
4	.4	Platform Control	. 38	
	4.4.1	Memory Open and Closed Loop Thermal Throttling	.40	
	4.4.2	Fan Speed Control	.40	
5.	BIOS Us	ser Interface	.43	
5	.1	Logo / Diagnostic Screen	.43	
5	.2	BIOS Boot Popup Menu	.43	
5	.3	BIOS Setup utility	.43	
	5.3.1	Operation	.43	
	5.3.2	Server Platform Setup Utility Screens	.46	
5	.4	Loading BIOS Defaults	.78	
6.	Connect	tor/Header Locations and Pin-outs	.79	
6	.1	Board Connector Information	.79	
6	.2	Power Connectors	.80	
6	.3	System Management Headers	.81	
	6.3.1	Intel [®] Remote Management Module 3 Lite (Intel [®] RMM3 Lite) Connector	. 81	
	6.3.2	LCP / IPMB Header	.82	
	6.3.3	HSBP Header	. 82	
	6.3.4	SGPIO Header	. 82	
6	.4	Front Control Panel Connector	. 82	

6.4.1	Power Button	83
6.4.2	Reset Button	83
6.4.3	NMI Button	84
6.4.4	System Status Indicator LED	
6.5	I/O Connectors	85
6.5.1	VGA Connector	85
6.5.2	Rear NIC and USB connector	
6.5.3	SATA	
6.5.4	Intel® I/O Expansion Module Connector	
6.5.5	SAS Entry RAID Module Connector	
6.5.6	Serial Port Connectors	
6.5.7	USB Connector	
6.6	PCI Express* Slot / PCI Slot / Riser Card Slot /	
6.7	Fan Headers	
7. Jumper	r Blocks	93
7.1	CMOS Clear and Password Reset Usage Procedure	94
7.1.1	Clearing the CMOS	94
7.1.2	Clearing the Password	94
7.2	Integrated BMC Force Update Procedure	95
7.3	ME Force Update Jumper	96
7.4	BIOS Recovery Jumper	96
8. Intel [®] L	ight Guided Diagnostics	98
8.1	System Status LED	
8.2	Post Code Diagnostic LEDs	
9. Design	and Environmental Specifications	
9.1	Intel [®] Server Board S3420GPRX Design Specifications	
9.2	Board-level Calculated MTBF	
9.3	Server Board Power Requirements	
9.3.1	Processor Power Support	
9.4	Power Supply Output Requirements	
9.4.1	Grounding	
9.4.2	Standby Outputs	
9.4.3	Remote Sense	
9.4.4	Voltage Regulation	
9.4.5	Dynamic Loading	
9.4.6	Capacitive Loading	
9.4.7	Closed-loop Stability	
9.4.8	Common Mode Noise	
9.4.9	Ripple / Noise	
9.4.10	Timing Requirements	
0/11	Residual Voltage Immunity in Standby Mode	107

9.4.12	Protection Circuits	
10. Regula	tory and Certification Information	
10.1	Product Regulatory Compliance	
10.1.1	Product Safety Compliance	
10.1.2	Product EMC Compliance – Class A Compliance	
10.1.3	Certifications / Registrations / Declarations	
10.1.4	Product Ecology Requirements	110
10.2	Product Regulatory Compliance Markings	
10.3	Electromagnetic Compatibility Notices	
10.3.1	FCC Verification Statement (USA)	
10.3.2	ICES-003 (Canada)	
10.3.3	Europe (CE Declaration of Conformity)	
10.3.4	VCCI (Japan)	
10.3.5	BSMI (Taiwan)	
10.3.6	RRL (Korea)	115
Appendix A:	Integration and Usage Tips	116
Appendix B:	Integrated BMC Sensor Tables	
Appendix C:	POST Code Diagnostic LED Decoder	
Appendix D:	POST Code Errors	
Appendix E:	Appendix E: Supported Intel [•] Server Chassis	
Glossary	ilossary1	
Reference D	eference Documents	

List of Figures

Figure 1. Intel [®] Server Board S3420GPRX Picture	4
Figure 2. Intel [®] Server Board S3420GPRX Layout	5
Figure 3. Intel [®] Server Board S3420GPRX Rear I/O Layout	7
Figure 4. Intel [®] Server Board S3420GPRX – Key Connector and LED Indicator Identification.	8
Figure 5. Intel [®] Server Board S3420GPRX – Hole and Component Positions	9
Figure 6. Intel [®] Server Board S3420GPRX – Major Connector Pin Location (1 of 2)	. 10
Figure 7. Intel [®] Server Board S3420GPRX –Major Connector Pin Location (2 of 2)	. 11
Figure 8. Intel [®] Server Board S3420GPRX – Primary Side Keepout Zone	. 12
Figure 9. Intel [®] Server Board S3420GPRX – Secondary Side Keepout Zone	. 13
Figure 10. Intel [®] Server Board S3420GPRX Functional Block Diagram	. 14
Figure 11. S3420GPRX Memory DIMM location	. 19
Figure 12. Integrated BMC Hardware	. 28
Figure 13. Server Management Bus (SMBUS) Block Diagram	. 33
Figure 14. Embedded Platform Control	. 38
Figure 15. Setup Utility – Main Screen Display	.47
Figure 16. Setup Utility – Advanced Screen Display	.49
Figure 17. Setup Utility — Processor Configuration Screen Display	. 50
Figure 18. Setup Utility – Memory Configuration Screen Display	. 52
Figure 19. Setup Utility – Mass Storage Controller Configuration Screen Display	. 54
Figure 20. Setup Utility – Serial Port Configuration Screen Display	. 56
Figure 21. Setup Utility – USB Controller Configuration Screen Display	. 57
Figure 22. Setup Utility – PCI Configuration Screen Display	. 59
Figure 23. Setup Utility – System Acoustic and Performance Configuration Screen Display	.61
Figure 24. Setup Utility – Security Configuration Screen Display	. 62
Figure 25. Setup Utility – Server Management Configuraiton Screen Display	.63
Figure 26. Setup Utility – Console Redirection Screen Display	.65
Figure 27. Setup Utility – Server Management System Information Screen Display	. 66
Figure 28. Setup Utility —BMC configuration Screen Display	. 68
Figure 29. Setup Utility – Boot Options Screen Display	.70
Figure 30. Setup Utility — Add New Boot Option Screen Display	.72
Figure 31. Setup Utility – Delete Boot Option Screen Display	.72
Figure 32. Setup Utility — Hard Disk Order Screen Display	.73
Figure 33. Setup Utility – CDROM Order Screen Display	.73
Figure 34. Setup Utility — Floppy Order Screen Display	.74
Figure 35. Setup Utility – Network Device Order Screen Display	.74
Figure 36. Setup Utility — BEV Device Order Screen Display	.75
Figure 37. Setup Utility – Boot Manager Screen Display	.76
Figure 38. Setup Utility — Error Manager Screen Display	.76

Figure 39. Setup Utility — Exit Screen Display	77
Figure 40. Jumper Blocks (J1A2, J1F1, J1F3, J1F2 and J1F5)	93
Figure 41. Diagnostic LED location	99
Figure 42. Power Distribution Block Diagram	101
Figure 43. Output Voltage Timing	105
Figure 44. Turn On/Off Timing (Power Supply Signals)	
Figure 45. Diagnostic LED location	124

List of Tables

Table 1. Intel [®] Server Board S3420GPRX Feature Set	2
Table 2. Major Board Components	6
Table 3. Standard Platform DIMM Nomenclature	19
Table 4. Memory Configuration Table	20
Table 5. UDIMM Memory Configuration Rule	21
Table 6. UDIMM Maximum Configuration	21
Table 7 RDIMM memory configuration rule	22
Table 8. RDIMM Maximum configuration	22
Table 9. Intel [®] I/O Expansion Module Product Codes	26
Table 10. RMM3 Lite Advanced Management Features	29
Table 11. Video Modes	30
Table 12. Dual Video Modes	30
Table 13: MAC Address Allocation Rules	32
Table 14. Integrated BMC Basic and Advanced Management Features	35
Table 15. S3420GPRX Fan Domain Table	41
Table 16. BIOS Setup Page Layout	44
Table 17. BIOS Setup: Keyboard Command Bar	45
Table 18. Setup Utility – Main Screen Fields	47
Table 19. Setup Utility – Advanced Screen Display Fields	49
Table 20. Setup Utility — Processor Configuration Screen Fields	50
Table 21. Setup Utility – Memory Configuration Screen Fields	52
Table 22. Setup Utility – Mass Storage Controller Configuration Screen Fields	54
Table 23. Setup Utility – Serial Ports Configuration Screen Fields	56
Table 24. Setup Utility – USB Controller Configuration Screen Fields	57
Table 25. Setup Utility – PCI Configuration Screen Fields	59
Table 26. Setup Utility – System Acoustic and Performance Configuration Screen Fields	61
Table 27. Setup Utility – Security Configuration Screen Fields	62
Table 28. Setup Utility – Server Management Configuration Screen Fields	64
Table 29. Setup Utility – Console Redirection Configuration Fields	65
Table 30. Setup Utility – Server Management System Information Fields	66
Table 31. Setup Utility — BMC configuration Screen Fields	68
Table 32. Setup Utility – Boot Options Screen Fields	70
Table 33. Setup Utility — Add New Boot Option Fields	72
Table 34. Setup Utility – Delete Boot Option Fields	72
Table 35. Setup Utility — Hard Disk Order Fields	73
Table 36. Setup Utility – CDROM Order Fields	73
Table 37. Setup Utility — Floppy Order Fields	74
Table 38. Setup Utility – Network Device Order Fields	75

Table 39. Setup Utility — BEV Device Order Fields	75
Table 40. Setup Utility – Boot Manager Screen Fields	76
Table 41. Setup Utility — Error Manager Screen Fields	76
Table 42. Setup Utility — Exit Screen Fields	77
Table 43. Board Connector Matrix	79
Table 44. Baseboard Power Connector Pin-out (J9A1)	80
Table 45. SSI Processor Power Connector Pin-out (J9C1)	81
Table 46. Intel [®] RMM3 Lite Connector Pin-out (J2C1)	81
Table 47. LPC / IPMB Header Pin-out (J1H2)	82
Table 48. HSBP Header Pin-out (J1J1)	82
Table 49. SGPIO Header Pin-out (J1J3)	82
Table 50. Front Panel SSI Standard 24-pin Connector Pin-out (J1C1)	82
Table 51. System Status LED Indicator States	84
Table 52. VGA Connector Pin-out (J7A1)	85
Table 53. RJ-45 10/100/1000 NIC / USB 2.0 Connector Pin-out (J6A1)	85
Table 54. RJ-45 10/100/1000 NIC Connector Pin-out (J8A1 and J7A2)	86
Table 55. SATA Connector Pin-out (J1H4, J1H1, J1G1, J1H3, J1G3, J1F4)	86
Table 56. Intel [®] Expansion Module Connector Pin-out (J2C1, J3C1)	87
Table 57.SAS Entry RAID Module Connector Pin-out (J2H1)	88
Table 58. External RJ-45 Serial A Port Pin-out (J5A1)	88
Table 59. Internal 9-pin Serial B Header Pin-out (J1B1)	88
Table 60. Internal USB Connector Pin-out (J1E3, J1D2)	89
Table 61. Pin-out of Internal USB Connector for Floppy (J1J2)	89
Table 62. Pin-out of Internal USB Connector for low-profile Intel [®] Z-U130 Value Solid State	
Drive (J3F2)	89
Table 63. Pin-out of adaptive riser slot / PCI Express slot 6	90
Table 64. SSI 4-pin Fan Header Pin-out (J6E1, J1J4, J6J2, J7J1, J6B1)	92
Table 65. Server Board Jumpers (J1F1, J1F2, J1F3, J1F5, J1A2)	93
Table 66. Front Panel Status LED Behavior Summary	98
Table 67. POST Code Diagnostic LED Location	99
Table 68. Server Board Design Specifications	100
Table 69. Intel [®] Xeon [®] Processor TDP Guidelines	102
Table 70. 350-W Load Ratings	102
Table 71. Voltage Regulation Limits	103
Table 72. Transient Load Requirements	103
Table 73. Capacitve Loading Conditions	104
Table 74. Ripple and Noise	104
Table 75. Output Voltage Timing	105
Table 76. Turn On/Off Timing	106
Table 77. Over-Current Protection (OCP)	107
Table 78. Over-voltage Protection (OVP) Limits	107

Table 79. Integrated BMC Core Sensors	
Table 80: PMBus* Sensors	
Table 81. POST Code Diagnostic LED Location	
Table 82. POST Progress Code LED Example	125
Table 83. Diagnostic LED POST Code Decoder	125
Table 84. POST Error Messages and Handling	
Table 85. POST Error Beep Codes	

<This page intentionally left blank.>

1. Introduction

This Technical Product Specification (TPS) provides board specific information detailing the features, functionalities, and high-level architecture of the Intel[®] Server Board S3420GPRX.

In addition, the user can obtain design-level information for specific subsystems by ordering the External Product Specifications (EPS) or External Design Specifications (EDS) for a given subsystem. EPS and EDS documents are not publicly available and must be ordered through your local Intel representative.

1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Server Board Overview
- Chapter 3 Functional Architecture
- Chapter 4 Platform Management
- Chapter 5 BIOS User Interface
- Chapter 6 Connector / Header Locations and Pin-outs
- Chapter 7 Jumper Blocks
- Chapter 8 Intel Light-Guided Diagnostics
- Chapter 9 Design and Environmental Specifications
- Chapter 10 Regulatory and Certification Information
- Appendix A Integration and Usage Tips
- Appendix B Integrated BMC Sensor Tables
- Appendix C POST Code Diagnostic LED Decoder
- Appendix D POST Code Errors
- Appendix E Supported Intel[®] Server Chassis
- Glossary
- Reference Documents

1.2 Server Board Use Disclaimer

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system meets the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

2. Overview

The Intel[®] Server Board S3420GPRX is a monolithic printed circuit board (PCB) with features designed to support 1U/2U rack server markets.

2.1 Intel[•] Server Board S3420GPRX Feature Set

Feature	Description
Processor	Support for one Intel [®] Xeon [®] 3400 Series Processor in FC-LGA 1156 socket
	package.
	2.5 GT/s point-to-point DMI interface to PCH
	LGA 1156 pin socket
	Support for one Intel [®] i3 [°] Processor
	2.0 GT/s point-to-point DMI interface to PCH
	LGA 1156 pin socket
Memory	Two memory channels with support for 1066/1333 MHz ECC unbuffered (UDIMM) or ECC Registered (RDIMM) DDR3.
	Up to two UDIMMs or three RDIMM per channel
	32 GB max with x8 ECC RDIMM (2 Gb DRAM) and 16 GB max with x8 ECC UDIMM (2 Gb DRAM)
	Note: Intel® i3® Processor support only UDIMMs
Chipset	Support for Intel [®] 3420 Chipset Platform Controller Hub (PCH)
	PCI Express* switch – 89HI0524G2PS
I/O Control	External connections:
	DB-15 video connectors
	RJ45 type serial Port A connector
	2 USB 2.0 Ports
	Five 10/100/1000 Base-TX RJ45 LAN connector.
	Internal connections:
	Two USB 2x5 pin headers, each supporting two USB 2.0 ports
	One USB 2x5 pin header for Intel [®] USB SSD
	One USB 2.0 internal vertical connector
	One 2x5 Serial Port B header
	Six SATA II connectors
	One Intel [®] SAS Entry RAID Module connector
	Two Intel [®] I/O Expansion Module Slots
	One slot for optional Intel [®] Remote Management Module 3 Lite
Add-in Card Slot	One PCI Express* Gen2 x16 (x8 throughput) connector.
System Fan Support	Five 4-pin fan head (four system fans and one processor fan).
Video	Onboard ServerEngines* LLC Pilot II BMC Controller
	Integrated 2D Video Controller
	64-MB DDR2 667 MHz Memory

Table 1. Intel[®] Server Board S3420GPRX Feature Set

Feature	Description
Hard Drive and Optical Drive	Support for six Serial ATA II hard drives through six onboard SATA II connectors with SW RAID 0, 1, 5, and 10.
Support	Optical devices are supported
	Up to four SAS hard drives through option Intel [®] SAS Entry RAID Module card
RAID Support	Intel [®] Embedded Server RAID Technology II through onboard SATA connectors provides SATA RAID 0, 1, and 10.
	Intel [®] Embedded Server RAID Technology II through optional Intel [®] SAS Entry RAID Module AXX4SASMOD provides SAS RAID 0, 1, and 10 with optional RAID 5 support provided by the Intel [®] RAID Activation Key AXXRAKSW5
	IT/IR RAID through optional Intel [®] SAS Entry RAID Module AXX4SASMOD provides entry level hardware RAID 0, 1, 10, and native SAS pass through mode
	4 ports full featured SAS/SATA hardware RAID through optional Intel [®] Integrated RAID Module SROMBSASMR (AXXROMBSASMR), provides RAID 0, 1, 5, 6 and striping capability for spans 10, 50, 60.
LAN	One Gigabit Ethernet device 82574L connect to PCI-E x1interfaces on the PCH.
	Two Gigabit Ethernet devices 82576 connected to PCI-E switch through PCI- E x4 interface,
Server Management	Onboard LLC Pilot II Controller (iBMC)
	Integrated Baseboard Management Controller (Integrated BMC), IPMI 2.0 compliant
	Intel [®] Remote Management Module III (RMM3) Lite
	Intel [®] Light-Guided Diagnostics on field replaceable units
	Support for Intel [®] System Management Software 3.5.1 and beyond
	Support for Intel [®] Deployment Assistant 3.5.2 and beyond
Form Factor	ATX, 12" x 9.6", 1U thermal optimized

2.2 Server Board Layout



Figure 1. Intel[®] Server Board S3420GPRX Picture

2.2.1 Server Board Connector and Component Layout

The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter. Table 2 provides the description.



Figure 2. Intel[®] Server Board S3420GPRX Layout

	Description		Description
А	Dual Intel [®] I/O Expansion Module Connectors	S	CPU Socket
В	PCI Express x16 Gen2	Т	USB SSD Connector
С	CMOS Battery	U	PCH Chipset
D	RJ-45 Serial port Connector	V	SAS Module Connector
E	RJ-45 GbE(NIC5) and Dual USB combo connector	W	System FAN 1
F	Dual port RJ-45 GbE LAN Connector (NIC3 and NIC4)	Х	IPMB Connector
G	SATA RAID key	Υ	SATA SGPIO Connector
Н	DB15 Video port	Z	HSBP Connector
I	Dual port RJ-45 GbE LAN Connector (NIC1 and NIC2)	A A	USB Floppy
J	Diagnostic/ID/Status LED	B B	SATA 0
К	Main Power Connector	C C	SATA 3
L	System FAN 4	D D	SATA 1
М	CPU Power Connector	E E	SATA 4
Ν	CPU Fan	F F	SATA 2
0	Power Supply AUX Connector	G G	SATA 5
Ρ	DIMM Slots	H H	Internal USB connector
Q	System FAN 3		Intel [®] RMM3 Lite
R	System FAN 2	J J	Front Panel Connector
		K K	Internal Serial Port

Table 2. Major Board Components

2.2.2 Server Board Rear I/O Layout

The following figure shows the layout of the rear I/O components for the server board.



Figure 3. Intel[®] Server Board S3420GPRX Rear I/O Layout

А	System Status LED	В	ID LED
С	Diagnostics LEDs	D	Dual port RJ-45 GbE LAN Connector (NIC1 and NIC2)
E	DB15 Video Port	F	Dual port RJ-45 GbE LAN Connector (NIC3 and NIC4)
G	RJ-45 GbE(NIC5) and Dual USB combo connector	Н	RJ-45 Serial Port



2.2.3

Intel[•] Server Board S3420GPRX Mechanical Drawings

Figure 4. Intel[®] Server Board S3420GPRX – Key Connector and LED Indicator Identification

DDR3 DIMM CONNECTOR 6 PLACES-

INTERNAL USB(FOR ZEPHYR CARD)-



Figure 5. Intel[®] Server Board S3420GPRX – Hole and Component Positions



Figure 6. Intel[®] Server Board S3420GPRX – Major Connector Pin Location (1 of 2)



Figure 7. Intel[®] Server Board S3420GPRX – Major Connector Pin Location (2 of 2)

11

Intel[®] Server Board S3420GPRX TPS



Figure 8. Intel[®] Server Board S3420GPRX – Primary Side Keepout Zone

Overview



Figure 9. Intel[®] Server Board S3420GPRX – Secondary Side Keepout Zone

3. Functional Architecture

The architecture and design of the Intel[®] Server Board S3420GPRX is based on the Intel[®] 3420 Chipset. The chipset is designed for systems based on the Intel[®] Xeon[®] processor in the FC-LGA 1156 socket package. The chipset contains two main components:

- Intel[®] 3420 Chipset
- PCI Express* switch 89HI0524G2PS

This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the server board.



Figure 10. Intel[®] Server Board S3420GPRX Functional Block Diagram

3.1 Processor Sub-System

The Intel[®] Server Board S3420GPRX supports the following processor:

- Intel[®] Xeon[®] 3400 Processor series
- Intel[®] i3[®] Processor series

3.1.1 Intel[•] Xeon[•] 3400 Processor

The Intel[®] Xeon[®] 3400 Series processors highly integrated solution variant is composed of four Nehalem-based processor cores.

- FC-LGA 1156 socket package with 2.5 GT/s.
- Up to 95 W Thermal Design Power (TDP); processors with higher TDP are not supported.

The server board does not support previous generations of the Intel[®] Xeon[®] processors.

3.1.2 Intel[•] Turbo Boost Technology

Intel[®] Turbo Boost Technology is featured on certain processors in the Intel[®] Xeon[®] Processor 3400 Series. Intel[®] Turbo Boost Technology opportunistically and automatically allows the processor to run faster than the marked frequency if the processor is operating below power, temperature, and current limits. This results in increased performance for both multi-threaded and single-threaded workloads.

Intel[®] Turbo Boost Technology operation:

- Turbo Boost operates under Operating System control It is only entered when the operating system requests the highest (P0) performance state.
- Turbo Boost operation can be enabled or disabled by BIOS.
- Turbo Boost converts any available power and thermal headroom into higher frequency on active cores. At nominal marked processor frequency, many applications consume less than the rated processor power draw.
- Turbo Boost *availability* is independent of the number of active cores.
- *Maximum* Turbo Boost frequency depends on the number of active cores and varies by processor configuration.
- The amount of time the system spends in Turbo Boost operation depends on workload, operating environment, and platform design.

If the processor supports the Intel[®] Turbo Boost Technology feature, the BIOS Setup provides an option to enable or disable this feature. The default state is enabled.

3.1.3 Simultaneous Multithreading (SMT)

Most Intel[®] Xeon[®] processors support Simultaneous Multithreading (SMT). The BIOS detects processors that support this feature and enables the feature during POST.

If the processor supports this feature, the BIOS Setup provides an option to enable or disable this feature. The default is enabled.

3.1.4 Enhanced Intel SpeedStep* Technology

Intel[®] Xeon[®] processors support the Geyserville3 feature of the Enhanced Intel SpeedStep[®] technology. This feature changes the processor operating ratio and voltage similar to the Thermal Monitor 1 (TM1) feature. The BIOS implements the Geyserville3 feature in conjunction with the TM1 feature. The BIOS enables a combination of TM1 and TM2 according to the processor BIOS writer's guide.

3.2 Memory Subsystem

The Intel[®] Xeon[®] 3400 series processor has an Integrated Memory Controller (IMC) in its package. Each Intel[®] Xeon[®] 3400 series processor produces up to two DDR3 channels of memory. Each DDR3 channel in the IMC supports up to three DDR3 RDIMM slots or up to two UDIMM slots. The DDR3 RDIMM frequency can be 800/1066/1333 MHz DDR3 UDIMM frequency can be 1066/1333 MHz. All RDIMMs and UDIMMs include ECC (Error Correction Code) operation. Various speeds and memory technologies are supported.

RAS (Reliability, Availability, and Serviceability) is not supported on the Intel[®] Server Board S3420GPRX.

Note: Intel[®] i3[®] processor only supports UDIMM.

3.2.1 Memory Sizing and Configuration

The Intel[®] Server Board S3420GPRX supports various memory module sizes and configurations. These combinations of sizes and configurations are valid only for DDR3 DIMMs approved by Intel Corporation.

S3420GPRX BIOS supports:

- DIMM sizes of 1 GB, 2 GB, 4 GB, and 8 GB.
- DIMMs composed of DRAM using 2 Gb technology.
- DRAMs organized as single rank, dual rank, or quad rank DIMMS.
- DIMM speeds of 800, 1066, or 1333 MT/s.
- Registered or Unregistered (unbuffered) DIMMs (RDIMMs or UDIMMs).

Note: UDIMMs should be ECC, and may or may not have thermal sensors; RDIMMs must have ECC and must have thermal sensors.

S3420GPRX BIOS has the below limitations:

- 256 Mb technology, x4 DRAM on UDIMM, and quad rank UDIMM are **NOT** supported.
- x16 DRAM on UDIMM is not supported on combo routing.
- Memory suppliers not productizing native 800 ECC UDIMMs
- Intel[®] Xeon[®] 3400 Series support all timings defined by JEDEC.
- 256 Mb/512 Mb technology, x4 and x16 DRAMs on RDIMM are **NOT** supported.
- All channels in a system will run at the fastest common frequency.
- No mixing of registered and unbuffered DIMMs.
- No mixing of different ranks or speed on UDIMM or RDIMM.

3.2.2 Post Error Codes

The range {0xE0 - 0xEF} of POST codes is used for memory errors in early POST...

• **0xE8 - No Usable Memory Error**: If no memory is available, the system emits POST Diagnostic LED code 0xE8 and halts the system.

- **0xE8 Configuration Error**: If a DDR3 DIMM has no SPD information, the BIOS treats the DIMM slot as if no DDR3 DIMM is present on it. Therefore, if this is the only DDR3 DIMM installed in the system, the BIOS halts with POST Diagnostic LED code 0xE8 (no usable memory) and halts the system.
- **0xEB Memory Test Error**: If a DDR3 DIMM or a set of DDR3 DIMMs on the same memory channel (row) fails HW Memory BIST but usable memory remains available, the BIOS emits a beep code and displays POST Diagnostic LED code 0xEB momentarily during the beeping and then continues POST. If all of the memory fails HW Memory BIST, the system acts as if no memory is available, beeping and halting with the POST Diagnostic LED code 0xE8 (No Usable Memory) displayed.
- **0xEA Channel Training Error**: If the memory initialization process is unable to properly perform the DQ/DQS training on a memory channel, the BIOS emits a beep code and displays POST Diagnostic LED code 0xEA momentarily during the beeping. If there is usable memory in the system on other channels, POST memory initialization continues. Otherwise, the system halts with POST Diagnostic LED code 0xEA staying displayed.
- **0xED Population Error**: If the installed memory contains a mix of RDIMMs and UDIMMs, the system halts with POST Diagnostic LED code 0xED.
- **0xEE Mismatch Error**: If more than two quad-ranked DIMMs are installed on any channel in the system, the system halts with POST Diagnostic LED code 0xEE.

3.2.3 Publishing System Memory

The BIOS displays the Total Memory of the system during POST if Quiet Boot is disabled in the BIOS setup. This is the total size of memory discovered by the BIOS during POST, and is the sum of the individual sizes of installed DDR3 DIMMs in the system.

The BIOS displays the Effective Memory of the system in the BIOS Setup. The term Effective Memory refers to the total size of all active DDR3 DIMMs (not disabled) and not used as redundant units.

The BIOS provides the total memory of the system in the main page of the BIOS setup. This total is the same as the amount described by the first bullet in this section.

If Quiet Boot is disabled, the BIOS displays the total system memory on the diagnostic screen at the end of POST. This total is the same as the amount described by the first bullet in this section.

The BIOS provides the total amount of memory in the system.

3.2.3.1 Memory Reservation for Memory-mapped Functions

A region of size 40 MB of memory below 4 GB is always reserved for mapping chipset, processor, and BIOS (flash) spaces as memory-mapped I/O regions. This region appears as a loss of memory to the operating system. In addition to this loss, the BIOS creates another reserved region for memory-mapped PCIe functions, including a standard 64 MB or 256 MB of standard PCI Express* MMIO configuration space.

If PAE is turned on in the operating system, the operating system reclaims all these reserved regions.

In addition to this memory reservation, the BIOS creates another reserved region for memorymapped PCI Express* functions, including a standard 64 MB or 256 MB of standard PCI Express* Memory Mapped I/O (MMIO) configuration space. This is based on the selection of Maximize Memory below 4 GB in the BIOS Setup.

If this is set to Enabled, the BIOS maximizes usage of memory below 4 GB for an operating system without PAE capability by limiting PCI Express* Extended Configuration Space to 64 buses rather than the standard 256 buses. This is done using the MAX_BUS_NUMBER feature offered by the Intel[®] S3420 I/O Hub and a variably-sized Memory Mapped I/O region for the PCI Express* functions.

3.2.3.2 High-Memory Reclaim

When 4 GB or more of physical memory is installed (physical memory is the memory installed as DDR3 DIMMs), the reserved memory is lost. However, the Intel[®] 3420 chipset provides a feature called high-memory reclaim, which allows the BIOS and operating system to remap the lost physical memory into system memory above 4 GB (the system memory is the memory the processor can see).

The BIOS always enables high-memory reclaim if it discovers installed physical memory equal to or greater than 4 GB. For the operating system, the reclaimed memory is recoverable only if the PAE feature in the processor is supported and enabled. Most operating systems support this feature. For details, see the relevant operating system manuals.

3.2.3.3 ECC Support

Only ECC memory is supported on this platform.

3.2.4 Support for Mixed-speed Memory Modules

The BIOS supports memory modules of mixed speed by automatic selection of the lowest common frequency of all memory modules (DDR3 DIMM). Each DDR3 DIMM advertises its lowest supported clock speed through the TCKMIN parameter in its Serial-presence Data (SPD). The BIOS uses this information to arrive at the common lowest frequency that satisfies all installed DDR3 DIMMs.

This section describes the expected outcome on the installation of DDR3 DIMMs of different frequencies in the system for a given user-selected frequency. The following rules apply:

- If all three single-rank/dual-rank RDIMM slots are populated on a channel, the BIOS forces a global common frequency of 800 MHz.
- If two quad-rank RDIMM are populated on one channel, the BIOS forces a global common frequency of 800 MHz.
- If one quad-rank RDIMM are populated on one channel, the BIOS forces a global common frequency of 1066 MHz.
- If a maximum of only two DIMM slots are populated in the system among all channels and one or more DIMMs support DDR3 frequency greater than 1333 MHz, the BIOS forces a global common frequency of 1333 MHz.

3.2.5 Memory Subsystem Operating Frequency Determination

There are several limiting factors, including the number of DIMMs on a channel and organization of the DIMM - that is, either single-rank (SR), dual-rank (DR), or quad-rank (QR):

- The speed of the processor's IMC is the possible maximum speed.
- The speed of the slowest component the slowest DIMM or the IMC determines the actual maximum frequency.
- A single 1333-MHz DIMM (SR or DR) on a channel may run at full 1333-MHz speed.
- If two SR/DR DIMMs are installed on a channel, the speed is limited to 1066 MHZ.
- A single QR RDIMM on a channel is limited to 1066 MHz.
- Two QR RDIMMs or a mix of QR + SR/DR on a channel is limited to 800 MHz.

3.2.6 Memory Subsystem Nomenclature

- The Intel[®] Xeon[®] 3400 Series processor on the Intel[®] Server Board S3420GPRX has an Integrated Memory Controller (IMC). The IMC provides two DDR3 channels and groups DIMMs on the board into an autonomous memory.
- Intel[®] Server Board S3420GPRX can support a maximum of six DIMM sockets, three DIMMs sockets per channel. The memory channels are identified as channels A, B.
- The DIMM identifiers on the silkscreen on the board provide information about the channel and the processor socket to which they belong. For example, DIMM_A1 is the first slot on channel A.

The following nomenclature is followed for DIMM sockets:



Table 3. Standard Platform DIMM Nomenclature

Figure 11. S3420GPRX Memory DIMM location

3.2.7 Memory Upgrade Rules

Upgrading the system memory requires careful positioning of the DDR3 DIMMs based on the following factors:

- Existing DDR3 DIMM population
- DDR3 DIMM characteristics
- Optimization techniques used by the Intel[®] Nehalem processor to maximize memory bandwidth

In the Independent Channel mode, all DDR3 channels operate independently. Slot-to-slot DIMM matching is not required across channels (for example, A1 and B1 do not have to match each other in terms of size, organization, and timing). DIMMs within a channel do not have to match in terms of size and organization, but they operate in the minimal common frequency. Also, Independent Channel mode can be used to support single DIMM configuration in channel A and in the Single Channel mode.

The user must observe the following general rules when selecting and configuring memory to obtain the best performance from the system.

- 1. DDR3 RDIMMs must always be populated using a fill-farthest method.
- 2. DDR3 UDIMMs must always be populated on DIMM A1/A2/B1/B2.
- 3. Intel[®] Xeon[®] 3400 Series Processors support either RDIMMs or UDIMMs.
- 4. RDIMM and UDIMM CANNOT be mixed.
- 5. The minimal memory set is {DIMMA1}.
- 6. DDR3 DIMMs on adjacent slots on the same channel do not need to be identical.

Each socket supports a maximum of six slots. Standard Intel[®] server boards and systems that use the Intel[®] 3420 chipset support three slots per DDR3 channel, two DDR3 channels per socket, and only one socket is supported on the Intel[®] Server Board S3420GPRX.

3.2.7.1 Memory Configuration Table

	Channel A			Channel B		
	A1 A2 A3			B1	B2	B3
RDIMM	Х					
	Х	Х				
	Х	Х	Х			
	Х			Х		
	Х	Х		Х		
	Х	Х	Х	Х		

Table 4. Memory Configuration Table

	Channel A			Channel B		
	Х	Х		Х	Х	
	Х	Х	Х	Х	Х	
	Х	Х	Х	Х	Х	Х
UDIMM	Х					
	Х	Х				
	Х			Х		
	Х	Х		Х		
	Х	х		Х	х	

This table defines half of the valid memory configurations. The user can exchange Channel A DIMMs with the DIMMs on Channel B to get another half.

3.2.7.2 UDIMM Configuration rules

Table 5. UDIMM Memory Configuration Rule

DIMM slots per channel	DIMMs populated per channel	Speed	Ranks per channel
2	1	1066, 1333	Single Rank, Dual Rank
2	2	1066, 1333	Single Rank, Dual Rank

To get the maximum memory size on UDIMM, the user can get the detailed information from the following table:

Table 6. UDIMM Maximum Configuration

Max Memory Possible	1Gb DRAM Technology	2Gb DRAM Technology
Single Rank UDIMM	4GB	8GB
	(4x 1GB DIMMs)	(4x 2GB DIMMs)
Dual Rank UDIMMs	8GB	16GB
	(4x 2GB DIMMs)	(4x 4GB DIMMs)

Intel[®] Server Board S3420GPRX has below limitations on UDIMM.

- Not support 800MHz ECC UDIMMs
- No support for LV DIMMs
- 256Mb technology, x4 DRAM on UDIMM and quad rank UDIMM are NOT supported
- x16 DRAM is not supported on combo routing
- All channels in a system will run at the fastest common frequency
- No mixing of registered and unbuffered DIMMs

- Non-ECC UDIMMs not supported
- Mixing ECC and non-ECC UDIMMs anywhere on the platform will prevent the system to boot/function correctly

3.2.7.3 RDIMM Configuration rules

Table 7 RDIMM memory configuration rule

DIMM slots per channel	DIMMs populated per channel	Speed	Ranks per channel
3	1	1066, 1333	Single Rank, Dual Rank
3	1	1066	Quad Rank
3	2	1066, 1333	Single Rank, Dual Rank
3	2	800*	Quad Rank
3	3	800*	Single Rank, Dual Rank

To get the maximum memory size on RDIMM, the user can get the detailed information from the following table:

Table 8. RDIMM Maximum configuration

Max Memory Possible	1Gb DRAM Technology	2Gb DRAM Technology
Single Rank RDIMM	6GB	12GB
	(6x 1GB DIMMs)	(6x 2GB DIMMs)
Dual Rank RDIMMs	12GB	24GB
	(6x 2GB DIMMs)	(6x 4GB DIMMs)
Quad Rank RDIMMs	16GB	32GB
	(4x 4GB DIMMs)	(4x 8GB DIMMs)

Intel[®] Server Board S3420GPRX has below limitations on RDIMM.

- No support for LV DIMMs
- 256Mb/512Mb technology, x4 and x16 DRAMs on RDIMM are NOT supported
- All channels in a system will run at the fastest common frequency
- No mixing of registered and unbuffered DIMMs

Note *: 1066MHz RDIMMs run at 800MHz.

3.3 Intel[•] 3420 Chipset PCH

The Intel[®] 3420 Chipset component is the Platform Controller Hub (PCH). The PCH is designed for use with Intel[®] processor in a UP server platform. The role of the PCH in Intel[®] Server Board S3420GPRX is to manage the flow of information between its below eleven interfaces:

- DMI interface to Processor
- PCI Express* Interface
- PCI Interface
- SATA Interface
- USB Host Interface

- SMBus Host Interface
- SPI Interface
- LPC interface to IBMC
- JTAG interface
- LAN interface
- ACPI interface

3.3.1 Digital Media Interface

Digital Media Interface (DMI) is the chip-to-chip connection between the processor and chipset. This high-speed interface integrates advanced priority-based servicing allowing concurrent traffic and true isochronous transfer capabilities. Base functionality is completely software-transparent, permitting current and legacy software to operate normally.

3.3.2 PCI Express* Interface

Intel[®] 3420 Chipset PCH provides up to 8 PCI Express Root Ports, supporting the PCI Express Base Specification, Revision 2.0. Each Root Port supports 2.5 GB/s bandwidth in each direction (5 GB/s concurrent). PCI Express Root Ports 1-4 can be statically configured as four x1 Ports or bundled together to form one x 4 port. Ports 5 and 6 can only be used as two x 1 port.

3.3.3 Serial ATA Support

The Intel[®] 3420 Chipset has two integrated SATA host controllers that support independent DMA operation on up to six ports and supports data transfer rates of up to 3.0 GB/s (300 MB/s). The SATA controller contains two modes of operation – a legacy mode using I/O space and an AHCI mode using memory space.

Software that uses legacy mode does not have AHCI capabilities. The Intel[®] 3420 Chipset supports the Serial ATA Specification, Revision 1.0a. It also supports several optional sections of the Serial ATA II: Extensions to Serial ATA 1.0 Specification, Revision 1.0 (AHCI support is required for some elements).

Note : Only SATA port 3, 4, 5 on S3420GPRX support SGPIO and Hot-Swap Backplane HDD Activity LED function

3.3.3.1 Advanced Host Controller Interface (AHCI)

The Intel[®] 3420 Chipset provides hardware support for Advanced Host Controller Interface (AHCI), a new programming interface for SATA host controllers. Platforms supporting AHCI may take advantage of performance features such as no master/slave designation for SATA devices—each device is treated as a master—and hardware assisted native command queuing. AHCI also provides usability enhancements such as Hot-Plug. AHCI requires appropriate software support (for example, an AHCI driver) and for some features, hardware support in the SATA device or additional platform hardware.

3.3.3.2 Intel[®] Matrix Storage Technology

The Intel[®] 3420 Chipset provides support for Intel[®] Matrix Storage Technology, providing both AHCI (see above for details on AHCI) and integrated RAID functionality. The industry leading
RAID capability provides high-performance RAID 0, 1, 5, and 10 functionality on up to six SATA ports of PCH. Matrix RAID support is provided to allow multiple RAID levels to be combined on a single set of hard drives, such as RAID 0 and RAID 1 on two disks. Other RAID features include hot spare support, SMART alerting, and RAID 0 autos replace. Software components include an Option ROM for pre-boot configuration and boot functionality, a Microsoft Windows* compatible driver, and a user interface to configure and manage the RAID capability of the Intel[®] 3420 Chipset.

3.3.4 Low Pin Count(LPC) Interface

The Intel[®] 3420 Chipset implements an LPC Interface as described in the *LPC 1.1 Specification*. The Low Pin Count (LPC) bridge function of the Chipset resides in PCI Device 31: Function 0. In addition to the LPC bridge interface function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management, system management, GPIO, and RTC.

3.3.5 Serial Peripheral Interface (SPI)

The Intel[®] 3420 Chipset implements an SPI Interface as an alternative interface for the BIOS flash device. An SPI flash device can be used as a replacement for the FWH, and is required to support Gigabit Ethernet, Intel[®] Active Management Technology and integrated Intel[®] Quiet System Technology. The Ibex Peak supports up to two SPI flash devices with speed up to 33 MHz utilizing two chip select pins.

3.3.6 RTC

The Intel[®] 3420 Chipset contains a Motorola MC146818A-compatible real-time clock with 256 bytes of battery-backed RAM. The real-time clock performs two key functions: keeping track of the time of day and storing system data, even when the system is powered down. The RTC operates on a 32.768KHz crystal and a 3V battery. The RTC also supports two lockable memory ranges. By setting bits in the configuration space, two 8-byte ranges can be locked to read and write accesses. This prevents unauthorized reading of passwords or other system security information. The RTC also supports a date alarm that allows for scheduling a wake up event up to 30 days in advance, rather than just 24 hours in advance.

3.3.7 USB 2.0 Support

On the Intel[®] 3420 Chipset, the USB controller functionality is provided by the dual EHCI controllers with an interface for up to ten USB 2.0 ports. All ports are high-speed, full-speed, and low-speed capable.

- Two external connectors are located on the back edge of the server board.
- Two internal 2x5 header (J1E2 and J1D1) are provided, each supporting two optional USB 2.0 ports.
- One internal vertical USB 2.0 connector (J1J2) to support floppy.
- One internal 2x5 header (J3F2) for Intel[®] USB SSD.

3.3.7.1 Native USB Support

During the power-on self test (POST), the BIOS initializes and configures the USB subsystem. The BIOS is capable of initializing and using the following types of USB devices.

- USB Specification-compliant keyboards
- USB Specification-compliant mouse
- USB Specification-compliant storage devices that utilize bulk-only transport mechanism

USB devices are scanned to determine if they are required for booting.

The BIOS supports USB 2.0 mode of operation, and as such supports USB 1.1 and USB 2.0 compliant devices and host controllers.

During the pre-boot phase, the BIOS automatically supports the hot addition and hot removal of USB devices and a short beep is emitted to indicate such an action. For example, if a USB device is hot plugged, the BIOS detects the device insertion, initializes the device, and makes it available to the user. During POST, when the USB controller is initialized, it emits a short beep for each USB device plugged into the system as they were all just "hot added".

Only on-board USB controllers are initialized by BIOS. This does not prevent the operating system from supporting any available USB controllers including add-in cards.

3.3.7.2 Legacy USB Support

The BIOS supports PS/2 emulation of USB keyboards and mouse. During POST, the BIOS initializes and configures the root hub ports and searches for a keyboard and/or a mouse on the USB hub and then enables the devices that are recognized.

3.4 Optional Intel[•]SAS Entry RAID Module AXX4SASMOD

The Intel[®] Server Board S3420GPRX provides a SAS Mezzanine slot (J2H1) for the installation of an optional Intel[®] SAS Entry RAID Module AXX4SASMOD. Once the optional Intel[®] SAS Entry RAID Module AXX4SASMOD is detected, the x4 PCI Express* links from the PCI switches to the SAS Mezzanine slot. The optional Intel[®] SAS Entry RAID Module AXX4SASMOD includes a SAS1064e controller that supports x4 PCI Express* link widths and is a single-function PCI Express* end-point device.

The SAS controller supports the SAS protocol as described in the Serial Attached SCSI Standard, version 1.0, and also supports SAS 1.1 features. A 32-bit external memory bus off the SAS1064e controller provides an interface for Flash ROM and NVSRAM (Non-volatile Static Random Access Memory) devices.

The optional Intel[®] SAS Entry RAID Module AXX4SASMOD provides four SAS connectors that support up to four hard drives with a non-expander backplane or up to eight hard drives with an expander backplane.

4 ports full featured SAS/SATA hardware RAID through optional Intel[®] Integrated RAID Module SROMBSASMR (AXXROMBSASMR) provides RAID 0, 1, 5, 6 and striping capability for spans 10, 50, 60.

3.5 Intel[®] I/O Expansion Modules

The Intel[®] Server Board S3420GPRX supports a variety of I/O Module options using 2x4 PCI Express* Gen2 Intel[®] I/O Expansion Module connectors on the rear of the server board. Each Intel[®] I/O Expansion Module connector is a 50-pin, surface mount, 0.8mm pitch, header. The

Intel[®] Server Board S3420GPRX accommodates both the double-wide I/O expansion modules and the PCI Express* Gen 1 I/O modules.

The modules consist of:

- Dual Port GbE I/O Module
- QuAD Port GbE I/O Module
- External 4 Port SAS I/O Module
- Internal 4-port LSI* 1064e SAS I/O Module
- Internal 4-port LSI* 1078e SAS I/O Module

The following table shows the product codes for each module:

Product Code	Description
AXXGBIOMOD	Dual Port GbE I/O Expansion Module
AXX4GBIOMOD2	Quad port GbE I/O Expansion Module based on the Intel [®] 82576EB Gigabit Ethernet Controller.
AXXSASIOMOD	External 4-port SAS I/O Expansion Module.
AXX4SASMOD	Intel [®] SAS Entry RAID I/O Expansion Module: Provides 4-port pass through SAS, entry-level RAID 0/1/1E, and optional host RAID (4 internal ports).
AXXROMBSASMR	Intel [®] Integrated RAID I/O Expansion Module: Provides four internal ports, full-featured SAS / SATA RAID 0,1,5,6 and striping capability for spans 10, 50, 60. The user must order the optional backup battery AXXRSBBU3 separately.

Table 9. Intel[®] I/O Expansion Module Product Codes

For more information, refer to the I/O modules in the *Intel[®] I/O Expansion Modules Hardware Specification*.

3.6 Integrated Baseboard Management Controller

The ServerEngines* LLC Pilot II Integrated BMC is provided by an embedded ARM9 controller and associated peripheral functionality that is required for IPMI-based server management. Firmware usage of these hardware features is platform-dependent.

The following is a summary of the Integrated BMC management hardware features used by the ServerEngines* LLC Pilot II Integrated BMC:

- 250 MHz 32-bit ARM9 Processor
- Memory Management Unit (MMU)
- Two 10/100 Ethernet Controllers with NC-SI support
- 16-bit DDR2 667 MHz interface

- Dedicated RTC
- 12 10-bit ADCs
- Eight Fan Tachometers
- Four PWMs
- Battery-backed Chassis Intrusion I/O Register
- JTAG Master
- Six I²C interfaces
- General-purpose I/O Ports (16 direct, 64 serial)

Additionally, the ServerEngines* Pilot II part integrates a super I/O module with the following features:

- KCS/BT Interface
- Two 16C550 Serial Ports
- Serial IRQ Support
- 12 GPIO Ports (shared with BMC)
- LPC to SPI Bridge
- SMI and PME Support

The Pilot II contains an integrated KVMS subsystem and graphics controller with the following features:

- USB 2.0 for keyboard, mouse, and storage devices
- USB 1.1 interface for legacy PS/2 to USB bridging
- Hardware Video Compression for text and graphics
- Hardware encryption
- 2D Graphics Acceleration
- DDR2 graphics memory interface
- Up to 1600x1200 pixel resolution
- PCI Express* x1 support



Figure 12. Integrated BMC Hardware

3.6.1 Integrated BMC Embedded LAN Channel

The Integrated BMC hardware can support two network interfaces, but S4320GPRX only enable one network interface and connect with onboard NIC 5. NIC5 can be shared between BMC and host, and it can transfer server management and OS communication packages at the same time.

The Integrated BMC LAN Channel can be enabled for IPMI-over-LAN and DHCP.

For security reasons, embedded LAN channels have the following default settings:

- IP Address: Static
- All Users: Disabled

3.6.2 Intel[®] Remote Management Module 3 Lite

Intel[®] Remote Management Module 3 Lite (RMM3 Lite) belongs to the Intel RMM 3 family. RMM3 Lite can enable Integrated BMC advanced features but without dedicated management NIC port. Intel[®] Server Board S3420GPRX only supports RMM3 Lite. Advanced features include:

Table 10. RMM3 I	ite Advanced	Management Features
------------------	--------------	---------------------

Advanced Feature	Description
KVM Redirection	Remote console access via keyboard, video, and mouse redirection over LAN.
USB Media Redirection	Remote USB media access over LAN.
WS-MAN	Full SMASH profiles for WS-MAN based consoles.
Embedded Web Server	Access BMC sensors reading, SEL, power control, enable KVM redirection, etc

The user can access only the RMM3 Lite advanced features from the onboard NIC5, as there is no dedicated management NIC port (BMC channel 3)

Note: S3420GPRX BMC firmware still contains BMC channel 3 logical interface, but the user cannot access it as there is no corresponding physical NIC port.

Please refer to the *RMM3 user guide* for RMM3 Lite operation except for RMM3 Lite NIC port.

3.7 Serial Ports

The server board provides two serial ports: an external RJ45 serial port connector and an internal DH-10 serial header.

The rear RJ45 serial A-port is a fully-functional serial port that can support any standard serial device.

The Serial B port is an optional port accessed through a 9-pin internal DH-10 header (J1B1). The user can use a standard DH-10 to DB9 cable to direct serial A port to the rear of a chassis. The serial B interface follows the standard RS-232 pin-out as defined in the following table.

3.8 Floppy Disk Controller

The server board does not support a floppy disk controller interface. However, the system BIOS recognizes USB floppy devices.

3.9 Keyboard and Mouse Support

The server board supports only USB specification-compliant keyboard and mouse.

3.10 Wake-up Control

The super I/O contains functionality that allows various events to power on and power off the system.

3.11 Video Support

The server board includes a video controller in an on-board Server Engines* Integrated Baseboard Management Controller along with 64 MB of video DDR2 SDRAM. The SVGA subsystem supports a variety of modes, up to 1600 x 1200 resolution in 8/16/32 bpp modes under 2D. It also supports both CRT and LCD monitors up to a 100 Hz vertical refresh rate.

The video is accessed using a standard 15-pin VGA connector found on the back edge of the server board. The on-board video controller can be disabled using the BIOS Setup utility or when an add-in video card is detected. The system BIOS provides the option for dual-video operation when an add-in video card is configured in the system.

3.11.1 Video Modes

The integrated video controller supports all standard IBM VGA modes. The following table shows the 2D modes supported for both CRT and LCD.

2D Video Mode Support 2D Mode Refresh Rate (Hz) 8 bdd 16 bdd 32 bpp 640x480 60, 72, 75, 85, 90, 100, 120, Supported Supported Supported 160, 200 60, 70, 72, 75, 85, 90, 100, 800x600 Supported Supported Supported 120,160 60, 70, 72, 75,85,90,100 1024x768 Supported Supported Supported 1152x864 43,47,60,70,75,80,85 Supported Supported Supported 1280x1024 60,70,74,75 Supported Supported Supported 1600x1200 52 Supported Supported Supported

Table 11. Video Modes

3.11.2 Dual Video

The BIOS supports both single-video and dual-video modes. The dual-video mode is disabled by default.

- In the single mode (dual monitor video = disabled), the on-board video controller is disabled when an add-in video card is detected.
- In single mode, the onboard video controller is disabled when an add-in video card is detected.
- In dual mode, the onboard video controller is enabled and is the primary video device. The external video card is allocated resources and is considered the secondary video device.
- When KVM is enabled in iBMC FW, dual video is enabled.

	Enabled	Onboard video controller.	
Onboard Video	Disabled	Warning: System video is completely disabled if this option is disabled and an add-in video adapter is not installed.	
Dual Monitor Video	Enabled Disabled	If enabled, both the onboard video controller and an add-in video adapter are enabled for system video. The onboard video controller becomes the primary video device.	

3.12 Network Interface Controller (NIC)

The Intel[®] Server Board S3420GPRX supports five network ports. One is provided by the onboard Intel[®] 82574L GbE PCI Express network controller; the others are provided by two onboard Intel[®] 82576 Gigabit Network controllers:

- NIC port 1 and 2 are provided by on board Intel[®] 82576 Gigabit network controller 1.
- NIC port 3 and 4 are provided by on board Intel[®] 82576 Gigabit network controller 2.
- NIC port 5 is provided by on board Intel[®] 82574L Gigabit network controller.

3.12.1 GigE Controller 82574L

Intel[®] 82574 family (82574L and 82574IT) are single, compact, low-power components that offer a fully-integrated Gigabit Ethernet Media Access Control (MAC) and Physical Layer (PHY) port. The 82574 uses the PCI Express* architecture and provides a single-port implementation in a relatively small area so it can be used for server and client configurations as a LAN on Motherboard (LOM) design.

External interfaces provided on the 82574:

- PCIe Rev. 2.0 (2.5 GHz) x1
- MDI (Copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASETX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab)
- NC-SI or SMBus connection to a Manageability Controller (MC)
- EEE 1149.1 JTAG (note that BSDL testing is NOT supported)

3.12.2 GigE Controller 82576

Intel[®] 82576 is a Dual Port 10/100/1000 x4 PCI Express Gen2 Gigabit Ethernet Controller for Server

It supports the following features:

- PCIe Gen2 x4 connected to PCI-E switch
- Intel[®] I/O Acceleration Technology
- Virtualization
- Advanced Manageability
- Intel[®] Active Management Technology
- RMII or Smbus Interfaces
- IPMI BMC Pass-thru
- ECC on all memory
- MSI-X support
- Multiple Tx & Rx Queues
- Offloads compatible with multiple VLAN tags
- 25mm x 25mm FCBGA
- ~2.8W total power consumption (2 port operation)

3.12.3 MAC Address Definition

Each Intel[®] Server Board S3420GPRX has six MAC addresses assigned to corresponding devices at the Intel factory with follow rules:

NIC Name	MAC address
NIC 1	MAC 1
NIC 2	MAC 1 + 1
NIC 3	MAC 1 + 2
NIC 4	MAC 1 + 3
NIC 5	MAC 1 + 5
BMC Channel 1	MAC 1 + 6

Table 13: MAC Address Allocation Rules

The user can find the MAC 1 address as label on the server board.

3.13 Intel[•] Virtualization Technology for Directed I/O (Intel[•] VT-d)

The Intel[®] 3420 chipset provides hardware support for implementation of Intel[®] Virtualization Technology with Directed I/O (Intel[®] VT-d). Intel VT-d Technology consists of technology components that support the virtualization of platforms based on Intel[®] Architecture Processor. Intel VT-d Technology enables multiple operating systems and applications to run in dependent partitions. A partition behaves like a virtual machine (VM) and provides isolation and protection across partitions. Each partition is allocated its own subset of host physical memory.

The Intel[®] Virtualization Technology is designed to support multiple software environments sharing the same hardware resources. The Intel[®] Virtualization Technology can be enabled or disabled in the BIOS setup. The default behavior is disabled.

Note: If the setup options are changed to enable or disable the Virtualization Technology setting in the processor, the user must perform an AC power cycle for the changes to take effect.

4. Platform Management

The platform management subsystem is based on the Integrated BMC features of the ServerEngines* Pilot II. The onboard platform management subsystem consists of communication buses, sensors, system BIOS, and server management firmware. The following diagram provides an overview of the Server Management Bus (SMBUS) architecture used on this server board.



Figure 13. Server Management Bus (SMBUS) Block Diagram

4.1 Feature Support

4.1.1 IPMI 2.0 Features

- Integrated Baseboard Management Controller (Integrated BMC).
- IPMI Watchdog timer.
- Messaging support, including command bridging and user/session support.
- Chassis device functionality, including power/reset control and BIOS boot flags support.
- Event receiver device: The Integrated BMC receives and processes events from other platform subsystems.
- Field replaceable unit (FRU) inventory device functionality: The Integrated BMC supports access to system FRU devices using IPMI FRU commands.
- System event log (SEL) device functionality: The Integrated BMC supports and provides access to a SEL.
- Sensor device record (SDR) repository device functionality: The Integrated BMC supports storage and access of system SDRs.

- Sensor device and sensor scanning/monitoring: The Integrated BMC provides IPMI management of sensors. It polls sensors to monitor and report system health.
- IPMI interfaces.
 - Host interfaces include system management software (SMS) with receive message queue support and server management mode (SMM).
 - Terminal mode serial interface
 - IPMB interface
 - LAN interface that supports the IPMI-over-LAN protocol (RMCP, RMCP+)
- Serial-over-LAN (SOL)
- ACPI state synchronization: The Integrated BMC tracks ACPI state changes provided by the BIOS.
- Integrated Baseboard Management Controller (Integrated BMC) self test: The Integrated BMC performs initialization and run-time self tests, and makes results available to external entities.

For more information, refer to the IPMI 2.0 Specification.

4.1.2 Non-IPMI Features

The Integrated BMC supports the following non-IPMI features. This list does not preclude support for future enhancements or additions.

- In-circuit Integrated BMC firmware update.
- Fault resilient booting (FRB): FRB2 is supported by the watchdog timer functionality
- Chassis intrusion detection and chassis intrusion cable presence detection.
- Basic fan control using TControl version 2 SDRs.
- Acoustic management: Support for multiple fan profiles.
- Signal testing support: The Integrated Baseboard Management Controller (Integrated BMC) provides test commands for setting and getting platform signal states.
- The Integrated Baseboard Management Controller (Integrated BMC) generates diagnostic beep codes for fault conditions.
- System GUID storage and retrieval.
- Front panel management: The Integrated Baseboard Management Controller (Integrated BMC) controls the system status LED and chassis ID LED. It supports secure lockout of certain front panel functionality and monitors button presses. The chassis ID LED is turned on using a front panel button or a command.
- Power state retention
- Power fault analysis
- Intel[®] Light-Guided Diagnostics
- Power unit management: Support for power unit sensor. The Integrated Baseboard Management Controller (Integrated BMC) handles power-good dropout conditions.
- DIMM temperature monitoring: New sensors and improved acoustic management using closed-loop fan control algorithm taking into account DIMM temperature readings.
- Address Resolution Protocol (ARP): The Integrated BMC sends and responds to ARPs (supported on embedded NICs)

- Dynamic Host Configuration Protocol (DHCP): The Integrated BMC performs DHCP (supported on embedded NICs).
- Platform environment control interface (PECI) thermal management support.
- E-mail alerting
- Embedded web server
- Integrated KVM
- Integrated Remote Media Redirection
- Lightweight Directory Authentication Protocol (LDAP) support

4.2 Optional Advanced Management Feature Support

This section explains the advanced management features supported by the Integrated Baseboard Management Controller (Integrated BMC) firmware. The table below lists the Integrated BMC basic and advanced features.

Feature	Basic*	Advanced**
IPMI 2.0 Feature Support	Х	Х
In-circuit BMC Firmware Update	Х	Х
FRB 2	Х	Х
Chassis Intrusion Detection	Х	Х
Acoustic Management	Х	Х
Diagnostic Beep Code Support	Х	Х
Power State Retention	Х	Х
ARP/DHCP Support	Х	Х
PECI Thermal Management Support	Х	Х
E-mail Alerting	Х	Х
Embedded Web Server		Х
SSH Support	Х	Х
Integrated KVM		Х
Integrated Remote Media Redirection		Х
Local Directory Access Protocol (LDAP)		Х
SMASH CLP	Х	Х
WS-Management		X

Table 14. Integrated BMC Basic and Advanced Management Features

* Basic management features provided by integrated BMC

**Advanced management features available with optional Intel® RMM 3 Lite

4.2.1 Enabling Advanced Management Features

The Integrated BMC enables the advanced management features only when it detects the presence of the Intel[®] Remote Management Module 3 Lite (Intel[®] RMM3 Lite) card. The advanced features are dormant without the Intel[®] RMM3 Lite.

4.2.1.1 Intel[®] RMM3 Lite

The Intel[®] RMM3 Lite provides additional flash storage for advanced features like Web Services for Management (WS-MAN). RMM3 Lite has no dedicated network interface. The user can access BMC advance features through on board NIC 5.

Note: RMM3 Lite has no physical dedicated network interface, but BMC FW still contains corresponding logical BMC channel 3. The user cannot access BMC channel 3.

4.2.2 Keyboard, Video, Mouse (KVM) Redirection

The Integrated BMC firmware supports keyboard, video, and mouse redirection over LAN. This feature is available remotely from the embedded web server as a Java applet. This feature is enabled only when the Intel[®] RMM3 Lite is present. The client system must have a Java Runtime Environment (JRE) version 5.0 or later to run the KVM or media redirection applets. The user can download the latest Java Runtime Environment (JRE) update from: <u>http://java.com/en/download/index.jsp</u>

Note: KVM Redirection is only available with onboard video controller, and the onboard video controller must be enabled and used as the primary video output

The BIOS will detect one set of USB keyboard and mouse for the KVM redirection function of Intel[®] RMM3 Lite, even if no presence of RMM3 Lite is detected. Users will see one set of USB keyboard and mouse in addition to the local USB connection on the BIOS Setup USB screen with or without RMM3 installed.

4.2.2.1 Keyboard and Mouse

The keyboard and mouse are emulated by the Integrated BMC as USB human interface devices.

4.2.2.2 Video

Video output from the KVM subsystem is equivalent to the video output on the local console. Video redirection is available after video is initialized by the system BIOS. The KVM video resolution and refresh rates will always match the values set in the operating system.

4.2.2.3 Availability

Up to two remote KVM sessions are supported. The default inactivity timeout is 30 minutes; however, this can be changed through the embedded web server. Remote KVM activation does not disable the local system keyboard, video, or mouse. Unless the feature is disabled locally, remote KVM is not deactivated by local system input.

KVM sessions persist across system reset but not across an AC power loss.

4.2.3 Media Redirection

The embedded web server provides a Java* applet to enable remote media redirection. This may be used in conjunction with the remote KVM feature or as a standalone applet.

The media redirection feature is intended to allow system administrators or users to mount a remote IDE or USB CD-ROM, floppy drive, or a USB flash disk as a remote device to the server.

Once mounted, the remote device appears just like a local device to the server, allowing system administrators or users to install software (including operating systems), copy files, update the BIOS, and so forth, or boot the server from this device.

The following capabilities are supported:

- The operation of remotely mounted devices is independent of the local devices on the server. Both remote and local devices are usable in parallel
- Either IDE (CD-ROM, floppy) or USB devices can be mounted as a remote device to the server.
- It is possible to boot all supported operating systems from the remotely mounted device and to boot from disk IMAGE (*.IMG) and CD-ROM or DVD-ROM ISO files. Refer to the Tested/supported Operating System List for more information.
- It is possible to mount at least two devices concurrently.
- The mounted device is visible to (and useable by) the managed system's operating system and BIOS in both pre-boot and post-boot states.
- The mounted device shows up in the BIOS boot order and it is possible to change the BIOS boot order to boot from this remote device.
- It is possible to install an operating system on a bare metal server (no operating system present) using the remotely mounted device. This may also require the use of KVM-r to configure the operating system during install.

If either a virtual IDE or virtual floppy device is remotely attached during system boot, both virtual IDE and virtual floppy are presented as bootable devices. It is not possible to present only a single mounted device type to the system BIOS.

4.2.3.1 Availability

The default inactivity timeout is 30 minutes, but may be changed through the embedded web server.

Media redirection sessions persist across system reset but not across an AC power loss.

4.2.4 Web Services for Management (WS-MAN)

The Integrated BMC firmware supports the Web Services for Management (WS-MAN) specification, version 1.0.

4.2.5 Local Directory Authentication Protocol (LDAP)

The Integrated BMC firmware supports the Local Directory Authentication Protocol (LDAP) protocol for user authentication. Note that IPMI users/passwords and sessions are not supported over LDAP.

4.2.6 Embedded Webserver

The Integrated BMC provides an embedded web server for out-of-band management. User authentication is handled by IPMI user names and passwords. Base functionality for the embedded web server includes:

- Power Control Limited control based on IPMI user privilege.
- Sensor Reading Limited access based on IPMI user privilege.

- SEL Reading Limited access based on IPMI user privilege.
- KVM/Media Redirection Limited access based on IPMI user privilege. Only available when the Intel[®] RMM3 is present.
- IPMI User Management Limited access based on IPMI user privilege.

The web server is available on all enabled LAN channels.

See Appendix B for Integrated BMC core sensors.

4.3 Management Engine (ME)

Intel Management Engine is tied to essential platform functionality. This Management Engine firmware includes the following applications:

- Platform Clocks Tune PCH clock silicon to the parameters of a specific board, configure clocks at run time, power management clocks.
- Thermal Report ME FW reports thermal and power information available only on PECI to host accessible registers / Embedded Controller via SMBus.

4.4 Platform Control

This server platform has embedded platform control which is capable of automatically adjusting the system performance and acoustic levels.



Figure 14. Embedded Platform Control

Platform control optimizes system performance and acoustics levels through:

- Performance management
- Performance throttling
- Thermal monitoring
- Fan speed control
- Acoustics management

The platform components used to implement platform control include:

- Integrated baseboard management controller
- Platform sensors
- Variable speed system fans
- System BIOS
- BMC firmware
- Sensor data records as loaded by the FRUSDR Utility
- Memory type

4.4.1 Memory Open and Closed Loop Thermal Throttling

4.4.1.1 Open-Loop Thermal Throttling (OLTT)

Throttling is a solution to cool the DIMMs by reducing memory traffic allowed on the memory bus, which reduces power consumption and thermal output. With OLTT, the system throttles in response to memory bandwidth demands instead of actual memory temperature. Since there is no direct temperature feedback from the DDR3 DIMMs, the throttling behavior is preset rather than conservatively based on the worst cooling conditions (for example, high inlet temperature and low fan speeds). Additionally, the fans that provide cooling to the memory region are also set to conservative settings (for example, higher minimal fan speed). OLTT produces a slightly louder system than CLTT because minimal fan speeds must be set high enough to support any DDR3 DIMMs in the worst memory cooling conditions.

4.4.1.2 Closed-Loop Thermal Throttling (CLTT)

CLTT works by throttling the DDR3 DIMMs response directly to memory temperature via thermal sensors integrated on the Serial Presence Detect (SPD) of the DDR3 DIMMs. This is the preferred throttling method because this approach lowers limitations on both memory power and thermal threshold, therefore minimizing throttling impact on memory performance. This reduces the utilization of high fan speeds because CLTT does not have to accommodate for the worst memory cooling conditions; with a higher thermal threshold, CLTT enables memory performance to achieve optimal levels.

4.4.2 Fan Speed Control

BIOS and BMC software work cooperatively to implement system thermal management support. During normal system operation, the BMC will retrieve information from the BIOS and monitor several platform thermal sensors to determine the required fan speeds.

In order to provide the proper fan speed control for a given system configuration, the BMC must have the appropriate platform data programmed. Platform configuration data is programmed using the FRUSDR utility during the system integration process and by System BIOS during run time.

4.4.2.1 System Configuration Using the FRUSDR Utility

The Field Replaceable Unit and Sensor Data Record Update Utility (FRUSDR utility) is a program used to write platform-specific configuration data to NVRAM on the server board. It allows the user to select which supported chassis (Intel or Non-Intel) and platform chassis configuration is used. Based on the input provided, the FRUSDR writes sensor data specific to the configuration to NVRAM for the BMC controller to read each time the system is powered on.

4.4.2.2 Fan Speed Control from BMC and BIOS Inputs

Using the data programmed to NVRAM by the FRUSDR utility, the BMC is configured to monitor and control the appropriate platform sensors and system fans each time the system is powered on. After power-on, the BMC uses additional data provided to it by the System BIOS to determine how to control the system fans.

The BIOS provides data to the BMC with the fan profile the platform is set up for - Acoustics Mode or Performance Mode. The BIOS uses the parameters retrieved from the thermal sensor data records (SDR), fan profile setting from BIOS Setup, and altitude setting from the BIOS Setup to configure the system for memory throttling and fan speed control. If the BIOS fails to get the Thermal SDRs, then it uses the Memory Reference Code (MRC) default settings for the memory throttling settings.

The <F2> BIOS Setup Utility provides options to set the fan profile or operating mode the platform will operate under. Each operating mode has a predefined profile for which specific platform targets are configured, which in turn determines how the system fans operate to meet those targets. Platform profile targets are determined by the type of platform that is selected when running the FRUSDR utility and by the BIOS settings configured using the <F2> BIOS Setup.

4.4.2.2.1 Fan Domains

System fan speeds are controlled through pulse width modulation (PWM) signals, which are driven separately for each domain by integrated PWM hardware. Fan speed is changed by adjusting the duty-cycle, which is the percentage of time the signal is driven high in each pulse.

Fan Domain	Onboard Fan Header
Fan Domain 0	CPU Fan, System Fan 3
Fan Domain 1	System Fan 1
Fan Domain 2	System Fan 2
Fan Domain 3	System Fan 4

Table 15. S3420GPRX Fan Domain Table

4.4.2.3 Configuring the Fan Profile Using the BIOS Setup Utility

The BIOS uses options set in the <F2> BIOS Setup Utility to determine the fan profile which the system should operate under. These options include **Throttling Mode**, **Altitude**, and **Set Fan Profile**. Refer to section 5.3.2.2.7 *System Acoustic and Performance Configuration* for details of the BIOS options.

The **Altitude** option is used to determine appropriate memory performance settings based on the different cooling capability at different altitudes. At high altitude, memory performance must be reduced to compensate for thinner air.

Note: Selecting an **Altitude** option to a setting that does not meet the operating altitude of the server may limit the system fans ability to provide adequate cooling to the memory. If the air flow is not sufficient to meet the needs of the server even after throttling has occurred, the system may shut down due to excessive platform thermals.

By default, the altitude option is set to 301 m - 900 m which covers the majority of the operating altitudes for these server platforms.

The user can set the **Set Fan Profile** option to either the Performance mode (Default) or Acoustics mode. Refer to the following sections for details describing the differences between each mode.

Changing the fan profile to Acoustics mode may affect system performance.

The **Set Fan Profile** BIOS option is hidden when CLTT is selected as the THROTTLING MODE option.

4.4.2.3.1 Performance Mode (Default)

With the platform running in Performance mode (Default), several platform controlled algorithm variables are set to enhance the platform's capability of operating at maximum performance targets for the given system. In doing so, the platform is programmed with higher fan speeds at lower ambient temperatures. This results in a louder acoustic level than targeted, for the given platform, but the increased airflow of this operating mode greatly reduces both possible memory throttling from occurring and dynamic fan speed changes based on processor utilization.

4.4.2.3.2 Acoustics Mode

With the platform running in Acoustics mode, several platform control algorithm variables are set to make sure that acoustic targets are not exceeded for specified Intel platforms. In this mode, the platform is programmed to set the fans at lower speeds when the processor does not require additional cooling due to high utilization/power consumption. Memory throttling is used to ensure memory thermal limits are not exceeded.

Note: Fan speed control for a non-Intel chassis, as configured after running the FRUSDR utility and selecting the Non-Intel Chassis option, is limited to only the CPU fans. The BMC only requires the processor thermal sensor data to determine how fast the fans can be operated. The remaining system fans will operate at 100% operating limits due to unknown variables associated with the given chassis and its fans. Therefore, regardless of whether the system is configured for Performance Mode or Acoustics Mode, the system fans will always run at 100% operating levels providing for maximum airflow. In this scenario, the Performance and Acoustic mode settings only affect the allowable performance of the memory (higher BW for the Performance mode).

5. BIOS User Interface

5.1 Logo / Diagnostic Screen

The logo / Diagnostic Screen displays in one of two forms:

- If Quiet Boot is enabled in the BIOS setup, a logo splash screen displays. By default, Quiet Boot is enabled in the BIOS setup. If the logo displays during POST, press <Esc> to hide the logo and display the diagnostic screen.
- If a logo is not present in the flash ROM or if Quiet Boot is disabled in the system configuration, the summary and diagnostic screen displays.

The diagnostic screen displays the following information:

- BIOS ID
- Platform name
- Total memory detected (Total size of all installed DDR3 DIMMs)
- Processor information (Intel branded string, speed, and number of physical processor identified)
- Keyboards detected (if plugged in)
- Mouse devices detected (if plugged in)

5.2 BIOS Boot Popup Menu

The BIOS Boot Specification (BBS) provides for a Boot Popup Menu invoked by pressing the <F6> key during POST. The BBS popup menu displays all available boot devices. The list order in the popup menu is not the same as the boot order in the BIOS setup; it simply lists the bootable devices from which the system can be booted.

When a User Password or Administrator Password is active in Setup, the password is to access the Boot Popup Menu.

5.3 BIOS Setup utility

The BIOS setup utility is a text-based utility that allows the user to configure the system and view current settings and environment information for the platform devices. The Setup utility controls the platform's built-in devices, boot manager, and error manager.

The BIOS setup interface consists of a number of pages or screens. Each page contains information or links to other pages. The advanced tab in Setup displays a list of general categories as links. These links lead to pages containing a specific category's configuration.

The following sections describe the look and behavior for platform setup.

5.3.1 Operation

The BIOS Setup has the following features:

- Localization The BIOS Setup uses the Unicode standard and is capable of displaying setup forms in all languages currently included in the Unicode standard. The Intel[®] server board BIOS is only available in English.
- Console Redirection The BIOS Setup is functional through console redirection over various terminal emulation standards. This may limit some functionality for compatibility (for example, color usage or some keys or key sequences or support of pointing devices).

5.3.1.1 Setup Page Layout

The setup page layout is sectioned into functional areas. Each occupies a specific area of the screen and has dedicated functionality. The following table lists and describes each functional area.

Functional Area	Description
Title Bar	The title bar is located at the top of the screen and displays the title of the form (page) the user is currently viewing. It may also display navigational information.
Setup Item List	The Setup Item List is a set of controllable and informational items. Each item in the list occupies the left column of the screen.
	A Setup Item may also open a new window with more options for that functionality on the board.
Item Specific Help Area	The Item Specific Help area is located on the right side of the screen and contains help text for the highlighted Setup Item. Help information may include the meaning and usage of the item, allowable values, effects of the options, and so forth.
Keyboard Command Bar	The Keyboard Command Bar is located at the bottom right of the screen and continuously displays help for keyboard special keys and navigation keys.

Table 16. BIOS Setup Page Layout

5.3.1.2 Entering BIOS Setup

To enter the BIOS Setup, press the F2 function key during boot time when the OEM or Intel logo displays. The following message displays on the diagnostics screen and under the Quiet Boot logo screen:

Press <F2> to enter setup

When the Setup is entered, the Main screen displays. However, serious errors cause the system to display the Error Manager screen instead of the Main screen.

5.3.1.3 Keyboard Commands

The bottom right portion of the Setup screen provides a list of commands used to navigate through the Setup utility. These commands display at all times.

Each Setup menu page contains a number of features. Each feature is associated with a value field except those used for informative purposes. Each value field contains configurable parameters. Depending on the security option chosen and, in effect, by the password, a menu feature's value may or may not be changed. If a value cannot be changed, its field is made inaccessible and appears grayed out.

Key	Option	Description		
<enter></enter>	Execute Command	The <enter> key is used to activate sub-menus when the selected feature is a sub- menu, or to display a pick list if a selected option has a value field, or to select a sub-field for multi-valued features like time and date. If a pick list is displayed, the <enter> key selects the currently highlighted item, undoes the pick list, and returns the focus to the parent menu.</enter></enter>		
<esc></esc>	Exit	The <esc> key provides a mechanism for backing out of any field. When the <esc> key is pressed while editing any field or selecting features of a menu, the parent menu is re-entered.</esc></esc>		
		When the <esc> key is pressed in any sub-menu, the parent menu is re-entered. When the <esc> key is pressed in any major menu, the exit confirmation window is displayed and the user is asked whether changes can be discarded. If "No" is selected and the <enter> key is pressed, or if the <esc> key is pressed, the user is returned to where they were before <esc> was pressed, without affecting any existing settings. If "Yes" is selected and the <enter> key is pressed, the setup is exited and the BIOS returns to the main System Options Menu screen.</enter></esc></esc></enter></esc></esc>		
	Select Item	The up arrow is used to select the previous value in a pick list, or the previous option in a menu item's option list. The selected item must then be activated by pressing the <enter> key.</enter>		
	Select Item	The down arrow is used to select the next value in a menu item's option list, or a value field's pick list. The selected item must then be activated by pressing the <enter> key.</enter>		
	Select Menu	The left and right arrow keys are used to move between the major menu pages. The keys have no affect if a sub-menu or pick list is displayed.		
<tab></tab>	Select Field	The <tab> key is used to move between fields. For example, <tab> can be used to move from hours to minutes in the time item in the main menu.</tab></tab>		
-	Change Value	The minus key on the keypad is used to change the value of the current item to the previous value. This key scrolls through the values in the associated pick list without displaying the full list.		
+	Change Value	The plus key on the keypad is used to change the value of the current menu item to the next value. This key scrolls through the values in the associated pick list without displaying the full list. On 106-key Japanese keyboards, the plus key has a different scan code than the plus key on the other keyboards, but will have the same effect.		
<f9></f9>	Setup Defaults	Pressing <f9> causes the following to display:</f9>		
		Load Optimized Defaults? Yes No		
		If "Yes" is highlighted and <enter> is pressed, all Setup fields are set to their default values. If "No" is highlighted and <enter> is pressed, or if the <esc> key is pressed, the user is returned to where they were before <f9> was pressed without affecting any existing field values.</f9></esc></enter></enter>		

Table 17	BIOS	Setun:	Keyboard	Command	Bar
Table 17.	BIO2	Setup:	Neyboard	Command	ваг

Key	Option	Description
<f10></f10>	Save and Exit	Pressing <f10> causes the following message to display:</f10>
		Save configuration and reset?
		Yes No
		If "Yes" is highlighted and <enter> is pressed, all changes are saved and the Setup is exited. If "No" is highlighted and <enter> is pressed, or the <esc> key is pressed, the user is returned to where they were before <f10> was pressed without affecting any existing values.</f10></esc></enter></enter>

5.3.1.4 Menu Selection Bar

The Menu Selection Bar is located at the top of the BIOS Setup Utility screen. It displays the major menu selections available to the user. By using the left and right arrow keys, the user can select the menus listed here. Some menus are hidden and become available by scrolling off the left or right of the current selections.

5.3.2 Server Platform Setup Utility Screens

The following sections describe the screens available for the configuration of a server platform. In these sections, tables are used to describe the contents of each screen. These tables follow the following guidelines:

- The Setup Item, Options, and Help Text columns in the tables document the text and values displayed on the BIOS Setup screens.
- In the Options column, the default values display in bold. These values are not displayed in bold on the BIOS Setup screen; the bold text in this document serves as a reference point.
- The Comments column provides additional information where it may be helpful. This information does not display on the BIOS Setup screens.
- Information enclosed in angular brackets (< >) in the screen shots identifies text that can vary, depending on the option(s) installed. For example, <Current Date> is replaced by the actual current date.
- Information enclosed in square brackets ([]) in the tables identifies areas where the user must type in text instead of selecting from a provided option.
- Whenever information is changed (except Date and Time), the system requires a save and reboot to take place. Pressing <ESC> discards the changes and boots the system according to the boot order set from the last boot.

5.3.2.1 Main Screen

The Main screen is the first screen displayed when the BIOS Setup is entered, unless an error occurred. If an error occurred, the Error Manager screen displays instead.

Main	Advance d	Security	Server Management	Boot Options	Boot Manager
Logge	ed in as <adm< th=""><th>inistrator or L</th><th>Jser></th><th></th><th></th></adm<>	inistrator or L	Jser>		
Platfo	rm ID		<platform ident<="" td=""><th>ification String></th><td></td></platform>	ification String>	
Syste	m BIOS				
Versio	on		SXXXX.86B.xx.	yy.zzz	
Build	Date		<mm dd="" th="" yyyy<=""><th>></th><th></th></mm>	>	
Memo	ory				
Total	Memory		<how me<="" much="" th=""><th>mory is installed></th><th></th></how>	mory is installed>	
Quiet	Boot		Enabled/Disable	ed	
POST	Error Pause		Enabled/ Disab l	ed	
Syste	m Date		<current date=""></current>		
Syste	m Time		<current time=""></current>		

Figure 15. Setup Utility – Main Screen Display

Setup Item	Options	Help Text	Comments
Logged in as			Information only. Displays password level that setup is running in: Administrator or User. With no passwords set, Administrator is the default mode.
Platform ID			Information only. Displays the Platform ID: S3420GPR
System BIOS			
Version			Information only. Displays the current BIOS version.
			xx = major version
			yy = minor version
			zzzz = build number
Build Date			Information only. Displays the current BIOS build date.
Memory			

Table 18. Setup Utility – Main Screen Fields

Setup Item	Options	Help Text	Comments
Size			Information only. Displays the total physical memory installed in the system, in MB or GB. The term physical memory indicates the total memory discovered in the form of installed DDR3 DIMMs.
Quiet Boot	Enabled Disabled	[Enabled] – Display the logo screen during POST. [Disabled] – Display the diagnostic screen during POST.	
POST Error Pause	Enabled Disabled	[Enabled] – Go to the Error Manager for critical POST errors. [Disabled] – Attempt to boot and do not go to the Error Manager for critical POST errors.	If enabled, the POST Error Pause option takes the system to the error manager to review the errors when major errors occur. Minor and fatal error displays are not affected by this setting.
System Date	[Day of week MM/DD/YYYY]	System Date has configurable fields for Month, Day, and Year. Use [Enter] or [Tab] key to select the next field. Use [+] or [-] key to modify the selected field.	
System Time	[HH:MM:SS]	System Time has configurable fields for Hours, Minutes, and Seconds. Hours are in 24-hour format. Use [Enter] or [Tab] key to select the next field. Use [+] or [-] key to modify the selected field.	

5.3.2.2 Advanced Screen

The Advanced screen provides an access point to configure several options. On this screen, the user selects the option they want to configure. Configurations are performed on the selected screen, and not directly on the Advanced screen.

To access this screen from the Main screen, press the right arrow until the Advanced screen is chosen.



Figure 16. Setup Utility – Advanced Screen Display

Setup Item	Help Text
Processor Configuration	View/Configure processor information and settings.
Memory Configuration	View/Configure memory information and settings.
Mass Storage Controller Configuration	View/Configure mass storage controller information and settings.
Serial Port Configuration	View/Configure serial port information and settings.
USB Configuration	View/Configure USB information and settings.
PCI Configuration	View/Configure PCI information and settings.
System Acoustic and Performance Configuration	View/Configure system acoustic and performance information and settings.

Table 19. Setup Utility – Advanced Screen Display Fields

5.3.2.2.1 Processor Screen

The Processor screen allows the user to view the processor core frequency, system bus frequency, and to enable or disable several processor options. This screen also allows the user to view information about a specific processor.

To access this screen from the Main screen, select **Advanced > Processor Configuration**.

Advanced	
Processor Configuration	
Processor Socket Processor ID Processor Frequency Microcode Revision L1 Cache RAM L2 Cache RAM L3 Cache RAM	CPU 1 <cpuid> <proc freq=""> <rev data=""> Size of Cache Size of Cache Size of Cache</rev></proc></cpuid>
Processor 1 Version	<id 1="" from="" processor="" string=""></id>
Current QPI Link Speed QPI Link Frequency Intel [®] Turbo Boost Technology Enhanced Intel SpeedStep [®] Tech Processor C3 Report Processor C6 Report Intel [®] Hyper-Threading Technology Core Multi-Processing Execute Disable Bit Intel [®] Virtualization Technology Intel [®] VT for Directed I/O Pass-through DMA Support	<slow fast=""> <unknown 4.8="" 5.866="" 6.4="" gt="" s=""> Enabled / Disabled All / 1 / 2 Enabled / Disabled Enabled / Disabled</unknown></slow>
Hardware Prefetcher Adjacent Cache Line Prefetch	Enabled / Disabled Enabled / Disabled

Figure 17. Setup Utility — Processor Configuration Screen Display

Table 20. Setup Utility — Processor Configuration Screen Fields

Setup Item	Options	Help Text	Comments
Processor ID			Information only. Processor CPUID
Processor Frequency			Information only. Current frequency of the processor.
Core Frequency			Information only. Frequency at which the processor are currently running.
Microcode Revision			Information only . Revision of the loaded microcode.
L1 Cache RAM			Information only. Size of the Processor L1 Cache.

Setup Item	Options	Help Text	Comments
L2 Cache RAM			Information only. Size of the Processor L2 Cache
L3 Cache RAM			Information only. Size of the Processor L3 Cache.
Processor Version			Information only. ID string from the Processor.
Current QPI Link Speed			Information only. Current speed that the QPI Link is using.
QPI Link Frequency			Information only. Current frequency that the QPI Link is using.
Intel [®] Turbo Boost	Enabled	Intel [®] Turbo Boost Technology allows the	This option is only visible if
Technology	Disabled	processor to automatically increase its frequency if it is running below power, temperature, and current specifications.	the processor in the system support Intel [®] Turbo Boost Technology.
Enhanced Intel SpeedStep [®] Technology	Enabled Disabled	Enhanced Intel SpeedStep® Technology allows the system to dynamically adjust processor voltage and core frequency, which can result in decreased average power consumption and decreased average heat production. Contact your OS vendor regarding OS support of this feature.	
Intel [®] Hyper-Threading	Enabled	Intel [®] HT Technology allows multithreaded	
Technology	Disabled	software applications to execute threads in parallel within each processor.	
		Contact your OS vendor regarding OS support of this feature.	
Processor C3 Report	Enabled Disabled	Enable/Disable Processor C3(ACPI C2/C3) report to OS	
Processor C6 Report	Enabled Disabled	Enable/Disable Processor C6(ACPI C3) report to OS	
Intel [®] Virtualization Technology	Enabled Disabled	Intel [®] Virtualization Technology allows a platform to run multiple operating systems and applications in independent partitions.	
		Note: A change to this option requires the system to be powered off and then back on before the setting takes effect.	
Intel [®] Virtualization	Enabled Disabled	Enable/Disable Intel [®] Virtualization Technology for Directed I/O.	
		Report the I/O device assignment to VMM through DMAR ACPI Tables	
Pass-through DMA Support	Enabled Disabled	Enable/Disable Intel [®] VT-d Pass-through DMA support.	Only appears when Intel® Virtualization Technology for Directed I/O is enabled.
Hardware Prefetcher	Enabled Disabled	Hardware Prefetcher is a speculative prefetch unit within the processor(s). Note: Modifying this setting may affect	
		system performance.	

Setup Item	Options	Help Text	Comments
Adjacent Cache Line Prefetch	Enabled Disabled	[Enabled] - Cache lines are fetched in pairs (even line + odd line).	
		[Disabled] - Only the current cache line required is fetched.	
		Note: Modifying this setting may affect system performance.	

5.3.2.2.2 Memory Screen

The Memory screen allows the user to view details about the system memory DDR3 DIMMs installed. This screen also allows the user to open the Configure Memory RAS and Performance screen.

To access this screen from the Main screen, select **Advanced > Memory Configuration**.

Adva	nced
Memory Configurat	tion
Total Memory	<total in="" installed="" memory="" physical="" system=""></total>
Effective Memory	<total effective="" memory=""></total>
Current Configuratio	n <independent></independent>
Current Memory Spe	eed <speed at.="" installed="" is="" memory="" running="" that=""></speed>
DIMM Information	
DIMM_A1	Installed/Not Installed/Failed/Disabled/Spare Unit
DIMM_A2	Installed/Not Installed/Failed/Disabled/Spare Unit
DIMM_A3	Installed/Not Installed/Failed/Disabled/Spare Unit
DIMM_B1	Installed/Not Installed/Failed/Disabled/Spare Unit
DIMM_B2	Installed/Not Installed/Failed/Disabled/Spare Unit
DIMM_B3	Installed/Not Installed/Failed/Disabled/Spare Unit

Figure 18. Setup Utility – Memory Configuration Screen Display

Table 21. Setup Utility – Memory Configuration Screen Fields

Setup Item	Comments
Total Memory	Information only. The amount of memory available in the system in the form of installed DDR3 DIMMs in units of MB or GB.
Effective Memory	Information only. The amount of memory available to the operating system in MB or GB.
	The Effective Memory is the difference between the Total Physical Memory and the sum of all memory reserved for internal usage, RAS redundancy and SMRAM. This difference includes the sum of all DDR3 DIMMs that failed Memory BIST during POST, or were disabled by the BIOS during memory discovery phase to optimize memory configuration.
Current Configuration	Information only. Displays one of the following:
	Independent Mode : System memory is configured for optimal performance and efficiency and no RAS is enabled.
	Sparing Mode: System memory is configured for RAS with optimal effective memory.
Current Memory Speed	Information only. Displays the speed the memory is running at.
DIMM_XY	Displays the state of each DIMM socket present on the board. Each DIMM socket field reflects one of the following possible states:
	Installed: There is a DDR3 DIMM installed in this slot.
	Not Installed: There is no DDR3 DIMM installed in this slot.
	Disabled : The DDR3 DIMM installed in this slot was disabled by the BIOS to optimize memory configuration.
	Failed: The DDR3 DIMM installed in this slot is faulty / malfunctioning.
	Spare Unit : The DDR3 DIMM is functioning as a spare unit for memory RAS purposes.
	Note : X denotes the Channel Identifier and Y denote the DIMM Identifier within the Channel.

5.3.2.2.3 Mass Storage Controller Screen

The Mass Storage screen allows the user to configure the SATA/SAS controller when it is present on the baseboard, midplane or backplane of an Intel system.

To access this screen from the Main menu, select **Advanced > Mass Storage Controller Configuration**.

Advanced

Mass Storage Controller Configuration

Intel(R) Entry SAS RAID Module	Enabled / Disabled
Configure Intel(R) Entry SAS RAID Module	IT/IR RAID
Onboard SATA Controller	Enabled / Disabled
Configure SATA Mode	ENHANCED / COMPATIBILITY / AHCI / Intel ESRT2 / Matrix RAID
► SATA Port 0	Not Installed/ <drive info.=""></drive>
► SATA Port 1	Not Installed/ <drive info.=""></drive>
► SATA Port 2	Not Installed/ <drive info.=""></drive>
► SATA Port 3	Not Installed/ <drive info.=""></drive>
► SATA Port 4	Not Installed/ <drive info.=""></drive>
► SATA Port 5	Not Installed/ <drive info.=""></drive>

Figure 19. Setup Utility – Mass Storage Controller Configuration Screen Display

Table 22. Setup Utility – Mass Storage Controller Configuration Screen Fields

Setup Item	Options	Help Text	Comments
			Unavailable if the SAS Module (AXX4SASMOD) is not present
Intel(R) Entry SAS RAID Module	Enabled Disabled	Enabled or Disable the Intel(R) SAS Entry RAID Module	Note: This option does not appear on some models. See Chapter 3 for product-specific information.
Configure Intel(R) Entry SAS RAID Module	IT/IR RAID	LSI [®] Integrated RAID - Supports RAID 0, RAID 1, and RAID 1e, as well as IT (JBOD) mode;	Unavailable if the SAS Module (AXX4SASMOD) is disabled or not present
		IT/IR RAID, which supports RAID 0, RAID 1, RAID 10 and RAID 5 mode. RAID 5 support requires optional Software RAID 5 Activation Key	Note: This option does not appear on some models. See Chapter 3 for product-specific information.
Onboard SATA Controller	Enabled Disabled	Onboard Serial ATA (SATA) controller.	

Setup Item	Options	Help Text	Comments
SATA Mode	Enhanced Compatibility AHCI Intel ESRT2 Matrix RAID	[ENHANCED] - Supports up to 6 SATA ports with IDE Native Mode. [COMPATIBILITY] - Supports up to 4 SATA ports[0/1/2/3] with IDE Legacy mode and 2 SATA ports[4/5] with IDE Native Mode. [AHCI] - Supports all SATA ports using the Advanced Host Controller Interface. [Intel ESRT2] - Supports RAID 0/1/10 with Intel Embedded Software RAIDII Technology. [Matrix RAID] – Supports RAID 0/1/5/10 with Intel matrix storage RAID	Disappears when the Onboard SATA Controller is disabled.
SATA Port 0	< Not Installed / Drive information>		Information only . This field is unavailable when RAID Mode is enabled.
SATA Port 1	< Not Installed / Drive information>		Information only . This field is unavailable when RAID Mode is enabled.
SATA Port 2	< Not Installed / Drive information>		Information only . This field is unavailable when RAID Mode is enabled.
SATA Port 3	< Not Installed / Drive information>		Information only. This field is unavailable when RAID Mode is enabled.
SATA Port 4	< Not Installed / Drive information>		Information only. This field is unavailable when RAID Mode is enabled.
SATA Port 5	< Not Installed / Drive information>		Information only. This field is unavailable when RAID Mode is enabled.

5.3.2.2.4 Serial Ports Screen

The Serial Ports screen allows the user to configure the Serial A [COM 1] and Serial B [COM2] ports.

To access this screen from the Main screen, select **Advanced > Serial Port Configuration**.

Advanced			
Serial Port Configuration			
Serial A Enable	Enabled/Disabled		
Address	3F8h / 2F8h / 3E8h / 2E8h		
IRQ	3 or 4		
Serial B Enable	Enabled/Disabled		
Address	3F8h / 2F8h / 3E8h / 2E8h		
IRQ	3 or 4		

Figure 20. Setup Utility – Serial Port Configuration Screen Display

Setup Item	Options	Help Text	
Serial A	Enabled	Enable or Disable Serial port A.	
Enable	Disabled		
Address	3F8h	Select Serial port A base I/O address.	
	2F8h		
	3E8h		
	2E8h		
IRQ	3	Select Serial port A interrupt request (IRQ) line.	
	4		
Serial B	Enabled	Enable or Disable Serial port B.	
Enable	Disabled		
Address	3F8h	Select Serial port B base I/O address.	
	2F8h		
	3E8h		
	2E8h		
IRQ	3	Select Serial port B interrupt request (IRQ).	
	4		

Table 23. Setup Utility – Serial Ports Configuration Screen Fields

5.3.2.2.5 USB Configuration Screen

The USB Configuration screen allows the user to configure the USB controller options.

To access this screen from the Main screen, select **Advanced > USB Configuration.**

Advanced	
USB Configuration	
-	
Detected USB Devices	
<total devices="" in="" system="" usb=""></total>	
USB Controller	Enabled / Disabled
Legacy USB Support	Enabled / Disabled / Auto
Port 60/64 Emulation	Enabled / Disabled
Make USB Devices Non-Bootable	Enabled / Disabled
USB Mass Storage Device Configuration	
Device Reset timeout	10 seconds / 20 seconds / 30 seconds / 40 seconds
Mass Storage Devices:	
<mass device="" devices="" line="" one="" storage=""></mass>	Auto / Floppy/Forced FDD/Hard Disk/CD-ROM

Figure 21. Setup Utility – USB Controller Configuration Screen Display

Setup Item	Options	Help Text	Comments
Detected USB Devices			Information only. Shows the number of USB devices in the system.
USB Controller	Enabled Disabled	[Enabled] - All onboard USB controllers are turned on and accessible by the OS.	
		[Disabled] - All onboard USB controllers are turned off and inaccessible by the OS.	
Legacy USB	Enabled	USB device boot support and PS/2 emulation for USB	Grayed out if the USB Controller is
Support	Disabled	keyboard and USB mouse devices.	disabled.
	Auto	[Auto] - Legacy USB support is enabled if a USB device is attached.	
Port 60/64	Enabled	I/O port 60h/64h emulation support.	Grayed out if the USB Controller is
Emulation	Disabled	Note : This may be needed for legacy USB keyboard support when using an OS that is USB unaware.	disabled.
Make USB	Enabled	Exclude USB in Boot Table.	Grayed out if the USB Controller is
Devices Non- Bootable	Disabled	[Enabled] - This removes all USB Mass Storage devices as Boot options.	disabled.
		[Disabled] - This allows all USB Mass Storage devices as Boot options.	

Setup Item	Options	Help Text	Comments
Device Reset	10 sec	USB Mass Storage device Start Unit command timeout.	Grayed out if the USB Controller is
timeout	20 sec	Setting to a larger value provides more time for a mass	disabled.
	30 sec	storage device to be ready, if needed.	
	40 sec		
One line for each mass storage device in system	Auto Floppy Forced FDD Hard Disk	[Auto] - USB devices less than 530 MB are emulated as floppies. [Forced FDD] - HDD formatted drive are emulated as a FDD (e.g., ZIP drive).	Hidden if no USB Mass storage devices are installed. Grayed out if the USB Controller is disabled. This setup screen can show a
	CD-ROM		maximum of eight devices on this screen. If more than eight devices are installed in the system, the USB Devices Enabled shows the correct count, but only displays the first eight devices here.

5.3.2.2.6 PCI Screen

The PCI Screen allows the user to configure the PCI add-in cards, onboard NIC controllers, and video options.

To access this screen from the Main screen, select **Advanced > PCI Configuration**.

Advanced	
PCI Configuration	
Maximize Memory below 4GB	Enabled / Disabled
Memory Mapped I/O above 4GB	Enabled / Disabled
Onboard Video	Enabled / Disabled
Dual Monitor Video	Enabled / Disabled
Onboard NIC1 ROM	Enabled / Disabled
Onboard NIC2 ROM	Enabled / Disabled
Onboard NIC3 ROM	Enabled / Disabled
Onboard NIC4 ROM	Enabled / Disabled
Onboard NIC5 ROM	Enabled / Disabled
Onboard NIC iSCSI ROM	Enabled / Disabled
NIC 1 MAC Address	<mac #=""></mac>
NIC 2 MAC Address	<mac #=""></mac>
NIC 3 MAC Address	<mac #=""></mac>
NIC 4 MAC Address	<mac #=""></mac>
NIC 5 MAC Address	<mac #=""></mac>

Figure 22. Setup Utility – PCI Configuration Screen Display

Setup Item	Options	Help Text	Comments
Maximize Memory below 4GB	Enabled Disabled	If enabled. the BIOS maximizes usage of memory below 4 GB for OS without PAE by limiting PCIE Extended Configuration Space to 64 buses.	
Memory Mapped I/O above 4GB	Enabled Disabled	Enable or disable memory mapped I/O of 64-bit PCI devices to 4 GB or greater address space.	
Onboard Video	Enabled Disabled	Onboard video controller. Warning: System video is completely disabled if this option is disabled and an add-in video adapter is not installed.	When disabled, the system requires an add-in video card in order for the video to be seen. Note : This option does not appear on some models. See Chapter 3 for product- specific information.
Dual Monitor Video	Enabled Disabled	If enabled. both the onboard video controller and an add-in video adapter are enabled for system video. The onboard video controller becomes the primary video device.	Note : This option does not appear on some models. See Chapter 3 for product- specific information.
Setup Item	Options	Help Text	Comments
-------------------	---------------------	-------------------------------------------------------------------------------------	-------------------------------------------------------
Onboard NIC1 ROM	Enabled	If enabled. loads the embedded option ROM for	
	Disabled	the onboard network controllers.	
		used to boot or wake the system.	
Onboard NIC2 ROM	Enabled	If enabled. loads the embedded option ROM for	
	Disabled	the onboard network controllers.	
		Warning: If [Disabled] is selected, NIC2 cannot be used to boot or wake the system.	
Onboard NIC3 ROM	Enabled	If enabled. loads the embedded option ROM for	Note: This option only
	Disabled	the onboard network controllers.	appears on RX SKU.
		used to boot or wake the system.	
Onboard NIC4 ROM	Enabled Disabled	If enabled. loads the embedded option ROM for the onboard network controllers.	Note: This option only appears on RX SKU
	Disabled	Warning: If [Disabled] is selected, NIC4 cannot be used to boot or wake the system.	
Onboard NIC5 ROM	Enabled	If enabled. loads the embedded option ROM for the onboard network controllers.	Note: This option only appears on BX SKU.
	Disabled	Warning: If [Disabled] is selected. NIC5 cannot be	
		used to boot or wake the system.	
Onboard NIC iSCSI	Enabled	If enabled. loads the embedded option ROM for	This option is grayed out
ROM	Disabled	the onboard network controllers.	the NIC1 or NIC2 ROMs
		Warning: If [Disabled] is selected, NIC1 and NIC2	are enabled.
		cannot be used to boot or wake the system.	Note: This option does not
			appear on some models.
			specific information.
NIC 1 MAC Address	No entry		Information only. 12 hex
	allowed		digits of the MAC address.
NIC 2 MAC Address	No entry allowed		Information only. 12 hex digits of the MAC address
NIC 3 MAC Address	No entry		Information only 12 hex
	allowed		digits of the MAC address.
			appear on RX SKU.
NIC 4 MAC Address	No entry		Information only. 12 hex
	allowed		appear on RX SKU.
NIC 5 MAC Address	No entry		Information only. 12 hex
	anoweu		appear on RX SKU.

5.3.2.2.7 System Acoustic and Performance Configuration

The System Acoustic and Performance Configuration screen allows the user to configure the thermal characteristics of the system.

To access this screen from the Main screen, select **Advanced > System Acoustic and Performance Configuration**.

Advanced	
System Acoustic and Performar	ce Configuration
Set Throttling Mode	Auto / CLTT / OLTT
Altitude	300m or less / 301m-900m / 901m – 1500m / Higher than 1500m
Set Fan Profile	Performance, Acoustic

Figure 23. Setup Utility – System Acoustic and Performance Configuration Screen Display

Setup Item	Options	Help Text	Comments
Set Throttling	Auto	[Auto] – Auto Throttling mode.	Note: The OLTT
Mode	CLTT	[CLTT] – Closed Loop Thermal Throttling Mode.	option is shown for
	OLTT	[OLTT] – Open Loop Thermal Throttling Mode.	
			the user selects
			OLTT, the BIOS
			overrides that
			selection if the
			system can support
			configured only when
			UDIMMs without
			Thermal Sensors are
			installed.
Altitude	300m or less	[300m or less] (980ft or less)	
	301m-900m	Optimal performance setting near sea level.	
	901m-1500m	[301m - 900m] (980ft - 2950ft)	
	Higher than 1500m	Optimal performance setting at moderate elevation.	
		[901m – 1500m] (2950ft – 4920ft)	
		Optimal performance setting at high elevation.	
		[Higher than 1500m] (4920ft or greater)	
		Optimal performance setting at the highest elevations.	
Set Fan Profile	Performance	[Performance] - Fan control provides primary system	This option is grayed
	Acoustics	cooling before attempting to throttle memory.	out if CLTT is
		[Acoustic] - The system will favor using throttling of	enabled.
		memory over boosting tans to cool the system if	

Table 26. Setup Utility – System Acoustic and Performance Configuration Screen Fields

5.3.2.3 Security Screen

The Security screen allows the user to enable and set the user and administrative password and to lock out the front panel buttons so they cannot be used.

Trusted Platform Module (TPM) security is NOT supported on the Intel[®] Server S3420GPRX board.

To access this screen from the Main screen, select **Security**.

Main	Advanced	Security	Server Management	Boot Options	Boot Manager	
Administrator Password Status			<installed insta<="" not="" th=""><th>alled></th><th></th><th></th></installed>	alled>		
User F	Password Statu	IS	<installed insta<="" not="" th=""><th>alled></th><th></th><th></th></installed>	alled>		
Set Ad	ministrator Pas	sword	[1234aBcD]			
Set User Password		[1234aBcD]	[1234aBcD]			
Front F	Panel Lockout		Enabled / Disable	b		

Figure 24. Setup Utility – Security Configuration Screen Display

Setup Item	Options	Help Text	Comments
Administrator Password Status	<installed Not Installed></installed 		Information only. Indicates the status of the administrator password.
User Password Status	<installed Not Installed></installed 		Information only. Indicates the status of the user password.
Set Administrator Password	[123aBcD]	Administrator password is used to control change access in BIOS Setup Utility.	This option is only to control access to the setup. Administrator has full
		Only alphanumeric characters can be used. Maximum length is 7 characters. It is case sensitive.	access to all the setup items. Clearing the Administrator password also clears the user password.
		Note: Administrator password must be set in order to use the user account.	
Set User Password	[123aBcD]	User password is used to control entry access to BIOS Setup Utility.	Available only if the administrator password is
		Only alphanumeric characters can be used. Maximum length is 7 characters. It	installed. This option only protects the setup.
		Note: Removing the administrator password also automatically removes the user password.	limited access to the setup items.

Table 27. Setup Utility – Security Configuration Screen Fields

Setup Item	Options	Help Text	Comments
Front Panel Lockout Ena	nabled isabled	If enabled, locks the power button and reset button on the system's front panel. If [Enabled] is selected, power and reset must be controlled via a system management interface.	

5.3.2.4 Server Management Screen

The Server Management screen allows the user to configure several server management features. This screen also provides an access point to the screens for configuring console redirection and displaying system information.

To access this screen from the Main screen, select **Server Management**.

Main	Advance d	Security	Server Management	Boot Options	Boot Manager	
Assert NN	MI on SERR		Enabled / Disabled			
Assert NN	MI on PERR		Enabled / Disabled			
Resume	on AC Power	Loss	Stay Off / Last state	/ Reset		
Clear Sys	stem Event Lo	g	Enabled / Disabled			
FRB-2 Er	nable		Enabled / Disabled			
O/S Boot	Watchdog Ti	mer	Enabled / Disabled	Enabled / Disabled		
O/S Boot	Watchdog Ti	mer Policy	Power off / Reset	Power off / Reset		
O/S Boot	Watchdog Ti	mer Timeout	5 minutes / 10 minu	5 minutes / 10 minutes / 15 minutes / 20 minutes		
		-ti	Enclosed / Dischlard	Enabled / Disabled		
Plug & Pl	ay BINC Dete	ction	Enabled / Disabled		L	
	le Redirection					
System Information						
► BWC L	AN Configura	ation				

Figure 25. Setup Utility – Server Management Configuration Screen Display

Setup Item	Options	Help Text	Comments
Assert NMI on SERR	Enabled	On SERR, generate an NMI and log an error.	
	Disabled	Note : [Enabled] must be selected for the Assert NMI on PERR setup option to be visible.	
Assert NMI on PERR	Enabled	On PERR, generate an NMI and log an error.	
	Disabled	Note : This option is only active if the Assert NMI on SERR option is [Enabled] selected.	
Resume on AC Power	Stay Off	System action to take on AC power loss recovery.	
Loss	Last state	[Stay Off] - System stays off.	
	Reset	[Last State] - System returns to the same state before the AC power loss.	
		[Reset] - System powers on.	
Clear System Event Log	Enabled Disabled	If enabled, clears the System Event Log. All current entries will be lost.	
		Note: This option is reset to [Disabled] after a reboot.	
FRB-2 Enable	Enabled	Fault Resilient Boot (FRB).	
	Disabled	If enabled, the BIOS programs the BMC watchdog timer for approximately 6 minutes. If the BIOS does not complete POST before the timer expires, the BMC resets the system.	
O/S Boot Watchdog Timer	Enabled Disabled	If enabled, the BIOS programs the watchdog timer with the timeout value selected. If the OS does not complete booting before the timer expires, the BMC resets the system and an error is logged. Requires OS support or Intel Management Software.	
O/S Boot Watchdog Timer Policy	Power Off Reset	If the OS boot watchdog timer is enabled, this is the system action taken if the watchdog timer expires. [Reset] - System performs a reset. [Power Off] - System powers off.	Grayed out when the O/S Boot Watchdog Timer is disabled.
O/S Boot Watchdog Timer Timeout	5 minutes 10 minutes 15 minutes 20 minutes	If the OS watchdog timer is enabled, this is the timeout value used by the BIOS to configure the watchdog timer.	Grayed out when the O/S Boot Watchdog Timer is disabled.
Plug & Play BMC Detection	Enabled Disabled	If enabled, the BMC is detectable by OSs that support plug and play loading of an IPMI driver. Do not enable if your OS does not support this driver.	
Console Redirection		View/Configure console redirection information and settings.	Takes the user to the Console Redirection screen.
System Information		View system information	Takes the user to the System Information screen.

Table 28. Setup Utility – Server Management Configuration Screen Fields

Setup Item	Options	Help Text	Comments
BMC LAN Configuration		View/Configure BMC LAN channel and user settings	Takes the user to the BMC configuration screen.
			Information only. Note : This item does not appear on some models. See Chapter 3 for product- specific information.

5.3.2.4.1 Console Redirection Screen

The Console Redirection screen allows the user to enable or disable console redirection and to configure the connection options for this feature.

To access this screen from the Main screen, select **Server Management > Console Redirection**.

	Server Management
Console Redirection	
Console Redirection	Disabled / Serial Port A / Serial Port B
Flow Control	None / RTS/CTS
Baud Rate	9.6k / 19.2k / 38.4k / 57.6k / 115.2k
Terminal Type	PC-ANSI / VT100 / VT100+ / VT-UTF8
Legacy OS Redirection	Disabled / Enabled

Figure 26. Setup Utility – Console Redirection Screen Display

Table 29. Setup	Utility - Console	Redirection	Configuration Fields
-----------------	-------------------	--------------------	----------------------

Setup Item	Options	Help Text
Console Redirection	Disabled	Console redirection allows a serial port to be used for server management tasks.
	Serial Port B	[Disabled] - No console redirection.
		[Serial Port A] - Configure serial port A for console redirection.
		[Serial Port B] - Configure serial port B for console redirection.
		Enabling this option disables the display of the Quiet Boot logo screen during POST.
Flow Control	None	Flow control is the handshake protocol.
	RTS/CTS	Setting must match the remote terminal application.
		[None] - Configure for no flow control.
		[RTS/CTS] - Configure for hardware flow control.
Baud Rate	9600	Serial port transmission speed. Setting must match the remote
	19.2K	terminal application.
	38.4K	

Setup Item	Options	Help Text
	57.6K	
	115.2K	
Terminal Type	PC-ANSI	Character formatting used for console redirection. Setting must
	VT100	match the remote terminal application.
	VT100+	
	VT-UTF8	
Legacy OS	Disabled	This option enables legacy OS redirection (i.e., DOS) on serial
Redirection	Enabled	port. If it is enabled, the associated serial port is hidden from the legacy OS.

5.3.2.5 Server Management System Information Screen

The Server Management System Information screen allows the user to view part numbers, serial numbers, and firmware revisions.

To access this screen from the Main screen, select **Server Management > System Information**.

	Server Management
System Information	
Board Part Number Board Serial Number System Part Number System Serial Number Chassis Part Number Chassis Serial Number Asset Tag BMC Firmware Revision HSC Firmware Revision ME Firmware Revision SDR Revision UUID	

Figure 27. Setup Utility – Server Management System Information Screen Display

Table 30. Setup Utility – Server Management System Information Fields

Setup Item	Help Text	Comments
Board Part Number		Information only
Board Serial Number		Information only

Setup Item	Help Text	Comments
System Part Number		Information only.
		Note: This item does not appear on some models. See Chapter 3 for product-specific information.
System Serial Number	Press <enter> to edit system</enter>	Information only.
	Serial Number and then use Backspace to delete existing value. Maximum length is 20 characters	Note: This item does not appear on some models. See Chapter 3 for product-specific information.
Chassis Part Number		Information only.
		Note: This item does not appear on some models. See Chapter 3 for product-specific information.
Chassis Serial Number		Information only.
		Note: This item does not appear on some models. See Chapter 3 for product-specific information.
Asset Tag	Press <enter> to edit system</enter>	Information only
	Serial Number and then use Backspace to delete existing value. Maximum length is 20 characters	Note: This item is not editable on some models. See Chapter 3 for product-specific information.
BMC Firmware Revision		Information only
HSC Firmware Revision		Information only. If there is no HSC installed, the Firmware Revision Number appears as " 0,00 ".
		Note: This item does not appear on some models. See Chapter 3 for product-specific information.
ME Firmware Revision		Information only.
		Note: This item does not appear on some models. See Chapter 3 for product-specific information.
SDR Revision		Information only

Setup Item	Help Text	Comments
UUID		Information only

5.3.2.6 BMC Configuration

The BMC configuration screen allows the user to configure the BMC Baseboard, RMM3 LAN channel and User settings. You can configure first five BMC user settings.

Information only: BMC configuration screen will not be available on some models. See Chapter 3 for product-specific information.

To access this screen from the Main screen, select **Server Management > BMC LAN Configuration**.



Figure 28. Setup Utility — BMC configuration Screen Display

Table 31. Setu	p Utility — BM	C configuration	Screen	Fields
----------------	----------------	-----------------	--------	--------

Setup Item	Options	Help Text	Comments
IP source	Static Dynamic	Select BMC IP source. When Static option is selected, IP address, subnet mask and gateway are editable. When Dynamic option selected, these fields are read-only and IP is address	
		acquired automatically (DHCP).	
IP address		View/Edit IP address. Press <enter> to edit.</enter>	
Subnet Mask		View/Edit subnet address. Press <enter> to edit.</enter>	
Gateway Mask		View Edit Gateway IP address. Press <enter> to</enter>	

Setup Item	Options	Help Text	Comments
		edit.	
BMC DHCP Host Name		View/Edit BMC DHCP host name. Press <enter> to edit.</enter>	Available only when IP source for any one channel is dynamic option.
User ID	anonymous	Select the user id to configure.	
	root		
	User3		
	User4		
	User5		
Privilege	Callback	View/Select user privilege	
	User		
	Operator		
	Administrator		
User Status	Enable	Enable/Disable LAN access for selected user.	
	Disable	Also enables/disables SOL, KVM media redirection.	
User Name		Press <enter> to edit user name. User name is</enter>	
		name must begin with an alphabetic character.	
User Password		Press <enter> Key to enter password. Only alphanumeric characters can be used. Maximum length is 15 characters and case sensitive.</enter>	This filed will not indicate whether there is password set already.
		Note : Password entered will override any previously set password.	

5.3.2.7 Boot Options Screen

The Boot Options screen displays any bootable media encountered during POST, and allows the user to configure the preferred boot device.

To access this screen from the Main screen, select **Boot Options**.

Main Advanced Se	ecurity Server Manageme	t Boot Options	Boot Manager
System Boot Timeout	<0 - 655	35>	
Boot Option #1	<availa< td=""><th>ble Boot devices></th><td></td></availa<>	ble Boot devices>	
Boot Option #2	<availa< td=""><th>ble Boot devices></th><td></td></availa<>	ble Boot devices>	
Boot Option #x	<availa< td=""><th>ble Boot devices></th><td></td></availa<>	ble Boot devices>	
Hard Disk Order			
Notwork Dovice Order			
Network Device Order			
BEV Device Order			
Add New Boot Option			
► Delete Boot Option			
EEL Outfuring J Durat			
EFI Optimized Boot	Enabled	/ Disabled	-
Use Legacy Video for EFI	US Enabled	/ Disabled	
Boot Option Retry	Enabled	/ Disabled	
USB Boot Priority	Enable	/ Disabled	

Figure 29. Setup Utility – Boot Options Screen Display

Setup Item	Options	Help Text	Comments
Boot Timeout	0 - 65535	The number of seconds the BIOS should pause at the end of POST to allow the user to press the [F2] key for entering the BIOS Setup utility. Valid values are 0-65535. Zero is the	After entering the necessary timeout, press the Enter key to register that timeout value to the system. These settings are in seconds.
		default. A value of 65535 causes the system to go to the Boot Manager menu and wait for user input for every system boot.	
Boot Option #x	Available boot devices.	Set system boot order by selecting the boot option for this position.	
Hard Disk Order		Set the order of the legacy devices in this group.	Displays when one or more hard disk drives are in the system.
CDROM Order		Set the order of the legacy devices in this group.	Displays when one or more CD-ROM drives are in the

Setup Item	Options	Help Text	Comments
			system.
Floppy Order		Set the order of the legacy devices in this group.	Displays when one or more floppy drives are in the system.
Network Device Order		Set the order of the legacy devices in this group.	Displays when one or more of these devices are available in the system.
BEV Device Order		Set the order of the legacy devices in this group.	Displays when one or more of these devices are available in the system.
Add New Boot Option		Add a new EFI boot option to the boot order.	This option is only displayed if an EFI bootable device is available to the system (for example, a USB drive).
Delete Boot Option		Remove an EFI boot option from the boot order.	If the EFI shell is deleted, it is restored on the next system reboot. It cannot be permanently deleted.
EFI Optimized Boot	Enabled Disabled	If enabled, the BIOS only loads modules required for booting EFI- aware Operating Systems.	Grayed out when [SW RAID] SATA Mode is Enabled. SW RAID can only be used in Legacy Boot mode.
Use Legacy Video for EFI OS	Enabled Disabled	If enabled, the BIOS will use the legacy video ROM instead of the EFI video ROM.	Only displays when EFI Optimized Boot is enabled.
Boot Option Retry	Enabled Disabled	If enabled, this continually retries non- EFI-based boot options without waiting for user input.	
USB Boot Priority	Enabled Disabled	If enabled newly discovered USB devices will be put to the top of their boot device category. If disabled newly discovered USB devices will be put at the bottom of the respective list	

If all types of bootable devices are installed in the system, the default boot order is:

- 1. CD/DVD-ROM
- 2. Floppy Disk Drive
- 3. Hard Disk Drive
- 4. PXE Network Device
- 5. BEV (Boot Entry Vector) Device
- 6. EFI Shell and EFI Boot paths

5.3.2.7.1 Add New Boot Option Screen

The Add Boot Option screen allows the user to remove an EFI boot option from the boot order.

To access this screen from the Main screen, select **Boot Options > Delete Boot Options**.

	Boot Options
Add New Boot Option	
Add boot option label	
Select File system	<available file="" systems=""></available>
Path for boot option	
Save	

Figure 30. Setup Utility — Add New Boot Option Screen Display

Setup Item	Options	Help Text
Add boot option label		Create the label for the new boot option.
Select File system	Select one from list provided.	Select one file system from the list.
Path for boot option		Enter the path to boot option in the format
		\path\filename.efi
Save		Save the boot option.

Table 33. Setup Utility — Add New Boot Option Fields

5.3.2.7.2 Delete Boot Option Screen

The Delete Boot Option screen allows the user to remove an EFI boot option from the boot order.

To access this screen from the Main screen, select **Boot Options > Delete Boot Options**.

	Boot Options
Delete Boot Option	
Delete Boot Option	Select one to Delete / Internal EFI Shell

Figure 31. Setup Utility – Delete Boot Option Screen Display

Table 34. Setup Utility – Delete Boot Option Fields

Setup Item Options		Help Text	
Delete Boot Option	Select one to Delete	Remove an EFI boot option from the	
	Internal EFI Shell	boot order.	

5.3.2.7.3 Hard Disk Order Screen

The Hard Disk Order screen allows the user to control the hard disks.

To access this screen from the Main screen, choose **Boot Options > Hard Disk Order**.

	Boot Options
Hard Disk #1	< Available Hard Disks >
Hard Disk #2	< Available Hard Disks >

Figure 32. Setup Utility — Hard Disk Order Screen Display

Table 35. Setup Utili	ty — Hard Disk Order Fields
-----------------------	-----------------------------

Setup Item Options		Help Text		
Hard Disk #1	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.		
Hard Disk #2	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.		

5.3.2.7.4 CDROM Order Screen

The CDROM Order screen allows the user to control the CDROM devices.

To access this screen from the Main screen, select **Boot Options > CDROM Order**.

	Boot Options
CDROM #1	<available cdrom="" devices=""></available>
CDROM #2	<available cdrom="" devices=""></available>

Figure 33. Setup Utility – CDROM Order Screen Display

Table 36. Setup Utility – CDROM Order Fields

Setup Item	Options	Help Text		
CDROM #1	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.		

Setup Item	Options	Help Text		
CDROM #2	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.		

5.3.2.7.5 Floppy Order Screen

The Floppy Order screen allows the user to control the floppy drives.

To access this screen from the Main screen, choose **Boot Options > Floppy Order**.

	Boot Options
Floppy Disk #1	<available disk="" floppy=""></available>
Floppy Disk #2	<available disk="" floppy=""></available>

Figure 34. Setup Utility — Floppy Order Screen Display

Table 37.	Setup	Utility	— Floppy	Order	Fields
-----------	-------	---------	----------	-------	--------

Setup Item Options		Help Text
Floppy Disk #1	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.
Floppy Disk #2	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.

5.3.2.7.6 Network Device Order Screen

The Network Device Order screen allows the user to control the network bootable devices.

To access this screen from the Main screen, select **Boot Options > Network Device Order**.

	Boot Options
Network Device #1	<available devices="" network=""></available>
Network Device #2	<available devices="" network=""></available>

Figure 35. Setup Utility – Network Device Order Screen Display

Setup Item	Options	Help Text
Network Device #1	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.
Network Device #2	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.

Table 38. Setup Utility – Network Device Order Fields

5.3.2.7.7 BEV Device Order Screen

The BEV Device Order screen allows the user to control the BEV bootable devices.

To access this screen from the Main screen, select **Boot Options > BEV Device Order**.

	Boot Options
BEV Device #1	<available bev="" devices=""></available>
BEV Device #2	<available bev="" devices=""></available>

Figure 36. Setup Utility — BEV Device Order Screen Display

Setup Item	Options	Help Text
BEV Device #1	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.
BEV Device #2	Available Legacy devices for this Device group.	Set system boot order by selecting the boot option for this position.

Table 39. Setup Utility — BEV Device Order Fields

5.3.2.8 Boot Manager Screen

The Boot Manager screen allows the user to view a list of devices available for booting, and to select a boot device for immediately booting the system.

To access this screen from the Main screen, select **Boot Manager**.

Main	Advance d	Security	Server Management	Boot Options	Boot Manager
	[Internal EFI §	Shell]			
<boot #1="" device=""></boot>					
	<boot option<="" th=""><th>#x></th><td></td><td></td><td></td></boot>	#x>			

Figure 37. Setup Utility – Boot Manager Screen Display

Setup Item	Help Text
Internal EFI Shell	Select this option to boot now.
	Note : This list is not the system boot option order. Use the Boot Options menu to view and configure the system boot option order.
Boot Device #x	Select this option to boot now.
	Note : This list is not the system boot option order. Use the Boot Options menu to view and configure the system boot option order.

Table 40. Setup Utility – Boot Manager Screen Fields

5.3.2.9 Error Manager Screen

The Error Manager screen displays any errors encountered during POST.

Error Manager	Exit	
ERROR CODE	SEVERITY	INSTANCE
_		

Figure 38. Setup Utility — Error Manager Screen Display

Table 41. Setup Utility — Error Manager Screen Fields

Setup Item	Options	Help Text	Comments
Displays System Errors			Information only. Displays errors that occurred during POST.

5.3.2.10 Exit Screen

The **Exit** screen allows the user to choose whether to save or discard the configuration changes made on the other screens. It also allows the user to restore the server to the factory defaults or to save or restore them to the set of user-defined default values. If **Load Default Values** is selected, the factory default settings are applied. If **Load User Default Values** is selected, the system is restored to previously-saved, user-defined default values.

Error Manager	Exit
Save Changes and E	xit
Discard Changes and	l Exit
Cause Changes	
Save Changes	
Discard Changes	
-	
Load Default Values	
Save as User Defaul	t Values
Load User Default V	alues

Figure 39. Setup Utility — Exit Screen Display

Setup Item	Help Text	Comments
Save Changes and Exit	Exit the BIOS Setup utility after saving changes. The system reboots if required.	User prompted for confirmation only if any of the setup fields were modified.
	The [F10] key can also be used.	
Discard Changes and Exit	Exit the BIOS Setup utility without saving changes.	User prompted for confirmation only if any of the setup fields were modified.
	The [Esc] key can also be used.	
Save Changes	Save changes without exiting the BIOS Setup Utility.	User prompted for confirmation only if any of the setup fields were modified.
	Note : Saved changes may require a system reboot before taking effect.	
Discard Changes	Discard changes made since the last Save Changes operation was performed.	User prompted for confirmation only if any of the setup fields were modified.
Load Default Values	Load factory default values for all BIOS Setup utility options.	User prompted for confirmation.
	The [F9] key can also be used.	
Save as User Default Values	Save current BIOS Setup utility values as custom user default values. If needed, the user default values can be restored via the Load User Default Values option below.	User prompted for confirmation.
	Note : Clearing the CMOS or NVRAM does not cause the User Default values to be reset to the factory default values.	
Load User Default Values	Load user default values.	User prompted for confirmation.

Table 42. Setup Utility — Exit Screen Fields

5.4 Loading BIOS Defaults

Different mechanisms exist for resetting the system configuration to the default values. When a request to reset the system configuration is detected, the BIOS loads the default system configuration values during the next POST. The user can send the request to reset the system to the defaults in the following ways:

Pressing <F9> from within the BIOS Setup utility.

Moving the clear system configuration jumper.

IPMI command (set System Boot options command)

Int15 AX=DA209

Choosing Load User Defaults from the Exit page of the BIOS Setup loads user set defaults instead of the BIOS factory defaults.

The recommended steps to load the BIOS defaults are:

- 1. Power down the system (Do not remove AC power).
- 2. Move the Clear CMOS jumper from pins 1-2 to pins 2-3.
- 3. Move the Clear CMOS jumper from pins 2-3 to pins 1-2.
- 4. Power up the system.

6. Connector/Header Locations and Pin-outs

6.1 Board Connector Information

The following section provides detailed information regarding all connectors, headers, and jumpers on the server board. It lists all connector types available on the board and the corresponding reference designators printed on the silkscreen.

Connector	Reference Designators	Connector Type	Pin Count
CPU	J6G1	CPU sockets	1156
NIC_5 / USB	J6A1	Dual USB/LAN (RJ45) Combo Connector	22
NIC_1 / NIC2	J7A1	Dual LAN (RJ45) Combo Connector	30
NIC_3 / NIC4	J8A1	Dual LAN (RJ45) Combo Connector	30
VGA	J7A1	VGA connector	15
Dual-USB Internal Header	J1E3, J1D2	Header	10
SSI Power	J9A1	SSI	24
SSI Processor Power	J9C1	SSI	8
SATA2 Headers (1-6)	Port 1 = J1H4 Port 2 = J1H1 Port 3 = J1G1 Port 4 = J1H3 Port 5 = J1G3 Port 6 = J1F4	App specific Plug	7
Serial A	J5A1	connector	9
Serial B	J1B1	Header	9
Front Panel	J1C1	Header	24
USB FLOPPY	J1J2	Header	4
Battery	XBT4D1	Battery	3
CPU FAN	J6D1	Header	4
SYS FAN (1-4)	SYS FAN 1= J1J4 SYS FAN 2= J6J2 SYS FAN 3= J7J1 SYS FAN 4= J6B1	Header	4

Table 43. Board Connector Matrix

Connector	Reference Designators	Connector Type	Pin Count
PCI-E x16	PCIE Slot 6 = J4B1	Card Edge	164
PCI-E x4	LEGACY IO MODULE= J3C1 IO MODULE= J2C1 SAS_MOD= J 2H1	IO Module Card	50
RMM3 Lite	J2D1	RMM3 Lite Card	7
XDP CONN	J5J1	connector	60
Chasis Intrusion	J1D1	Header	2
DEBUG CONNECTOR	J1A1	connector	38
DDR3 DIMM (A0,A1,A2,B0,B1,B2)	CH A DIMM A0 = J8J3 CH A DIMM A1 = J8J2 CH A DIMM A2 = J8J1 CH B DIMM B0 = J9J3 CH B DIMM B1 = J9J2 CH B DIMM B2 = J8J4	DDR3 DIMM Sockets	240
HDD LED	J1H5	Header	2
IPMB	J1H2	Header	4
HSBP	J1J1	Header	4
USB SSD	J3F2	Header	10
SATA_SGPIO	J1J3	Header	4
P/S AUX	J9J1	Header	5

6.2 Power Connectors

The main power supply connection uses an SSI-compliant 2x12 pin connector (J9A1). In addition, there is one additional power related connector:

 One SSI-compliant 2x4 pin power connector (J9C1), which provides 12-V power to the CPU VRD.

The following tables define the connector pin-outs.

Table 44. Baseboard	l Power	Connector	Pin-out	(J9A1)
---------------------	---------	-----------	---------	--------

Pin	Signal	Color	Pin	Signal	Color
1	+3.3 Vdc	Orange	13	+3.3 Vdc	Orange
2	+3.3 Vdc	Orange	14	-12 Vdc	Blue

Pin	Signal	Color	Pin	Signal	Color
3	GND	Black	15	GND	Black
4	+5 Vdc	Red	16	PS_ON#	Green
5	GND	Black	17	GND	Black
6	+5 Vdc	Red	18	GND	Black
7	GND	Black	19	GND	Black
8	PWRGD_PS	Gray	20	NC	White
9	5 VSB	Purple	21	+5 Vdc	Red
10	+12 Vdc	Yellow	22	+5 Vdc	Red
11	+12 Vdc	Yellow	23	+5 Vdc	Red
12	+3.3 Vdc	Orange	24	GND	Black

 Table 45. SSI Processor Power Connector Pin-out (J9C1)

Pin	Signal	Союг
1	GND	Black
2	GND	Black
3	GND	Black
4	GND	Black
5	+12 Vdc	Yellow / black
6	+12 Vdc	Yellow / black
7	+12 Vdc	Yellow / black
8	+12 Vdc	Yellow / black

6.3 System Management Headers

6.3.1 Intel[®] Remote Management Module 3 Lite (Intel[®] RMM3 Lite) Connector

A 8-pin Intel[®] RMM 3 Lite connector (J2D1) is included on the server board to support the optional Intel[®] Remote Management Module 3 Lite. This server board does not support third-party management cards.

Note: This connector is not compatible with the Intel[®] Remote Management Module 3 (Intel[®] RMM3)

Pin	Signal Name	Pin	Signal Name
1	P3V3	2	SPI_IBMC_BK_CS_N
3	FM_RMM3_PRESENT_N	4	RMII_IBMC_RMM3_MDIO
5	GND	6	SPI_IBMC_BK_CLK
7	KEY	8	SPI_IBMC_BK_DI

Table 46. Intel[®] RMM3 Lite Connector Pin-out (J2C1)

6.3.2 LCP / IPMB Header

Table 47. LPC / IPMB Header Pin-out (J1H2)

Pin	Signal Name	Description
1	SMB_IPMB_5VSB_DAT	Integrated BMC IMB 5V standby data line
2	GND	Ground
3	SMB_IPMB_5VSB_CLK	Integrated BMC IMB 5V standby clock line
4	P5V_STBY	+5 V standby power

6.3.3 HSBP Header

Table 48. HSBP Header Pin-out (J1J1)

Pin	Signal Name	Description
1	SMB_HSBP_5V_DAT	BMC IMB 5V Data Line
2	GND	Ground
3	SMB_HSBP_5V_CLK	BMC IMB 5V Clock Line
4	FM_HSBP_ADD_C2	

6.3.4 SGPIO Header

Table 49. SGPIO Header Pin-out (J1J3)

Pin	Signal Name	Description
1	SGPIO_CLOCK	SGPIO Clock Signal
2	SGPIO_LOAD	SGPIO Load Signal
3	SGPIO_DATAOUT0	SGPIO Data Out
4	SGPIO_DATAOUT1	SGPIO Data In

6.4 Front Control Panel Connector

The server board provides a 24-pin SSI front panel connector (J1C1) for use with Intel[®] and third-party chassis. The following table provides the pin-out for this connector.

Table 50. Front Panel SSI Standard 24-pin Connector Pin-out (J1C1)

Signal Name	Pin	Signal Name
P3V3_AUX	2	P3V3_AUX
KEY	4	P5V_STBY
PWR_LED_N	6	ID_LED_N
P3V3	8	LED Green _R_N
LED_HDD ACT_N	10	LED_ Amber _R_N
PWR_BTM_N	12	LED_NIC3_LINK_N
GND	14	LED_NIC1_LINK _N
RST_BTN_N	16	SMB_SENS _DAT
GND	18	SMB_SENS _CLK
	Signal Name P3V3_AUX KEY PWR_LED_N P3V3 LED_HDD ACT_N PWR_BTM_N GND RST_BTN_N GND	Signal Name Pin P3V3_AUX 2 KEY 4 PWR_LED_N 6 P3V3 8 LED_HDD ACT_N 10 PWR_BTM_N 12 GND 14 RST_BTN_N 16 GND 18

Pin	Signal Name	Pin	Signal Name
19	ID_BTN_N	20	INTRUDE_HDR_N
21	LED_NIC5_LINK _N	22	LED_NIC4_LINK _N
23	NMI_BTN_N	24	LED_NIC2_LINK_N

Combined system BIOS and the Integrated BMC support provide the functionality of the various supported control panel buttons and LEDs. The following sections describe the supported functionality of each control panel feature.

Note: Control panel features are also routed through the bridge board connector at location J1C1 as is implemented in Intel[®] Server Systems configured using a bridge board and a hot-swap backplane.

6.4.1 Power Button

Server front control panel has a power button. Pressing the power button initiates a request that the Integrated BMC forwards to the ACPI power state machines in the chipset. Integrated BMC monitors server power signal but does not directly control power on the power supply. If the power button is pressed and held for four seconds, the system will power off (S5 state). This feature is called power button override and is particularly helpful in the case of system hang and locking up of the system.

Power Button — Off to On

The Integrated BMC monitors the power button and the wake-up event signals from the chipset. A transition from either source results in the Integrated BMC starting the powerup sequence. Since the processor are not executing, the BIOS does not participate in this sequence. The hardware receives the power good and reset signals from the Integrated BMC and then transitions to an ON state.

Power Button — On to Off (Operating system absent)

The System Control Interrupt (SCI) is masked. The BIOS sets up the power button event to generate an SMI and checks the power button status bit in the ACPI hardware registers when an SMI occurs. If the status bit is set, the BIOS sets the ACPI power state of the machine in the chipset to the OFF state. The Integrated BMC monitors power state signals from the chipset and de-asserts PS_PWR_ON to the power supply. As a safety mechanism, if the BIOS fails to service the request, the Integrated BMC automatically powers off the system in 4 to 5 seconds.

Power Button — On to Off (Operating system present)

If an ACPI operating system is running, pressing the power button switch generates a request using SCI to the operating system to shut down the system. The operating system retains control of the system and the operating system policy determines the sleep state into which the system transitions, if any. Otherwise, the BIOS turns off the system.

6.4.2 Reset Button

The platform supports a front control panel reset button. Pressing the reset button initiates a request forwarded by the Integrated BMC to the chipset. The BIOS does not affect the behavior of the reset button.

6.4.3 NMI Button

The Intel[®] S3420GPRX Server Board family BIOS does not support the NMI button.

6.4.4 System Status Indicator LED

The Intel[®] Server Board S3420GPRX that uses the Intel[®] Xeon[®] 3400 Series processor has a system status indicator LED on the front panel. This indicator LED has specific states and corresponding interpretation as shown in the following table.

Color	State	Criticality	Description
Green	Solid on	Ok	System booted and ready
Green	~1 Hz blink	Degraded	System degraded:
			 Non-critical temperature threshold asserted.
			 Non-critical voltage threshold asserted.
			 Non-critical fan threshold asserted.
			 Fan redundancy lost, sufficient system cooling maintained. This does not apply to non-redundant systems.
			 Power supply predictive failure.
			 Power supply redundancy lost. This does not apply to non- redundant systems.
			 Correctable errors over a threshold of 10 and migrating to a spare DIMM (memory sparing). This indicates the user no longer has spared DIMMs indicating a redundancy lost condition. Corresponding DIMM LED should light up.¹
Amber	~1 Hz blink	Non-critical	Non-fatal alarm – system is likely to fail:
			 CATERR asserted.
			 Critical temperature threshold asserted.
			 Critical voltage threshold asserted.
			 Critical fan threshold asserted.
			 VRD hot asserted.
			 SMI Timeout asserted.
Amber	Solid on	Critical, non-	Fatal alarm – system has failed or shutdown:
		recoverable	 Thermtrip asserted.
			 Non-recoverable temperature threshold asserted.
			 Non-recoverable voltage threshold asserted.
			 Power fault / Power Control Failure.
			 Fan redundancy lost, insufficient system cooling. This does not apply to non-redundant systems.
Off	N/A	Not ready	AC power off, if no degraded, non-critical, critical, or non-recoverable conditions exist.

Table 51. System Status LED Indicator States

Notes:

1. The BIOS detects these conditions and sends a Set Fault Indication command to the Integrated BMC to provide the contribution to the system status LED.

2. Support for upper non-critical limit is not provided in the default SDR configuration. However, if a user does enable this threshold in the SDR, then the system status LED should behave as described.

There is no precedence or lock-out mechanism for the control sources. When a new request

arrives, all previous requests are terminated. For example, if the chassis ID LED is blinking and the chassis ID button is pressed, then the chassis ID LED changes to solid on. If the button is pressed again with no intervening commands, the chassis ID LED turns off.

6.5 I/O Connectors

6.5.1 VGA Connector

The following table details the pin-out definition of the VGA connector (J7A1).

Pin	Signal Name	Description
1	V_IO_R_CONN	Red (analog color signal R)
2	V_IO_G_CONN	Green (analog color signal G)
3	V_IO_B_CONN	Blue (analog color signal B)
4	TP_VID_CONN_B4	No connection
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	TP_VID_CONN_B9	No connection
10	GND	Ground
11	TP_VID_CONN_B11	No connection
12	V_IO_DDCDAT	DDCDAT
13	V_IO_HSYNC_CONN	HSYNC (horizontal sync)
14	V_IO_VSYNC_CONN	VSYNC (vertical sync)
15	V_IO_DDCCLK	DDCCLK

Table 52. VGA Connector Pin-out (J7A1)

6.5.2 Rear NIC and USB connector

The server board provides one stacked RJ-45 / 2xUSB connector side-by-side on the back edge of the board. - J6A1 : NIC5 and two USB ports

The pin-out for the connector is in the following table.

Pin	Signal Name	Pin	Signal Name
1	P5V_USB_PWR75	12	NIC2_MDIP<1>
2	USB_PCH_11_FB_DN	13	NIC2_MDIN<1>
3	USB_PCH_11_FB_DP	14	NIC2_MDIP<2>
4	GND	15	NIC2_MDIN<2>
5	P5V_USB_PWR75	16	NIC2_MDIP<3>
6	USB_PCH_10_FB_DN	17	NIC2_MDIN<3>
7	USB_PCH_10_FB_DP	18	GND
8	GND	19	LED_NIC2_1
9	P1V9_LAN2_R	20	P3V3_AUX
10	NIC2_MDIP<0>	21	LED_NIC2_LINK100_R_0

Pin	Signal Name	Pin	Signal Name
11	NIC2_MDIN<0>	22	LED_NIC2_LINK1000_2

Server board also provides two double RJ-45 connectors one the back edge.

J8A1 : NIC1 and NIC2 J7A2 : NIC3 and NIC4

Table 54. RJ-45 10/100/1000 NIC Connector Pin-out (J8A1 and J7A2)

Pin	Signal	Pin	Signal	Pin	Signal
1	P1V8_PHY_VCT_R	2	NIC34_A_MDI3N	3	NIC34_A_MDI2P
4	P1V8_AUX_NIC34A_R	5	NIC34_A_MDI1N	6	NIC34_A_MDI0P
7	P1V8_AUX_NIC34A_R	8	NIC34_A_MDI3P	9	P1V8_AUX_NIC34A_R
10	NIC34_A_MDI2N	11	NIC34_A_MDI1P	12	P1V8_AUX_NIC34A_R
13	NIC34_A_MDI0N	14	P1V8_AUX_NIC34B_R	15	NIC34_B_MDI0P
16	NIC34_B_MDI1N	17	P1V8_AUX_NIC34B_R	18	NIC34_B_MDI2P
19	NIC34_B_MDI3N	20	GND	21	NIC34_B_MDI0N
22	P1V8_AUX_NIC34B_R	23	NIC34_B_MDI1P	24	NIC34_B_MDI2N
25	P1V8_AUX_NIC34B_R	26	NIC34_B_MDI3P	27	LED_NIC34_LINKB_LINKUP_ N
28	LED_NIC34_LINKB_ACT_R_ N	29	LED_NIC34_LINKB_100_R_N	30	LED_NIC34_LINKB_1000_N
31	LED_NIC34_LINKA_LINKUP _N	32	LED_NIC34_LINKA_ACT_R_N	33	LED_NIC34_LINKA_100_R_N
34	LED_NIC34_LINKA_1000_N				

6.5.3 SATA

The sever board provides up to six SATA connectors. The pin configuration for each connector is identical and defined in the following table.

Table 55, SATA	Connector Pi	n-out (J1H4.	J1H1, J1G1,	J1H3, J1G3,	J1F4)
TUDIC US. OATA		11-0ut (0111 4 ,			U II T

Pin	Signal Name	Description
1	GND	Ground
2	SATA/SAS_TX_P	Positive side of transmit differential pair
3	SATA/SAS_TX_N	Negative side of transmit differential pair
4	GND	Ground
5	SATA/SAS_RX_N	Negative side of receive differential pair
6	SATA/SAS_RX_P	Positive side of receive differential pair
7	GND	Ground

6.5.4 Intel[®] I/O Expansion Module Connector

Intel[®] Server Board S3420GPRX provides two internal 50-pin Intel[®] Expansion Module style connectors (J2C1, J3C1), that can be used to accommodate proprietary Intel[®] I/O Expansion Modules. This connector can expand the I/O capabilities of the server board without sacrificing an add-in slot from the riser card. There are multiple Intel[®] I/O Expansion Modules for use on this server board. For more information on the supported Intel[®] I/O Expansion Modules, refer to the *Intel[®] Server Board I/O Module Hardware Specification*. The following table details the pinout of the Intel[®] I/O Expansion Module connectors.

Pin	Signal Name	Pin	Signal Name
1	P3V3_AUX	2	P3V3_AUX
3	PE_RST_IO_MODULE_N	4	GND
5	GND	6	PE2_ESB_RXP_C<0>
7	GND	8	PE2_ESB_RXN_C<0>
9	PE2_ESB_TXP_C<0>	10	GND
11	PE2_ESB_TXN_C<0>	12	GND
13	GND	14	PE2_ESB_RXP_C<1>
15	GND	16	PE2_ESB_RXN_C<1>
17	PE2_ESB_TXP_C<1>	18	GND
19	PE2_ESB_TXN_C<1>	20	GND
21	GND	22	PE2_ESB_RXP_C<2>
22	GND	24	PE2_ESB_RXN_C<2>
25	PE2_ESB_TXP_C<2>	26	GND
27	PE2_ESB_TXN_C<2>	28	GND
29	GND	30	PE2_ESB_RXP_C<3>
31	GND	32	PE2_ESB_RXN_C<3>
33	PE2_ESB_TXP_C<3>	34	GND
35	PE2_ESB_TXN_C<3>	36	GND
37	GND	38	CLK_100M_LP_PCIE_SLOT3_P
39	GND	40	CLK_100M_LP_PCIE_SLOT3_N
41	PE_WAKE_N	42	GND
43	P3V3	44	P3V3
45	P3V3	46	P3V3
47	P3V3	48	P3V3
49	P3V3	50	P3V3

Table 56. Intel [®]	Expansion	Module	Connector	Pin-out	(J2C1, J3C [,]	1)
		meane				•,

6.5.5 SAS Entry RAID Module Connector

The Intel[®] Server Board S3420GPRX provides one SAS Entry RAID Module connector.

The pin configuration is identical and defined in the following table.

Pin	Signal Name	Description
1	GND	Ground
2	SATA/SAS_TX_P_C	Positive side of transmit differential pair
3	SATA/SAS_TX_N_C	Negative side of transmit differential pair
4	GND	Ground
5	SATA/SAS_RX_N_C	Negative side of receive differential pair
6	SATA/SAS_RX_P_C	Positive side of receive differential pair
7	GND	Ground

Table 57.SAS Entry RAID Module Connector Pin-out (J2H1)

6.5.6 Serial Port Connectors

The server board provides one external RJ-45 Serial A port (J5A1) and one internal 9-pin serial B header (J1B1). The following tables define the pin-outs.

Table 58. External RJ-45 Serial A Port Pin-out (J5A1)

Pin Signal Name		Pin	Signal
1	SPA_RTS	5	SPA_RI
2	SPA_DTR	6	SPA_SIN
3	SPA_SOUT_N	7	SPA_DSR
4	GND	8	SPA_CTS

Table 59. Internal 9-pin Serial B Header Pin-out (J1B1)

Pin	Signal Name	Sei	rial Port B H	leader Pin-out
1	DCD			
2	DSR	. [~ ~]
3	RXD	1	OO	2
4	RTS	3	$\circ \circ$	4
5	TXD	5	00	6
6	CTS	7	ŌŌ	8
7	DTR	9	ŏŬ	
8	RI		<u> </u>	J
9	GND			

Pin	Signal Name	Description
1	SPB_DCD	DCD (carrier detect)
2	SPB_DSR	DSR (data set ready)
3	SPB_SIN_L	RXD (receive data)
4	SPB_RTS	RTS (request to send)
5	SPB_SOUT_N	TXD (Transmit data)
6	SPB_CTS	CTS (clear to send)
7	SPB_DTR	DTR (Data terminal ready)
8	SPB_RI	RI (Ring indicate)
9	SPB_EN_N	Enable

6.5.7 USB Connector

There are two external USB ports on one NIC/USB combination. The following table contains the detailed pin-out of the connector.

Two 2x5 connector on the server board (J1E3, J1D2) provides an option to support an additional USB port, each connector supporting two USB ports. The following table defines the pin-out of the connector.

Pin	Signal Name	Description
1	USB2_VBUS4	USB power (port 4)
2	USB2_VBUS5	USB power (port 5)
3	USB_ICH_P4N_CONN	USB port 4 negative signal
4	USB_ICH_P5N_CONN	USB port 5 negative signal
5	USB_ICH_P4P_CONN	USB port 4 positive signal
6	USB_ICH_P5P_CONN	USB port 5 positive signal
7	Ground	
8	Ground	
9	Кеу	No pin
10	TP_USB_ICH_NC	Test point

Table 60. Internal USB Connector Pin-out (J1E3, J1D2)

The connector (J1J2) on the server board provides an option to support a USB floppy connector.

Table 61.	Pin-out of Interna	I USB	Connector (for F) vaqol ⁼	J1	J2)
				•••••			,

Pin	Signal Name	
1	+5V	
2	USB_N	
3	USB_P	
4	GND	

One low-profile 2x5 connectors (J3F2) on the server board provides an option to support an Intel[®] Z-U130 Value Solid State Drive. The following table defines the pin-out of the connector.

Table 62. Pin-out of Internal USB Connector for low-profile Intel[®] Z-U130 Value Solid State Drive(J3F2)

Pin	Signal Name	Description
1	+5V	USB power
2	NC	N/A
3	USB Data -	USB port ## negative signal
4	NC	N/A
5	USB Data +	USB port ## positive signal
6	NC	N/A
7	Ground	N/A

Pin	Signal Name	Description
8	NC	N/A
9	Кеу	No pin
10	LED#	Activity LED

6.6 PCI Express* Slot / PCI Slot / Riser Card Slot /

A PCI-E Riser card will enable a PCI-E add-on card to be accommodated in the 1U chassis. The following table shows the pin-out for this riser slot.

Pin	Signal	Description	Pin	Signal	Description
B1	+12V	P12V	A1	PRSNT1_N	GND
B2	+12V	P12V	A2	+12V	P12V
B3	RSVD	P12V	A3	+12V	P12V
B4	GND	GND	A4	GND	GND
B5	SMCLK	PU_S6_SMBCLK	A5	JTAG2	P3V3_RISER_A5
B6	SMDATA	PU_S6_SMBDAT	A6	JTAG3	JTAG_S6_TDI
B7	GND	GND	A7	JTAG4	NC
B8	+3.3V	P3V3	A8	JTAG5	P3V3_RISER_A8
B9	JTAG1	JTAG_S6_TRST_N	A9	+3_3V	P3V3
B10	+3.3VAUX	P3V3_AUX	A10	+3_3V	P3V3
B11	WAKE_N	FM_PE_WAKE_N	A11	PERST_N	RST_PE_S236_N_R1
KEY	ŀ		KEY	ŀ	
KEY			KEY		
B12	RSVD	NC	A12	GND	GND
B13	GND	GND	A13	REFCLKP	CLK_100M_SLOT6A_DP
B14	PETP0	P2E_CPU_C_S6_TXP<7>	A14	REFCLKN	CLK_100M_SLOT6A_DPN
B15	PETN0	P2E_CPU_C_S6_TXN<7>	A15	GND	GND
B16	GND	GND	A16	PERP0	P2E_CPU_S6_RXP<7>
B17	PRSNT2_N	NC	A17	PERN0	P2E_CPU_S6_RXN<7>
B18	GND	GND	A18	GND	GND
B19	PETP1	P2E_CPU_C_S6_TXP<6>	A19	RSVD	NC
B20	PETN1	P2E_CPU_C_S6_TXN<6>	A20	GND	GND
B21	GND	GND	A21	PERP1	P2E_CPU_S6_RXP<6>
B22	GND	GND	A22	PERN1	P2E_CPU_S6_RXN<6>
B23	PETP2	P2E_CPU_C_S6_TXP<5>	A23	GND	GND
B24	PETN2	P2E_CPU_C_S6_TXN<5>	A24	GND	GND
B25	GND	GND	A25	PERP2	P2E_CPU_S6_RXP<5>
B26	GND	GND	A26	PERN2	P2E_CPU_S6_RXN<5>
B27	PETP3	P2E_CPU_C_S6_TXP<4>	A27	GND	GND
B28	PETN3	P2E_CPU_C_S6_TXN<4>	A28	GND	GND
B29	GND	GND	A29	PERP3	P2E_CPU_S6_RXP<4>
B30	RSVD	NC	A30	PERN3	P2E_CPU_S6_RXN<4>
B31	PRSNT2_N	NC	A31	GND	GND

Table 63. Pin-out of adaptive riser slot / PCI Express slot 6

Pin	Signal	Description	Pin	Signal	Description
B32	GND	GND	A32	RSVD	NC
End of	x4		End of	x4	
B33	PETP4	P2E_CPU_C_S6_TXP<3>	A33	RSVD	NC
B34	PETN4	P2E_CPU_C_S6_TXN<3>	A34	GND	GND
B35	GND	GND	A35	PERP4	P2E_CPU_S6_RXN<3>
B36	GND	GND	A36	PERN4	P2E_CPU_S6_RXP<3>
B37	PETP5	P2E_CPU_C_S6_TXP<2>	A37	GND	GND
B38	PETN5	P2E_CPU_C_S6_TXN<2>	A38	GND	GND
B39	GND	GND	A39	PERP5	P2E_CPU_S6_RXN<2>
B40	GND	GND	A40	PERN5	P2E_CPU_S6_RXP<2>
B41	PETP6	P2E_CPU_C_S6_TXP<1>	A41	GND	GND
B42	PETN6	P2E_CPU_C_S6_TXN<1>	A42	GND	GND
B43	GND	GND	A43	PERP6	P2E_CPU_S6_RXN<1>
B44	GND	GND	A44	PERN6	P2E_CPU_S6_RXP<1>
B45	PETP7	P2E_CPU_C_S6_TXP<0>	A45	GND	GND
B46	PETN7	P2E_CPU_C_S6_TXN<0>	A46	GND	GND
B47	GND	GND	A47	PERP7	P2E_CPU_S6_RXN<0>
B48	PRSNT2_N	NC	A48	PERN7	P2E_CPU_S6_RXP<0>
B49	GND	GND	A49	GND	GND
End of	End of x8		End of x8		
B50	PETP8	NC	A50	RSVD	NC
B51	PETN8	NC	A51	GND	GND
B52	GND	GND	A52	PERP8	NC
B53	GND	GND	A53	PERN8	NC
B54	PETP9	NC	A54	GND	GND
B55	PETN9	NC	A55	GND	GND
B56	GND	GND	A56	PERP9	NC
B57	GND	GND	A57	PERN9	NC
B58	PETP10	NC	A58	GND	GND
B59	PETN10	NC	A59	GND	GND
B60	GND	GND	A60	PERP10	NC
B61	GND	GND	A61	PERN10	NC
B62	PExP11	NC	A62	GND	GND
B63	PETN11	NC	A63	GND	GND
B64	GND	GND	A64	PERP11	NC
B65	GND	GND	A65	PERN11	NC
B66	PETP12	NC	A66	GND	GND
B67	PETN12	NC	A67	GND	GND
B68	GND	GND	A68	PERP12	NC
B69	GND	GND	A69	PERN12	NC
B70	PETP13	NC	A70	GND	GND
B71	PETN13	NC	A71	GND	GND
B72	GND	GND	A72	PERP13	NC

Pin	Signal	Description	Pin	Signal	Description
B73	GND	GND	A73	PERN13	NC
B74	PETP14	NC	A74	GND	GND
B75	PETN14	NC	A75	GND	GND
B76	GND	GND	A76	PERP14	NC
B77	GND	GND	A77	PERN14	NC
B78	PETP15	NC	A78	GND	GND
B79	PETN15	NC	A79	GND	GND
B80	GND	GND	A80	PERP15	NC
B81	PRSNT2_N	NC	A81	PERN15	NC
B82	RSVD	NC	A82	GND	GND

6.7 Fan Headers

The server board provides five SSI-compliant 4-pin fan headers to be used as the CPU and chassis.

- CPU fan (J6D1)
- SYS1 fan (J1J4)
- SYS2 fan (J6J2)
- SYS3 fan (J7J1)
- SYS4 fan (J6B1)

The pin configuration for each of the 4-pin fan headers is identical and defined in the following table.

Pin	Signal Name	Туре	Description
1	Ground	GND	Ground is the power supply ground
2	12 V	Power	Power supply 12 V
3	Fan Tach	In	FAN_TACH signal is connected to the Integrated BMC to monitor the fan speed
4	Fan PWM	Out	FAN_PWM signal to control fan speed

7. Jumper Blocks

The server board has several 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board.



Figure 40. Jumper Blocks (J1A2, J1F1, J1F3, J1F2 and J1F5)

Fable 65. Server Board Jumper	s (J1F1, J1F2,	, J1F3, J1F5,	J1A2)
-------------------------------	----------------	---------------	-------

Jumper Name	Pins	System Results
J1F5:	1-2	These pins should have a jumper in place for normal system operation. (Default)
CMOS Clear	2-3	If these pins 2-3 are connected with AC power plugged, the CMOS settings are cleared within five seconds. These pins should not be connected for normal operation.
J1F1:	1-2	ME Firmware Force Update Mode – Disabled (Default)
ME Force Update	2-3	ME Firmware Force Update Mode – Enabled
J1F2: Password Clear	1-2	These pins should have a jumper in place for normal system operation. (Default)
	2-3	To clear administrator and user passwords, power on server with pins 2-3 connected. The password are cleared within 5-10 seconds. These pins should not be connected for normal operation.

Jumper Name	Pins	System Results
J1F3:	1-2	These pins should have a jumper in place for normal system operation. (Default)
BIOS Recovery	2-3	The main system BIOS will not boot with these pins connected, system can only boot from EFI-bootable recovery media with the recovery BIOS image.
J1E1: BMC Force Update	1-2	Integrated BMC Firmware Force Update Mode – Disabled (Default)
	2-3	Integrated BMC Firmware Force Update Mode – Enabled
J1D1: Chassis Intrusion	1-2	The two pins are connected is normal state
		The two pins are disconnected is Chassis Intrusion state

7.1 CMOS Clear and Password Reset Usage Procedure

The CMOS Clear (J1F5) and Password Reset (J1F2) recovery features are designed such that the desired operation can be achieved with minimal system downtime. The usage procedure for these two features has changed from previous generation Intel server boards. The following procedure outlines the new usage model.

7.1.1 Clearing the CMOS

To clear the CMOS, perform the following steps:

- 1. Power down the server. Do not unplug the power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper (J1F5) from the default operating position (covering pins 1 and 2) to the reset / clear position (covering pins 2 and 3).
- 4. Wait five seconds.
- 5. Remove AC power.
- 6. Move the jumper back to the default position (covering pins 1 and 2).
- 7. Close the server chassis.
- 8. Power up the server.

The CMOS is now cleared and can be reset by going into the BIOS setup.

Note: Removing AC power before performing the CMOS clear operation causes the system to automatically power up and immediately power down, after the procedure is followed and AC power is re-applied. If this happens, remove the AC power cord again, wait 30 seconds, and re-install the AC power cord. Power up the system and proceed to the <F2> BIOS Setup utility to reset the preferred settings.

7.1.2 Clearing the Password

To clear the password, perform the following steps:

- 1. Power down the server. Do not unplug the power cord.
- 2. Open the chassis. For instructions, see your server chassis documentation.
- 3. Move jumper (J1F2) from the default operating position (covering pins 1 and 2) to the password clear position (covering pins 2 and 3).
- 4. Close the server chassis.

- 5. Power up the server and wait 10 seconds or until POST completes.
- 6. Power down the server.
- 7. Open the chassis and move the jumper back to the default position (covering pins 1 and 2).
- 8. Close the server chassis.
- 9. Power up the server.

The password is now cleared and can be reset by going into the BIOS setup.

7.2 Integrated BMC Force Update Procedure

When performing the standard Integrated BMC firmware update procedure, the update utility places the Integrated BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event the Integrated BMC firmware update process fails due to the Integrated BMC not being in the proper update state, the server board provides an Integrated BMC Force Update jumper (J1E2), which forces the Integrated BMC into the proper update state. In the event the standard Integrated BMC firmware update process fails, use the following procedure:

- 1. Power down and remove the AC power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3).
- 4. Close the server chassis.
- 5. Reconnect the AC cord and power up the server.
- Perform the Integrated BMC firmware update procedure as documented in the README.TXT file that is included in the given Integrated BMC firmware update package. After successful completion of the firmware update process, the firmware update utility may generate an error stating that the Integrated BMC is still in update mode.
- 7. Power down and remove the AC power cord.
- 8. Open the server chassis.
- 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2).
- 10. Close the server chassis.
- 11. Reconnect the AC cord and power up the server.

Note: Normal Integrated BMC functionality is disabled with the Force Integrated BMC Update jumper set to the enabled position. The server should never be run with the Integrated BMC Force Update jumper set in this position. This jumper setting should only be used when the standard firmware update process fails. This jumper should remain in the default / disabled position when the server is running normally.
7.3 ME Force Update Jumper

When performing the standard ME force update procedure, the update utility places the ME into an update mode, allowing the ME to load safely onto the flash device. In the unlikely event ME firmware update process fails due to ME not being in the proper update state, the server board provides an Integrated BMC Force Update jumper (J1F1), which forces the ME into the proper update state. The following procedure should be completed in the event the standard ME firmware update process fails.

- 1. Power down and remove the AC power cord.
- 2. Open the server chassis. For instructions, see your server chassis documentation.
- 3. Move jumper from the default operating position (covering pins 1 and 2) to the enabled position (covering pins 2 and 3).
- 4. Close the server chassis.
- 5. Reconnect the AC cord and power up the server.
- 6. Perform the ME firmware update procedure as documented in the README.TXT file that is included in the given ME firmware update package (same package as BIOS).
- 7. Power down and remove the AC power cord.
- 8. Open the server chassis.
- 9. Move jumper from the enabled position (covering pins 2 and 3) to the disabled position (covering pins 1 and 2).
- 10. Close the server chassis.
- 11. Reconnect the AC cord and power up the server.

7.4 BIOS Recovery Jumper

The following procedure boots the recovery BIOS and flashes the normal BIOS:

- 1. Turn off the system power.
- 2. Move the BIOS recovery jumper (J1F3) to the recovery state (covering pins 2 and 3).
- 3. Insert a bootable BIOS recovery media containing the new BIOS image files.
- 4. Turn on the system power.

The BIOS POST screen will appear displaying the progress, and the system will boot to the EFI shell. The EFI shell then executes the Startup.nsh batch file to start the flash update process. The user should then switch off the power and return the recovery jumper to its normal position. The user should not interrupt the BIOS POST on the first boot after recovery.

When the flash update completes:

- 1. Remove the recovery media.
- 2. Turn off the system power.
- 3. Restore the jumper (J1F3) to its original position (covering pin 1 and 2).
- 4. Turn on the system power.
- 5. Re-flash any custom blocks, such as user binary or language blocks.

The system should now boot using the updated system BIOS.

Warning: DO NOT interrupt the BIOS POST during the first boot after the BIOS recovery.

8. Intel[®] Light Guided Diagnostics

The server board has several on-board diagnostic LEDs to assist in troubleshooting board-level issues. This section shows where each LED is located on the server board and describes the function of each LED.

8.1 System Status LED

The server board provides a system status indicator LED on the front panel. This indicator LED has specific states and corresponding interpretation as shown in the following table.

Color	State	Criticality	Description
Off	N/A	Not ready	AC power off. If no degraded, non-critical, critical, or non- recoverable conditions exist.
Amber	Solid on	Critical. non-	Fatal alarm – system has failed or shutdown:
		recoverable	Thermtrip asserted.
			Non-recoverable temperature threshold asserted.
			Non-recoverable voltage threshold asserted.
			Power fault / Power Control Failure.
			Fan redundancy lost, insufficient system cooling. This does not apply to non-redundant systems.
			Uncorrectable memory error.
Amber	Blink	Non-critical	Non-fatal alarm – system is likely to fail:
			CATERR asserted.
			Critical temperature threshold asserted.
			Critical voltage threshold asserted.
			Critical fan threshold asserted.
			VRD hot asserted.
			SMI Timeout asserted.
			Correctable error threshold has been reached for a failing DDR3 DIMM.
Green	Solid on	System OK	System booted and ready.
Green	Blink	Degraded	System degraded:
			Non-critical temperature threshold asserted.
			Non-critical voltage threshold asserted.
			Non-critical fan threshold asserted.
			Fan redundancy lost, sufficient system cooling maintained. This does not apply to non-redundant systems.
			Power supply predictive failure.
			Unable to use all of the installed memory (more than one DDR3 DIMM installed).
			Correctable error threshold has been reached for a failing DDR3 DIMM on a given channel.

 Table 66. Front Panel Status LED Behavior Summary

8.2 Post Code Diagnostic LEDs

Eight amber POST code diagnostic LEDs are located on the back edge of the server boards in the rear I/O area of the server board by the NIC1 / 2 connector.

During the system boot process, the BIOS executes several platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code on the POST code diagnostic LEDs found on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the diagnostic LEDs can be used to identify the last POST process executed.



Figure 41. Diagnostic LED location

Table 67. POST Code Diagnostic LED Location

А	ID LED	В	Status LED
С	Diagnostic LED #7 MSB	G	Diagnostic LED #3 LSB
D	Diagnostic LED #6 MSB	Н	Diagnostic LED #2 LSB
E	Diagnostic LED #5 MSB	I	Diagnostic LED #1 LSB
F	Diagnostic LED #4 MSB	J	Diagnostic LED #0 LSB

9. Design and Environmental Specifications

9.1 Intel[•] Server Board S3420GPRX Design Specifications

Operation of the server board at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

Operating Temperature	0° C to 55° C ¹ (32° F to 131° F)
Non-Operating Temperature	-40° C to 70° C (-40° F to 158° F)
DC Voltage	± 5% of all nominal voltages
Shock (Unpackaged)	Trapezoidal, 50 G, 170 inches / sec
Shock (Packaged)	
<20 pounds	36 inches
20 to <40 pounds	30 inches
40 to <80 pounds	24 inches
80 to <100 pounds	18 inches
100 to <120 pounds	12 inches
120 pounds	9 inches
Vibration (Unpackaged)	5 Hz to 500 Hz 3.13 g RMS random

Table 68. Server Board Design Specifications

¹ Chassis design must provide proper airflow to avoid exceeding the Intel[®] Xeon[®] processor maximum case temperature.

Disclaimer Note: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

9.2 Board-level Calculated MTBF

This section provides results of MTBF (Mean Time Between Failures) testing done by a third party testing facility. MTBF is a standard measure for the reliability and performance of the board under extreme working conditions. The MTBF was measured at 20000 hours at 35 degrees Celsius.

The following table shows the MTBF for the server boards as configured from the factory;

Product Code	Calculated MTBF	Operating Temperature
Intel [®] Server Board S3420GPRX	221,892 hours	35 degrees C

9.3 Server Board Power Requirements

This section provides power supply design guidelines for a system using the Intel[®] Server Board S3420GPRX, including voltage and current specifications, and power supply on/off sequencing characteristics. The following diagram shows the power distribution implemented on this server board.



Figure 42. Power Distribution Block Diagram

9.3.1 Processor Power Support

The server board supports the Thermal Design Power (TDP) guideline for Intel[®] Xeon[®] processor. The Flexible Motherboard Guidelines (FMB) were also followed to help determine the suggested thermal and current design values for anticipating future processor needs. The following table provides maximum values for Icc, TDP power and T_{CASE} for the Intel[®] Xeon[®] 3400 Series processor.

Table 69. Intel[®] Xeon[®] Processor TDP Guidelines

TDP Power	Maximum T _{CASE}	lcc Maximum
95 W	67.0º C	150 A

9.4 Power Supply Output Requirements

This section is for reference purposes only. The intent is to provide guidance to system designers to determine a power supply for use with this server board. This section specifies the power supply requirements Intel used to develop a power supply for the Intel[®] Server System SR1630GPRX and SR1630HGPRX.

The following tables define two power and current ratings for this 350-W power supply. The combined output power of all outputs should not exceed the rated output power. The power supply must meet both static and dynamic voltage regulation requirements for the minimum loading conditions.

Voltage	Minimum Continuous	Maximum Continuous	Peak
+3.3 V	0.2A	14 A	
+5 V	1.0 A	18A	
+12 V	1.5A	24 A	28A
-12 V	0A	0.3A	
+5 VSB	0.1 A	2.0 A	2.5 A

Table 70. 350-W Load Ratings

1. Notes:

- 1. Maximum continuous total DC output power should not exceed 350 W.
- 2. Peak total DC output power should not exceed 400 W.
- 3. Peak power and peak current loading should be supported for a minimum of 12 seconds.
- 4. Combined 3.3 V/5 V power should not exceed 100 W.

9.4.1 Grounding

The grounds of the power supply output connector pins provide the power return path. The output connector ground pins are connected to the safety ground (power supply enclosure). This grounding is designed to ensure passing the maximum allowed common mode noise levels.

The power supply is provided with a reliable protective earth ground. All secondary circuits are connected to protective earth ground. Resistance of the ground returns to chassis does not exceed 1.0 m. This path may be used to carry DC current.

9.4.2 Standby Outputs

The 5 VSB output is present when an AC input greater than the power supply turn on voltage is applied.

9.4.3 Remote Sense

The power supply has remote sense return (ReturnS) to regulate out ground drops for all output voltages: +3.3 V, +5 V, +12 V, -12 V, and 5 VSB. The power supply uses remote sense to regulate out drops in the system for the +3.3 V, +5 V, and 12 V outputs. The power supply must operate within specification over the full range of voltage drops from the power supply's output connector to the remote sense points.

9.4.4 Voltage Regulation

The power supply output voltages must stay within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. All outputs are measured with reference to the return remote sense signal (ReturnS).

Parameter	Tolerance	Minimum	Normal	Maximum	Units
+ 3.3 V	- 5% / +5%	+3.14	+3.30	+3.46	Vrms
+ 5 V	- 5% / +5%	+4.75	+5.00	+5.25	Vrms
+ 12 V	- 5% / +5%	+11.40	+12.00	+12.60	Vrms
- 12 V	- 10% / +10%	-13.20	-12.00	-10.80	Vrms
+ 5 VSB	- 5% / +5%	+4.75	+5.00	+5.25	Vrms

Table 71. Voltage Regulation Limits

9.4.5 Dynamic Loading

The output voltages remain within limits for the step loading and capacitive loading specified in the following table. The load transient repetition rate is tested between 50 Hz and 5 kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The step load may occur anywhere within the Min load to the Max load conditions.

Output	Step Load Size (See note 2)	Load Slew Rate	Test capacitive Load
+3.3 V	5.0 A	0.25 A/ sec	250 F
+5 V	6.0 A	0.25 A/ sec	400 F
12 V	11.0 A	0.25 A/ sec	500 F

Table 72	. Transient	Load	Requireme	nts

Output	Step Load Size (See note 2)	Load Slew Rate	Test capacitive Load
+5 VSB	0.5 A	0.25 A/ sec	20 F

Notes:

1. Step loads on each 12 V output may happen simultaneously and should be tested that way.

9.4.6 Capacitive Loading

The power supply is stable and meets all requirements with the following capacitive loading ranges.

Output	Minimum	Maximum	Units
+3.3 V	100	2200	F
+5 V	400	2200	F
+12 V	500	2200	F
-12 V	1	350	F
+5 VSB	20	350	F

Table 73. Capacitve Loading Conditions

9.4.7 Closed-loop Stability

The power supply is unconditionally stable under all line/load/transient load conditions including capacitive load ranges. A minimum of 45° phase margin and -10 dB-gain margin is required. The power supply manufacturer provides proof of the unit's closed-loop stability with local sensing through the submission of Bode plots. Closed-loop stability is ensured at the maximum and minimum loads as applicable.

9.4.8 Common Mode Noise

The Common Mode noise on any output does not exceed 350 mV pk-pk over the frequency band of 10 Hz to 20 MHz.

- The measurement is made across a 100Ω resistor between each of the DC outputs, including ground, at the DC power connector and chassis ground (power subsystem enclosure).
- The test setup uses a FET probe such as Tektronix* model P6046 or equivalent.

9.4.9 Ripple / Noise

The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors. A 10 F tantalum capacitor is placed in parallel with a 0.1 F ceramic capacitor at the point of measurement.

Table 74. Ripple and Noise

+3.3 V	+5 V	+12 V	-12 V	+5 VSB
50 mVp-p	50 mVp-p	120 mVp-p	120 mVp-p	50 mVp-p

9.4.10 Timing Requirements

The timing requirements for the power supply operation are as follows:

- The output voltages must rise from 10% to within regulation limits (T_{vout_rise}) within 5 ms to 70 ms, except for 5 VSB, in which case it is allowed to rise from 1.0 ms to 25 ms.
- The +3.3 V, +5 V, and +12 V output voltages should start to rise approximately at the same time.
- All outputs must rise monotonically.
- The +5 V output must be greater than the +3.3 V output during any point of the voltage rise.
- The +5 V output must never be greater than the +3.3 V output by more than 2.25 V.
- Each output voltage should reach regulation within 50 ms (T_{vout_on}) of each other when the power supply is turned on.
- Each output voltage should fall out of regulation within 400 msec (T_{vout_off}) of each other when the power supply is turned off.

Figure 43 and Figure 44 show the timing requirements for the power supply being turned on and off via the AC input with PSON held low and the PSON signal with the AC input applied.

Item	Description	Minimum	Maximum	Units
T _{vout_rise}	Output voltage rise time from each main output.	5.0 ¹	70 ¹	Msec
T_{vout_on}	All main outputs must be within regulation of each other within this time.		50	Msec
T_{vout_off}	All main outputs must leave regulation within this time.		700	Msec

Table 75. Output Voltage Timing

Note:

1. The 5 VSB output voltage rise time should be from 1.0 ms to 25.0 ms.



Figure 43. Output Voltage Timing

Item	Description	Minimum	Maximum	Units
T _{sb_on_delay}	Delay from AC being applied to 5 VSB being within regulation.	N/A	1500	Msec
T _{ac_on_delay}	Delay from AC being applied to all output voltages being within regulation.	N/A	2500	Msec
T _{vout_holdup}	Duration for which all output voltages stay within regulation after loss of AC. Measured at 80% of maximum load.	21	N/A	Msec
T_{pwok_holdup}	Delay from loss of AC to de-assertion of PWOK. Measured at 80% of maximum load.	20	N/A	Msec
T _{pson_on_delay}	Delay from PSON [#] active to output voltages within regulation limits.	5	400	Msec
T _{pson_pwok}	Delay from PSON [#] deactive to PWOK being de- asserted.	N/A	50	Msec
T _{pwok_on}	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	500	Msec
T _{pwok_off}	Delay from PWOK de-asserted to output voltages (3.3 V, 5 V, 12 V, -12 V) dropping out of regulation limits.	1	N/A	Msec
T _{pwok_low}	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100	N/A	Msec
T _{sb_vout}	Delay from 5 VSB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	Msec
T _{5VSB_holdup}	Duration for which the 5 VSB output voltage stays within regulation after loss of AC.	70	N/A	Msec

Table 76. Turn On/Off Timing



Figure 44. Turn On/Off Timing (Power Supply Signals)

9.4.11 Residual Voltage Immunity in Standby Mode

The power supply is immune to any residual voltage placed on its outputs (typically, a leakage voltage through the system from standby output) up to 500 mV. There is no additional heat generated nor stressing of any internal components with this voltage applied to any individual output and all outputs simultaneously. It also does not trip the power supply protection circuits during turn on.

The residual voltage at the power supply outputs for a no-load condition does not exceed 100 mV when AC voltage is applied and the PSON# signal is de-asserted.

9.4.12 Protection Circuits

Protection circuits inside the power supply should cause only the power supply's main outputs to shut down. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15 seconds and a PSON[#] cycle HIGH for 1 second should reset the power supply.

9.4.12.1 Over-current Protection (OCP)

The power supply has current limits to prevent the +3.3 V, +5 V, and +12 V outputs from exceeding the values shown in the following table. If the current limits are exceeded, the power supply shuts down and latches off. The latch is cleared by toggling the PSON[#] signal or using an AC power interruption. The power supply is not damaged from repeated power cycling in this condition. -12 V and 5 VSB are protected under over-current or shorted conditions so no damage can occur to the power supply. Auto-recovery feature is a requirement on 5 VSB rail.

VOLTAGE	OVER CURRENT LIMIT	
	Min	Max
+3.3V	15A	21A
+5V	20A	27A
+12V	30A	40A
-12V	0.625A	2A
5VSB	N/A	4A

Table 77. Over-Current Protection (OCP)

9.4.12.2 Over-Voltage Protection (OVP)

The power supply over-voltage protection is locally sensed. The power supply shuts down and latches off after an over-voltage condition occurs. The user can clear this latch by toggling the PSON[#] signal or using an AC power interruption. The following table contains the over-voltage limits. The values are measured at the output of the power supply's connectors. The voltage never exceeds the maximum levels when measured at the power pins of the power supply connector during any single point of fail. The voltage never trips any lower than the minimum levels when measured at the power supply connector.

Exception: +5 VSB rail should be able to recover after an over-voltage condition occurs.

Output Voltage	Minimum (V)	Maximum (V)
+3.3 V	3.9	4.5
+5 V	5.7	6.2

Table	78.	Over-voltage	Protection	(OVP)	Limits
1 4 5 10		over venuge		(U · ·)	,

Output Voltage	Minimum (V)	Maximum (V)
+12 V	13.3	14.5
-12 V	-13.3	-14.5
+5 VSB	5.7	6.5

10. Regulatory and Certification Information

10.1 Product Regulatory Compliance

Intended Application –This product is to be evaluated and certified as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product certification categories and/or environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, will require further evaluation and may require additional regulatory approvals.

Note: The use and/or integration of telecommunication devices such as modems and/or wireless devices have not been planned for with respect to these systems. If there is any change of plan to use such devices, then telecommunication type certifications will require additional planning. If NEBS compliance is required for system level products, additional certification planning and design will be required.

10.1.1 Product Safety Compliance

- CSA 60950-1 Certification (Canada) or cUL
- CE Declaration to EU Low Voltage Directive 2006/95/EC (Europe EN60950-1)
- IEC60950-1 (International) CB Certificate & Report, (report to include all CB country national deviations)
- BSMI Declaration of Conformity (Taiwan)
- UL 60950-1 Recognition (USA)

10.1.2 Product EMC Compliance – Class A Compliance

Note: This product requires complying with Class A EMC requirements. However, Intel targets a 10 db margin to support customer enablement.

- AS/NZS CISPR 22 Emissions (Australia / New Zealand)
- ICES-003 (Canada)
- EN55022 Emissions (Europe)
- EN55024 Immunity (Europe)
- CE EMC Directive 2004/108/EC (Europe)
- CISPR 22 Emissions (International)
- KCC MIC Notice No. 1997-41 (EMC) & 1997-42 (EMI) (Korea)
- BSMI CNS13438 Emissions (Taiwan)
- FCC Part 15 Emissions (USA) Verification

10.1.3 Certifications / Registrations / Declarations

- UL Certification (US/Canada)
- CE Declaration of Conformity (CENELEC Europe)

- FCC/ICES-003 Class A Attestation (USA/Canada)
- C-Tick Declaration of Conformity (Australia)
- MED Declaration of Conformity (New Zealand)
- BSMI Declaration (Taiwan)
- RRL Certification (Korea)
- GOST Listed on one System License (Russia)
- Belarus Listed on one System License (Belarus)
- Ecology Declaration (International)

10.1.4 Product Ecology Requirements

Intel restricts the use of banned substances in accordance with world wide product ecology regulatory requirements. Suppliers Declarations of Conformity to the banned substances must be obtained from all suppliers; and a Material Declaration Data Sheet (MDDS) must be produced to illustrate compliance. Due verification of random materials is required as a screening / audit to verify suppliers declarations.

The server board complies with the following ecology regulatory requirements:

- All materials, parts, and subassemblies must not contain restricted materials as defined in Intel's Environmental Product Content Specification of Suppliers and Outsourced Manufacturers – <u>http://supplier.intel.com/ehs/environmental.htm</u>.
- Europe European Directive 2002/95/EC Restriction of Hazardous Substances (RoHS) Threshold limits and banned substances are noted below.

Quantity limit of 0.1% by mass (1000 PPM) for Lead, Mercury, Hexavalent Chromium, Polybrominated Biphenyls Diphenyl Ethers (PBB/PBDE)

Quantity limit of 0.01% by mass (100 PPM) for Cadmium

- China RoHS
- All plastic parts that weigh >25gm shall be marked with the ISO11469 requirements for recycling. Example >PC/ABS<
- EU Packaging Directive
- CA. Lithium Perchlorate insert Perchlorate Material Special handling may apply. Refer to <u>http://www.dtsc.ca.gov/hazardouswaste/perchlorate</u>. This notice is required by California Code of Regulations, Title 22, Division 4.5, Chapter 33: Best Management Practices for Perchlorate Materials. This product / part includes a battery which contains Perchlorate material.
- German Green Dot
- Japan Recycling

10.2 Product Regulatory Compliance Markings

The server board is provided with the following regulatory marks.

Regulatory Compliance	Region	Marking
UL Mark	USA/Canada	C E139761
CE Mark	Еигоре	CE
EMC Marking (Class A)	Canada	CANADA ICES-003 CLASS A
BSMI Marking (Class A)	Taiwan	D33025 警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要,也從取其此感觉的對類干擾,在這種情況下,使用者會
C-tick Marking	Australia / New Zealand	
RRL MIC Mark	Korea	인중번호: CPU-S3420GPRX (A)
Country of Origin	Exporting Requirements	MADE IN xxxxx (Provided by label, not silk screen)
Model Designation	Regulatory Identification	S3420GPRX
PB Free Marking?	Environmental Requirements	Refer to Jedec Standard J-STD609
China RoHS Marking	China	20
China Recycling Package Marking (Marked on packaging label)	China	2

Other Recycling Package Marking (Marked on packaging label)	Other Recycling Package Marks	Corrugated Recycles
Other Recycling Package	CA. Lithium Perchlorate insert	Perchlorate Material – Special handling may apply. See
Marking (Marked on parkasian		www.dtsc.ca.gov/hazardouswaste/perchlorate
(Markey on packaging Jahel)		Regulations, Title 22, Division 4.5, Chapter 33:
lubelj		Best Management Practices for Perchlorate
		Materials. This product / part includes a
		battery which contains Perchlorate material.

10.3 Electromagnetic Compatibility Notices

10.3.1 FCC Verification Statement (USA)

This device complies with Part 15 of the FCC Rules. Operation is subject to two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497 Phone: 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of these measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

10.3.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe B prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

English translation of the notice above:

This digital apparatus does not exceed the Class B limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

10.3.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

10.3.4 VCCI (Japan)

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスB情報技術装置です。この装置は、家庭環境で使用すること を目的としていますが、この装置がラジオやテレビジョン受信機に近接して 使用されると、受信障害を引き起こすことがあります。 取扱説明書に従って正しい取り扱いをして下さい。

English translation of the notice above:

This is a Class B product based on the standard of the Voluntary Control Council for Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

10.3.5 BSMI (Taiwan)

The BSMI Certification Marking and EMC warning is located on the outside rear area of the product.

```
警告使用者:
這是甲類的資訊產品,在居住的環境中使用時,
可能會造成射頻干擾,在這種情況下,使用者會
被要求採取某些適當的對策
```

10.3.6 RRL (Korea)

Following is the RRL certification information for Korea.



English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

Appendix A: Integration and Usage Tips

- When adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-Volt standby is still present even though the server board is powered off.
- Supports only Intel[®] Xeon[®] 3400 Series processor with 95 W and less Thermal Design Power (TDP). Does not support previous generations of the Intel[®] Xeon[®] processor.
- On the back edge of the server board are diagnostic LEDs that display a sequence of amber POST codes during the boot process. If the server board hangs during POST, the LEDs display the last POST event run before the hang.
- Supports only registered DDR3 DIMMs (RDIMMs) and unbuffered DDR3 DIMMs (UDIMMs). Does not support the mixing of RDIMMs and UDIMMs.
- For the best performance, the number of DDR3 DIMMs installed should be balanced across both processor sockets and memory channels. For example, a two-DIMM configuration performs better than a one-DIMM configuration. In a two-DIMM configuration, DIMMs should be installed in DIMM sockets A1 and A2. A six-DIMM configuration (DIMM socketsA1, A2, A3, B1, B2 and B3) performs better than a three-DIMM configuration (DIMM sockets A1, A2, and A3).
- The Intel[®] Remote Management Module 3 Lite (Intel[®] RMM3 Lite) connector is not compatible with the Intel[®] Remote Management Module (Product Order Code AXXRMM), Intel[®] Remote Management Module 2 (Product Order Code AXXRMM2) or Intel[®] Remote Management Module 3 (Product Order Code AXXRMM3)
- Clear the CMOS with the AC power cord plugged in. Removing the AC power before
 performing the CMOS clear operation causes the system to automatically power up and
 immediately power down after the CMOS clear procedure is followed and AC power is
 re-applied. If this happens, remove the AC power cord, wait 30 seconds, and then reconnect the AC power cord. Power up the system and proceed to the <F2> BIOS Setup
 utility to reset the needed settings.
- Normal Integrated BMC functionality is disabled with the force Integrated BMC update jumper set to the "enabled" position (pins 2-3). The server should never be run with the Integrated BMC force update jumper set in this position and should only be used when the standard firmware update process fails. This jumper should remain in the default (disabled) position (pins 1-2) when the server is running normally.
- When performing a normal BIOS update procedure, the BIOS recovery jumper must be set to its default position (pins 1-2).

Appendix B: Integrated BMC Sensor Tables

This appendix lists the sensor identification numbers and information about the sensor type, name, supported thresholds, assertion and de-assertion information, and a brief description of the sensor purpose. See the Intelligent Platform Management Interface Specification, Version 2.0, for sensor and event/reading-type table information.

Sensor Type

The Sensor Type values are the values enumerated in the Sensor Type Codes table in the IPMI specification. The Sensor Type provides the context in which to interpret the sensor, such as the physical entity or characteristic that is represented by this sensor.

Event / Reading Type

The Event/Reading Type values are from the Event/Reading Type Code Ranges and Generic Event/Reading Type Codes tables in the IPMI specification. Digital sensors are a specific type of discrete sensor, which have only two states.

Event Offset/Triggers

Event Thresholds are event-generating thresholds for threshold types of sensors.

- [u,l][nr,c,nc]: upper non-recoverable, upper critical, upper non-critical, lower non-recoverable, lower critical, lower non-critical
- uc, lc: upper critical, lower critical

Event Triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the Generic Event/Reading Type Codes or Sensor Type Codes tables in the IPMI specification, depending on whether the sensor event/reading type is generic or a sensor-specific response.

Assertion / De-assertion Enables

Assertion and de-assertion indicators reveal the type of events the sensor generates:

- As: Assertions
- De: De-assertion

Readable Value / Offsets

- Readable Value indicates the type of value returned for threshold and other nondiscrete type sensors.
- Readable Offsets indicate the offsets for discrete sensors that are readable with the Get Sensor Reading command. Unless otherwise indicated, all event triggers are readable; Readable Offsets consist of the reading type offsets that do not generate events.

Event Data

Event data is the data that is included in an event message generated by the sensor. For threshold-based sensors, the following abbreviations are used:

- R: Reading value
- T: Threshold value

Rearm Sensors

The rearm is a request for the event status for a sensor to be rechecked and updated upon a transition between good and bad states. Rearming the sensors can be done manually or automatically. This column indicates the type supported by the sensor. The following abbreviations are used to describe a sensor:

- A: Auto-rearm
- M: Manual rearm

Default Hysteresis

The hysteresis setting applies to all thresholds of the sensor. This column provides the count of hysteresis for the sensor, which can be 1 or 2 (positive or negative hysteresis).

Criticality

Criticality is a classification of the severity and nature of the condition. It also controls the behavior of the Control Panel Status LED

Standby

Some sensors operate on standby power. These sensors may be accessed and / or generate events when the main (system) power is off, but AC power is present.

Sensor Name ³	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand- by	
IPMI Watchdog	03h	All	Watchdog 2 23h	Sensor Specific 6Fh	00 - Timer expired, status only 01 - Hard reset 02 - Power down 03 - Power cycle 08 - Timer interrupt	ОК	As	_	Trig Offset	A	x	
Physical Scrtv	04h	04h specific	Chassis Intrusion is Security	Physical Security	Sensor Specific	00 - Chassis intrusion	OK	As and	_	Trig Offset	А	х
			05h	6Fh	04 - LAN least lost	Degraded	De		5			
FP Interrupt (NMI)	05h	All	Critical Interrupt 13h	Sensor Specific 6Fh	00 - Front panel NMI / diagnostic interrupt	ОК	As	-	Trig Offset	А	_	
System Event Log	07h	All	Event Logging Disabled 10h	Sensor Specific 6Fh	02 - Log area reset / cleared	ОК	As	_	Trig Offset	A	x	
System Event (System Event)	08h	All	System Event 12h	Sensor Specific 6Fh	04 – PEF action	ОК	As	-	Trig Offset	A,I	х	
BB +1.05 PCH	10h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_	

Table 79. Integrated BMC Core Sensors

Sensor Name ³	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand- by
BB +1.1V P1 Vccp	11h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	-
BB +1.1V P2 Vccp	12h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
BB +1.5V P1 DDR3	13h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
BB +1.5V P2 DDR3	14h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
BB +1.8V AUX	15h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	x
BB +3.3V	16h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
BB +3.3V STBY	17h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	x
BB Vbat	18h	All	Voltage 02h	Generic 05h	01 - Limit exceeded	Non-fatal	As and De	_	Trig Offset	A	x

Sensor Name ³	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand- by
BB +5.0V	19h	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
BB +5.0V STBY	1Ah	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	x
BB +12.0V	1Bh	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	А	_
BB -12.0V	1Ch	All	Voltage 02h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	_
Server board Temp	20h	All	Temperatur e 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	x
Front panel temp	21h	All	Temperatur e 01h	Threshold 01h	[u,l] [c,nc]	nc = Degraded c = Non- fatal	As and De	Analog	R, T	A	x
PCH Thermal Margin	22h	All	Temperatur e 01h	Threshold 01h	-	-	-	Analog	-	-	-
Processor MEMTHRM MRGN	23h	All	Temperatur e 01h	Threshold 01h	-	-	-	Analog	-	-	-

Sensor Name ³	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De- assert	Readable Value / Offsets	Event Data	Rearm	Stand- by
Fan Tach Sensors	30h– 34h	Chassis- specific	Fan 04h	Threshold 01h	[l] [c,nc]	nc = Degraded c = Non- fatal ²	As and De	Analog	R, T	м	
Processor Therm Margin	62h	All	Temperatur e 01h	Threshold 01h	-	-	_	Analog	-	_	_
Processor Therm Ctrl %	64h	All	Temperatur e 01h	Threshold 01h	[u] [c]	Non-fatal	As and De	Analog	Trig Offset	A	_
Processor VRD Temp	66h	All	Temperatur e 01h	Digital Discrete 05h	01 - Limit exceeded	Fatal	As and De	_	Trig Offset	М	_
CATERR	68h	All	Processor 07h	Digital Discrete 03h	01 – State Asserted	Non-fatal	As and De	_	Trig Offset	М	_
PCH Thermal Trip	6Ah	All	Temperatur e 01h	Digital Discrete 03h	01 – State Asserted	Fatal	As and De	_	Trig Offset	М	_

Table 80: PMBus* Sensors

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De-assert	Readable Value / Offsets	Event Data	Rearm	Stand-by
Power Supply 1 AC Power Input (PS1 Power In)	52h	Chassis- specific	Other Units 0Bh	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х

Full Sensor Name (Sensor name in SDR)	Sensor #	Platform Applicability	Sensor Type	Event / Reading Type	Event Offset Triggers	Contrib. To System Status	Assert / De-assert	Readable Value / Offsets	Event Data	Rearm	Stand-by
Power Supply 1 +12V % of Maximum Current Output (PS1 Curr Out %)	54h	Chassis- specific	Current 03h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х
Power Supply 1 Temperature (<i>PS1 Temperature</i>)	56h	Chassis- specific	Temperatu re 01h	Threshold 01h	[u] [c,nc]	nc = Degraded c = Non-fatal	As and De	Analog	R, T	A	х

Appendix C: POST Code Diagnostic LED Decoder

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the user can use the diagnostic LEDs to identify the last POST process executed.

Each POST code is represented by the eight amber diagnostic LEDs. The POST codes are divided into two nibbles: an upper nibble and a lower nibble. The upper nibble bits are represented by diagnostic LEDs #4, #5, #6, and #7. The lower nibble bits are represented by diagnostics LEDs #0, #1, #2, and #3. If the bit is set in the upper and lower nibbles, then the corresponding LED is lit. If the bit is clear, then the corresponding LED is off.

The diagnostic LED #7 is labeled as "MSB", and the diagnostic LED #0 is labeled as "LSB".



Figure 45. Diagnostic LED location

Table 81. POST Code Diagnostic LED Location

А	ID LED	В	Status LED
С	Diagnostic LED #7 MSB	G	Diagnostic LED #3
D	Diagnostic LED #6	Н	Diagnostic LED #2
E	Diagnostic LED #5	I	Diagnostic LED #1
F	Diagnostic LED #4	J	Diagnostic LED #0 LSB

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

		Upper Nil	bble LEDs		Lower Nibble LEDs					
	MSB							LSB		
LEDS	LED #7	LED #6	LED #5	LED #4	LED #3	LED #2	LED #1	LED #0		
	8h	4h	2h	1h	8h	4h	2h	1h		
Status	ON	OFF	ON	OFF	ON	OFF	ON	OFF		
Deculto	1	0	1	0	1	1	0	0		
Results		A	h		Ch					

Table 82. POST Progress Code LED Example

 Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.

			Diag	Inostic	LED De	coder			
-				0 = Or	n, X=Off				
Checkpoint		Upper				Lowe	r Nibble		Description
	MSB	41	21	11	04	41	2		
	8n #7	4n #c	<u>2</u> N #5	1N #4	8n #2	4n #2	<u>2N</u> #1	1N #0	
	++/	#0	-#J	#4	#J	#2	#1	#0	
HUST FIOLES					1				Early processor initialization (flat22.acm) whore
0x04h	Х	Х	Х	Х	Х	0	Х	Х	system BSP is selected
0x10h	х	Х	Х	0	х	Х	Х	х	Power-on initialization of the host processor (Boot Strap Processor)
0x11h	Х	Х	Х	0	х	Х	Х	0	Host processor cache initialization (including AP)
0x12h	Х	Х	Х	0	Х	Х	0	Х	Starting application processor initialization
0x13h	Х	Х	Х	0	Х	Х	0	0	SMM initialization
Chipset									
0x21h	Х	Х	0	Х	Х	Х	Х	0	Initializing a chipset component
Memory									
0x22h	х	х	0	Х	х	Х	0	Х	Reading configuration data from memory (SPD on FBDIMM)
0x23h	х	Х	0	Х	х	Х	0	0	Detecting presence of memory
0x24h	х	х	0	Х	х	0	х	Х	Programming timing parameters in the memory controller
0x25h	х	х	0	Х	х	0	х	0	Configuring memory parameters in the memory controller
0x26h	Х	Х	0	Х	Х	0	0	Х	Optimizing memory controller settings
0x27h	Х	Х	0	Х	Х	0	0	0	Initializing memory, such as ECC init
0x28h	Х	Х	0	Х	0	X	X	X	Testing memory
PCI Bus									
0x50h	Х	0	Х	0	Х	Х	Х	Х	Enumerating PCI buses
0x51h	Х	0	Х	0	Х	Х	Х	0	Allocating resources to PCI buses
0x52h	Х	0	Х	0	Х	Х	0	Х	Hot Plug PCI controller initialization
0x53h	Х	0	Х	0	х	Х	0	0	Reserved for PCI bus
0x54h	Х	0	Х	0	Х	0	Х	Х	Reserved for PCI bus
0x55h	Х	0	Х	0	Х	0	Х	0	Reserved for PCI bus
0x56h	Х	0	Х	0	х	0	0	Х	Reserved for PCI bus
0x57h	Х	0	Х	0	Х	0	0	0	Reserved for PCI bus

Table 83. Diagnostic LED POST Code Decoder

			Diag	nostic	led De	coder			
				0 = Or	n, X=Of	f			
Checkpoint		Upper	Nibble	1		Lowe	r Nibble	2	Description
	MSB	41	2	41		41	2	LSB	
	8n #7	4n #6	<u>2n</u> #5	1N #4	8n #2	4n #2	<u>20</u> #1	1N #0	
	#/	#0	-#J	#4	#3	#2	#1	#0	
030 0x58h	X	0	X	0		X	X	X	Resetting USB bus
0x59h	X	0	X	0	0	X	X	0	Reserved for USB devices
ΔΤΔ/ΔΤΔΡΙ/	ς ΔΤΔ	•	7	•	Ŭ	~	~	Ū	
Ων5Δh	x	0	X	0	0	X	0	X	Resetting SATA bus and all devices
0x5Bh	X	0	X	0	0	X	0	0	Detecting the presence of ATA device
0x5Ch	X	0	X	0	0	0	X	X	Enable SMART if supported by ATA device
0x5Dh	Х	0	Х	0	0	0	Х	0	Reserved for ATA
SMBUS	1	1			U				И
0x5Eh	Х	0	Х	0	0	0	0	Х	Resetting SMBUS
0x5Fh	Х	0	Х	0	0	0	0	0	Reserved for SMBUS
Local Consol	е								
0x70h	Х	0	0	0	Х	Х	Х	Х	Resetting the video controller (VGA)
0x71h	Х	0	0	0	Х	Х	Х	0	Disabling the video controller (VGA)
0x72h	Х	0	0	0	Х	Х	0	Х	Enabling the video controller (VGA)
Remote Con	sole								
0x78h	Х	0	0	0	0	Х	Х	Х	Resetting the console controller
0x79h	Х	0	0	0	0	Х	Х	0	Disabling the console controller
0x7Ah	Х	0	0	0	0	Х	0	Х	Enabling the console controller
Keyboard (o	nly USE	3)							
0x90h	0	Х	Х	0	Х	Х	Х	Х	Resetting the keyboard
0x91h	0	Х	Х	0	Х	Х	Х	0	Disabling the keyboard
0x92h	0	Х	Х	0	х	Х	0	Х	Detecting the presence of the keyboard
0x93h	0	Х	Х	0	х	Х	0	0	Enabling the keyboard
0x94h	0	Х	Х	0	Х	0	Х	Х	Clearing keyboard input buffer
0x95h	0	Х	Х	0	Х	0	Х	0	Reserved for keyboard
Mouse (only	USB)								
0x98h	0	Х	Х	0	Х	Х	0	Х	Resetting the mouse
0x99h	0	Х	Х	0	Х	Х	0	0	Detecting the mouse
0x9Ah	0	Х	Х	0	х	0	0	Х	Detecting the presence of mouse
0x9Bh	0	Х	Х	0	Х	0	0	0	Enabling the mouse
Fixed Media									U
0xB0h	0	Х	0	0	Х	Х	Х	Х	Resetting fixed media device
0xB1h	0	х	0	0	х	Х	Х	0	Disabling fixed media device
0,0026	0	v	0	0	v	v	0	v	Detecting presence of a fixed media device (SATA
	0	^	0	U	^	^	0	^	hard drive detection, etc.)
0xB3h	0	X	0	0	Х	Х	0	0	Enabling / configuring a fixed media device
Removable I	Media	1							
0xB8h	0	Х	0	0	0	Х	Х	Х	Resetting removable media device
0xB9h	0	Х	0	0	0	Х	Х	0	Disabling removable media device
0xBAh	0	х	0	0	0	X	0	Х	Detecting presence of a removable media device (SATA CDROM detection, etc.)

Diagnostic LED Decoder										
				0 = Or	, X=Of	F				
Checkpoint		Upper	Nibble	1		Lowe	r Nibble		Description	
	MSB	46	26	16	01	46	26			
	011 #7	411 #6	211 #5	111 #14	011 #3	411 #2	<u>211</u> #1	#0	-	
OxBCh	0	X	0	0	0	0	X	X	Enabling / configuring a removable media device	
Boot Device	Solocti		5)	Ŭ	U C	U	~	<u> </u>		
			x	0	x	X	X	X	Entered the Boot Device Selection phase (BDS)	
	0	0	X	0	x	X	X	0	Return to last good boot device	
	0	0	X	0	x	X	0	x	Setup boot device selection policy	
	0	0	X	0	x	X	0	0	Connect boot device controller	
	0	0	X	0	x	0	x	x	Attempt flash update boot mode	
	0	0	v	0	X	0	X	$\hat{0}$	Transfer control to FEI boot	
	0	0	^ V	0	^ Y	0	^	V V		
	0	0	X X	0	$^{\wedge}$	0	0	^	Reserved for boot device selection	
Pro-FFI Initia	lization			U	U	U	U	U		
			0	Y	v	Y	Y	Y	Entered Pro-EEI Initialization phase (PEI)	
	о —	0	0	~	^	^	~	<u></u>	Started dispatching early initialization modules	
	0	0	0	Х	X	X	X	0	(PEIM)	
0xE2h	0	0	0	Х	Х	Х	0	Х	correctly	
0xE3h	0	0	0	Х	Х	Х	0	0	Transfer control to the DXE Core	
Driver eXec	ution Er	nvironm	nent (D)	(E) Core						
0xE4h	0	0	0	Х	х	0	Х	Х	Entered EFI driver execution phase (DXE)	
0xE5h	0	0	0	Х	х	0	Х	0	Started dispatching drivers	
0xE6h	0	0	0	Х	х	0	0	Х	Started connecting drivers	
DXE Drivers										
0xE7h	0	0	0	Х	0	0	Х	0	Waiting for user input	
0xE8h	0	0	0	Х	0	Х	Х	Х	Checking password	
0xE9h	0	0	0	Х	0	Х	Х	0	Entering BIOS setup	
OxEAh	0	0	0	Х	0	0	Х	Х	Flash Update	
0xEEh	0	0	0	х	0	0	x	х	Calling Int 19. One beep unless silent boot is	
0xEFh	0	0	0	Х	0	0	Х	0	Unrecoverable boot failure	
Pre-EFI Initia	lizatior	n Modul	e (PEIM) / Reco	very		-		U	
0x30h	х	х	0	0	x	Х	Х	Х	Crisis recovery has been initiated because of a user request	
0x31h	х	х	0	0	х	Х	х	0	Crisis recovery has been initiated by software (corrupt flash)	
0x34h	х	Х	0	0	х	0	Х	Х	Loading crisis recovery capsule	
0x35h	Х	Х	0	0	х	0	Х	0	Handing off control to the crisis recovery capsule	
0x3Fh	х	x	0	0	0	0	0	0	Crisis recovery capsule failed integrity check of	
Runtime Pha	ise / EF	l Opera	ting Sy	stem Bo	oot				n	
0XF2h	0	0	0	0	х	Х	0	х	Signal that the OS has switched to virtual memory mode	
0XF4h	0	0	0	0	Х	0	Х	Х	Entering the sleep state	
	I			1	μ			1		

	Diag	gnostic	LED De	coder						
				0 = Or	n, X=Of	f				
Checkpoint		Upper	r Nibble			Lowe	Nibble	:	Description	
	MSB							LSB	Description	
	8h	4h	2h	1h	8h	4h	2h	1h		
LED	#7	#6	#5	#4	#3	#2	#1	#0		
0XF5h	0	0	0	0	Х	0	Х	0	Exiting the sleep state	
0XF8h	0	0	0	0	0	х	х	х	Operating system has requested EFI to close boot services has been cancelled.	
Progress Co	de									
0XF9h	0	Х	Х	0	Х	Х	Х	Х	Resetting the keyboard	
OxFAh	0	Х	Х	0	Х	Х	Х	0	Disabling the keyboard	

Appendix D: POST Code Errors

Whenever possible, the BIOS outputs the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware that is being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The Response section in the following table is divided into three types:

- No Pause: The message displays on the screen during POST or in the Error Manager. The system continues booting with a degraded state. The user may want to replace the erroneous unit. The setup POST error Pause setting does not have any effect with this error.
- Pause: The message displays on the Error Manager screen, and an error is logged to the SEL. The setup POST error Pause setting determines whether the system pauses to the Error Manager for this type of error, where the user can take immediate corrective action or choose to continue booting.
- Halt: The message displays on the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user must replace the faulty part and restart the system. The setup POST error Pause setting does not have any effect with this error.

Error Code	Error Message	Response
0012	CMOS date / time not set	Pause
0048	Password check failed	Halt
0108	Keyboard component encountered a locked error.	No Pause
0109	Keyboard component encountered a stuck key error.	No Pause
0113	Fixed Media The SAS RAID firmware cannot run properly. The user should attempt to reflash the firmware.	Pause
0140	PCI component encountered a PERR error.	Pause
0141	PCI resource conflict	Pause
0146	PCI out of resources error	Pause
0192	L3 cache size mismatch	Halt
0194	CPUID, processor family are different	Halt
0195	Front side bus mismatch	Pause
0196	Processor Model mismatch	Pause
0197	Processor speeds mismatched	Pause
0198	Processor family is unsupported.	Pause
019F	Processor and chipset stepping configuration is unsupported.	Pause
5220	CMOS/NVRAM Configuration Cleared	Pause
5221	Passwords cleared by jumper	Pause
5224	Password clear Jumper is Set.	Pause

Table 84. POST Error Messages and Handling

Error Code	Error Message	Response
8110	Processor 01 internal error (IERR) on last boot	Pause
8111	Processor 02 internal error (IERR) on last boot	Pause
8120	Processor 01 thermal trip error on last boot	Pause
8121	Processor 02 thermal trip error on last boot	Pause
8130	Processor 01 disabled	Pause
8131	Processor 02 disabled	Pause
8140	Processor 01 Failed FRB-3 Timer.	No Pause
8141	Processor 02 Failed FRB-3 Timer.	No Pause
8160	Processor 01 unable to apply BIOS update	Pause
8161	Processor 02 unable to apply BIOS update	Pause
8170	Processor 01 failed Self Test (BIST).	Pause
8171	Processor 02 failed Self Test (BIST).	Pause
8180	Processor 01 BIOS does not support the current stepping for processor	No Pause
8181	Processor 02 BIOS does not support the current stepping for processor	No Pause
8190	Watchdog timer failed on last boot	Pause
8198	Operating system boot watchdog timer expired on last boot	Pause
8300	Integrated Baseboard Management Controller failed self-test	Pause
84F2	Integrated Baseboard Management Controller failed to respond	Pause
84F3	Integrated Baseboard Management Controller in update mode	Pause
84F4	Sensor data record empty	Pause
84FF	System event log full	No Pause
8500	Memory component could not be configured in the selected RAS mode.	Pause
8501	DIMM Population Error.	Major
8502	CLTT Configuration Failure Error.	Major
8520	DIMM_A1 failed Self Test (BIST).	Major
8521	DIMM_A2 failed Self Test (BIST).	Major
8522	DIMM_A3 failed Self Test (BIST).	Major
8523	DIMM_B1 failed Self Test (BIST).	Major
8524	DIMM_B2 failed Self Test (BIST).	Major
8525	DIMM_B3 failed Self Test (BIST).	Major
8540	DIMM_A1 Disabled.	Major
8541	DIMM_A2 Disabled.	Major
8542	DIMM_A3 Disabled.	Major
8543	DIMM_B1 Disabled.	Major
8544	DIMM_B2 Disabled.	Major
8545	DIMM_B3 Disabled.	Major
8560	DIMM_A1 Component encountered a Serial Presence Detection (SPD) fail error.	Major
8561	DIMM_A2 Component encountered a Serial Presence Detection (SPD) fail error.	Major

Error Code	Error Message	Response
8562	DIMM_A3 Component encountered a Serial Presence Detection (SPD) fail error.	Major
8563	DIMM_B1 Component encountered a Serial Presence Detection (SPD) fail error.	Major
8564	DIMM_B2 Component encountered a Serial Presence Detection (SPD) fail error.	Major
8565	DIMM_B3 Component encountered a Serial Presence Detection (SPD) fail error.	Major
85A0	DIMM_A1 Uncorrectable ECC error encountered.	Major
85A1	DIMM_A2 Uncorrectable ECC error encountered.	Major
85A2	DIMM_A3 Uncorrectable ECC error encountered.	Major
85A3	DIMM_B1 Uncorrectable ECC error encountered.	Major
85A4	DIMM_B2 Uncorrectable ECC error encountered.	Major
85A5	DIMM_B3 Uncorrectable ECC error encountered.	Major
8604	Chipset Reclaim of non critical variables complete.	No Pause
9000	Unspecified processor component has encountered a non specific error.	Pause
9223	Keyboard component was not detected.	No Pause
9226	Keyboard component encountered a controller error.	No Pause
9243	Mouse component was not detected.	No Pause
9246	Mouse component encountered a controller error.	No Pause
9266	Local Console component encountered a controller error.	No Pause
9268	Local Console component encountered an output error.	No Pause
9269	Local Console component encountered a resource conflict error.	No Pause
9286	Remote Console component encountered a controller error.	No Pause
9287	Remote Console component encountered an input error.	No Pause
9288	Remote Console component encountered an output error.	No Pause
92A3	Serial port component was not detected	Pause
92A9	Serial port component encountered a resource conflict error	Pause
92C6	Serial Port controller error	No Pause
92C7	Serial Port component encountered an input error.	No Pause
92C8	Serial Port component encountered an output error.	No Pause
94C6	LPC component encountered a controller error.	No Pause
94C9	LPC component encountered a resource conflict error.	Pause
9506	ATA/ATPI component encountered a controller error.	No Pause
95A6	PCI component encountered a controller error.	No Pause
95A7	PCI component encountered a read error.	No Pause
95A8	PCI component encountered a write error.	No Pause
9609	Unspecified software component encountered a start error.	No Pause
9641	PEI Core component encountered a load error.	No Pause
9667	PEI module component encountered an illegal software state error.	Halt
9687	DXE core component encountered an illegal software state error.	Halt
Error Code	Error Message	Response
------------	-------------------------------------------------------------------------------------	----------
96A7	DXE boot services driver component encountered an illegal software state error.	Halt
96AB	DXE boot services driver component encountered invalid configuration.	No Pause
96E7	SMM driver component encountered an illegal software state error.	Halt
0xA022	Processor component encountered a mismatch error.	Pause
0xA027	Processor component encountered a low voltage error.	No Pause
0xA028	Processor component encountered a high voltage error.	No Pause
0xA421	PCI component encountered a SERR error.	Halt
0xA500	ATA/ATPI ATA bus SMART not supported.	No Pause
0xA501	ATA/ATPI ATA SMART is disabled.	No Pause
0xA5A0	PCI Express* component encountered a PERR error.	No Pause
0xA5A1	PCI Express* component encountered a SERR error.	Halt
0xA5A4	PCI Express* IBIST error.	Pause
0xA6A0	DXE boot services driver Not enough memory available to shadow a legacy option ROM.	No Pause

POST Error Beep Codes

The following table lists POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user-visible code on POST Progress LEDs.

Table 85. POST Error Beep Codes

Beeps	Error Message	POST Progress Code	Description
3	Memory error	Multiple	System halted because a fatal error related to the memory was detected.

Appendix E: Supported Intel[®] Server Chassis

The Intel[®] Server Board S3420GPRX is supported in the following Intel server chassis:

Intel[®] Server Chassis SR1630 and SR1630H

Glossary

This appendix contains important terms used in this document. For ease of use, numeric entries are listed first (for example, "82460GX") followed by alpha entries (for example, "AGP 4x"). Acronyms are followed by non-acronyms.

Term	Definition
ACPI	Advanced Configuration and Power Interface
AP	Application Processor
APIC	Advanced Programmable Interrupt Control
ARP	Address Resolution Protocol
ASIC	Application Specific Integrated Circuit
ASMI	Advanced Server Management Interface
BIOS	Basic Input / Output System
BIST	Built-In Self Test
BMC	Baseboard Management Controller
Bridge	Circuitry connecting one computer bus to another, allowing an agent on one to access the other
BSP	Bootstrap Processor
Byte	8-bit quantity
CBC	Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis.
CEK	Common Enabling Kit
CHAP	Challenge Handshake Authentication Protocol
CMOS	Complementary Metal-oxide-semiconductor
	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
DHCP	Dynamic Host Configuration Protocol
DPC	Direct Platform Control
EEPROM	Electrically Erasable Programmable Read-Only Memory
EHCI	Enhanced Host Controller Interface
EMP	Emergency Management Port
EPS	External Product Specification
ESB2	Enterprise South Bridge 2
FBD	Fully Buffered DIMM
F MB	Flexible Mother Board
FRB	Fault Resilient Booting
FRU	Field Replaceable Unit
FSB	Front Side Bus
GB	1024 MB
GPA	Guest Physical Address
GPIO	General Purpose I/O
GTL	Gunning Transceiver Logic
HPA	Host Physical Address
HSC	Hot-swap Controller

Term	Definition
Hz	Hertz (1 cycle / second)
I ² C	Inter-Integrated Circuit Bus
IA	Intel [®] Architecture
IBF	Input Buffer
ICH	I/O Controller Hub
ICMB	Intelligent Chassis Management Bus
IERR	Internal Error
IFB	I/O and Firmware Bridge
ILM	Independent Loading Mechanism
IMC	Integrated Memory Controller
INTR	Interrupt
I/OAT	I/O Acceleration Technology
IOH	I/O Hub
IP	Internet Protocol
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface
IR	Infrared
ITP	In-Target Probe
КВ	1024 bytes
KCS	Keyboard Controller Style
KVM	Keyboard, Video, Mouse
LAN	Local Area Network
LCD	Liquid Crystal Display
LDAP	Local Directory Authentication Protocol
LED	Light Emitting Diode
LPC	Low Pin Count
LUN	Logical Unit Number
MAC	Media Access Control
MB	1024 KB
MCH	Memory Controller Hub
MD2	Message Digest 2 – Hashing Algorithm
MD5	Message Digest 5 – Hashing Algorithm – Higher Security
ME	Management Engine
MMU	Memory Management Unit
ms	Milliseconds
MTTR	Memory Type Range Register
Mux	Multiplexor
NIC	Network Interface Controller
NMI	Nonmaskable Interrupt
OBF	Output Buffer
OEM	Original Equipment Manufacturer
Ohm	Unit of electrical resistance
OVP	Over-voltage Protection

Term	Definition
PECI	Platform Environment Control Interface
PEF	Platform Event Filtering
PEP	Platform Event Paging
PIA	Platform Information Area (This feature configures the firmware for the platform hardware)
PLD	Programmable Logic Device
PMI	Platform Management Interrupt
POST	Power-On Self Test
PSMI	Power Supply Management Interface
PWM	Pulse-Width Modulation
QPI	QuickPath Interconnect
RAM	Random Access Memory
RASUM	Reliability, Availability, Serviceability, Usability, and Manageability
RISC	Reduced Instruction Set Computing
RMII	Reduced Media-Independent Interface
ROM	Read Only Memory
RTC	Real-Time Clock (Component of ICH peripheral chip on the server board)
SDR	Sensor Data Record
SECC	Single Edge Connector Cartridge
SEEPROM	Serial Electrically Erasable Programmable Read-Only Memory
SEL	System Event Log
SIO	Server Input / Output
SMBUS	System Management BUS
SMI	Server Management Interrupt (SMI is the highest priority non-maskable interrupt)
SMM	Server Management Mode
SMS	Server Management Software
SNMP	Simple Network Management Protocol
SPS	Server Platform Services
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSE4	Streaming SIMD Extensions 4
TBD	To Be Determined
TDP	Thermal Design Power
ТІМ	Thermal Interface Material
UART	Universal Asynchronous Receiver / Transmitter
UDP	User Datagram Protocol
UHCI	Universal Host Controller Interface
URS	Unified Retention System
UTC	Universal time coordinate
VID	Voltage Identification
VRD	Voltage Regulator Down
VT	Virtualization Technology
Word	16-bit quantity
WS-MAN	Web Services for Management

Term	Definition
ZIF	Zero Insertion Force

Reference Documents

Refer to the following documents for additional information:

- Intel[®] Server Board S3420GP BIOS External Product Specification
- Intel[®] Server Board S3420GP Common Core Integrated BMC External Product Specification