

Intel[®] Server System SC5650BCDP

Technical Product Specification

Intel order number: E80367-001

Revision 1.0

August 2009



Enterprise Platforms and Services Division – Marketing

Revision History

Date	Revision Number	Modifications	
August 2009	1.0	Initial Release	

Disclaimers

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

This document contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local sales office that you have the latest datasheet before finalizing a design.

The server boards / systems referenced in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2009. All rights reserved

Table of Contents

1.	Introduc	ction1			
1	.1	Server Board Use Disclaimer	1		
1	.2	Server Board Use Disclaimer	1		
2.	Product	Overview	2		
2	.1	System Views	4		
2	.2	System Dimensions	4		
2	.3	System Components	5		
2	4	I/O Panel	6		
2	5	Rack and Cabinet Mounting Option	6		
2	6	Front Bezel Features	6		
2	.7	Server Board Overview	6		
	2.7.1	Server Board Connector and Component Layout	8		
	2.7.2	Intel [®] Light-Guided Diagnostic LED Locations	9		
3.	Power S	Sub-System	11		
3	.1	600-Watt Power Supply	11		
	3.1.1	Mechanical Overview	12		
	3.1.2	Airflow and Temperature	13		
	3.1.3	Output Cable Harness	13		
	3.1.4	AC Input Requirements	17		
	3.1.5	DC Output Specifications	20		
	3.1.6	Protection Circuits	26		
	3.1.7	Current Limit (OCP)	26		
	3.1.8	FRU Data	29		
4.	Cooling	Sub-System	30		
4	.1	Fan Configuration	30		
4	.2	Server Board Fan Control	30		
4	.3	Cooling Solution	30		
	4.3.1	System Fan Connectors	31		
5.	Periphe	ral and Hard Drive Support	33		
5	.1	3.5-in Peripheral Drive Bay	33		
5	.2	5.25-in Peripheral Drive Bays	33		

	5.3	Hot Swap Hard Disk Drive Bays	34
	5.3.1	Fixed Hard Drive Bay	34
6.	Standar	d Control Panel	36
	6.1	Control Panel	36
7.	PCI Car	ds and Assembly	38
8.	Environ	mental and Regulatory Specifications	39
	8.1	System Level Environmental Limits	39
	8.2	Serviceability and Availability	39
	8.3	Replacing the CMOS Battery	40
	8.4	Product Regulatory Compliance	41
	8.5	Use of Specified Regulated Components	41
	8.6	Electromagnetic Compatibility Notices	44
	8.6.1	USA	44
	8.6.2	FCC Verification Statement	45
	8.6.3	ICES-003 (Canada)	45
	8.6.4	Europe (CE Declaration of Conformity)	45
	8.6.5	Japan EMC Compatibility	45
	8.6.6	BSMI (Taiwan)	46
	8.6.7	RRL (Korea)	46
	8.6.8	CNCA (CCC-China)	46
	8.7	Product Ecology Compliance	46
	8.8	Other Markings	49
A	opendix A	: Integration and Usage Tips	50
A	opendix B	: POST Code Diagnostic LED Decoder	51
A	opendix C	: POST Error Messages and Handling	55
G	lossary		60
Re	eference [Documents	61

List of Figures

Figure 1. Intel [®] Server System SC5650BCDP	4
Figure 2. Intel [®] Server System SC5650BCDP Components	5
Figure 3. ATX 2.2 I/O Aperture	6
Figure 4. Intel [®] Server Board S5500BC picture	7
Figure 5. Intel [®] Server Board S5500BC Layout	8
Figure 6. Intel [®] Light-Guided Diagnostic LED Locations	9
Figure 7. Mechanical Drawing for Power Supply Enclosure	. 12
Figure 8. Output Cable Harness for 600-W Power Supply	. 14
Figure 9. Output Voltage Timing	. 25
Figure 10. Turn On/Off Timing (Power Supply Signals)	. 26
Figure 11. PSON# Required Signal Characteristics	. 28
Figure 12. Cooling Fan Configuration for Intel [®] Server Board S5500BC	. 31
Figure 13: Front View Components (without Front Bezel Assembly)	. 33
Figure 14: Fixed Hard Drive Bay	. 35
Figure 15. Panel Controls and Indicators	. 36
Figure 16. Diagnostic LED Placement Diagram	. 51

List of Tables

Table 1. System Feature Set	2
Table 2. Intel [®] Server System SC5650BCDP Dimensions	4
Table 3. Intel [®] Server System SC5650BCDP Components Reference	5
Table 4. Board Layout reference	8
Table 5. Intel [®] Light-Guided Diagnostic LED reference	10
Table 6. Thermal Environmental Requirements	13
Table 7. Cable Lengths	15
Table 8. P1 Baseboard Power Connector	15
Table 9. P2 Processor 0 Power Connector	16
Table 10. P3 Processor 1 Power Connector	16
Table 11. P4 Power Signal Connectors	16
Table 12. P5-P8 Peripheral Power Connector	16
Table 13. P9 Right-angle SATA Power Connector	17
Table 14. P10 SATA Power Connector	17
Table 15. AC Input Rating	18
Table 16. AC Line Sag Transient Performance	19
Table 17. AC Line Surge Transient Performance	19
Table 18. Load Ratings	21
Table 19. Voltage Regulation Limits	22
Table 20. Transient Load Requirements	22
Table 21. Capacitive Loading Conditions	23
Table 22. Ripple and Noise	24
Table 23. Output Voltage Timing	24
Table 24. Turn On / Off Timing	25
Table 25. Over Current Protection (OCP)	27
Table 26. Over Voltage Protection Limits	27
Table 27. PSON# Signal Characteristics	28
Table 28. PWOK Signal Characteristics	28
Table 29. CPU and System Fan Connector Pin-out	32
Table 30: Front View Components Reference	33
Table 31. Control Panel LED Functions	37

Table 32. System Environmental Limits Summary	39
Table 33. System Maintenance Procedure Times	40
Table 34. Product Safety & Electromagnetic (EMC) Compliance	42
Table 35. Product Ecology Compliance Reference Table	47
Table 36. POST Progress Code LED Example	. 51
Table 37. Diagnostic LED POST Code Decoder	. 52
Table 38. SEL Format for POST Error Messages	. 55
Table 39. POST Error Messages and Handling	. 55
Table 40. POST Error Beep Codes	58

< This page intentionally left blank. >

1. Introduction

This Technical Product Specification (TPS) provides system specific information detailing the features, functionality, and high level architecture of the Intel[®] Server System SC5650BCDP. You should also reference the *Intel[®] Server Board S5500BC Technical Product Specification* for more details regarding the functionality and architecture specific to the integrated server board and what is supported in this server system.

The Intel[®] Server System SC5650BCDP may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Refer to the *Intel[®]* Server Board S5500BC/ Intel[®] Server System Sr1630BC/Intel[®] Server System SC5650BCDP Specification Update for published errata.

1.1 Server Board Use Disclaimer

This document is divided into the following chapters:

Chapter 1 – Introduction

Chapter 2 – Product Overview

- Chapter 3 Power Sub-System
- Chapter 4 Cooling Sub-System
- Chapter 5 Peripheral and Drive Support

Chapter 6 – Front Control Panel

Chapter 7 – PCI Card and Assembly

Chapter 8 – Environmental and Regulatory Specifications

Appendix A – Integration and Usage Tips

Appendix B – POST Code Diagnostic LED Decoder

Appendix C – Post Error Message and Handling

Glossary

Reference Documents

1.2 Server Board Use Disclaimer

Intel[®] Server Systems support add-in peripherals and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of supported components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server system does not operate correctly when used outside any of their published operating or non-operating limits.

2. Product Overview

The Intel[®] Server System SC5650BCDP is a 5U server system which integrates the Intel[®] Server Board S5500BC into the Intel[®] Server Chassis SC5650DP. The server system features are designed to support the high-density server market. This chapter provides a high-level overview of the system features. Greater detail for each major system component or feature is provided in the following chapters.

Feature	Description				
Dimensions	17.8 inch (45.2 cm) x 9.256 inch (23.5 cm) x 19 inch (48.3 cm)				
Server Chassis	Intel [®] Server Chassis SC5650DP				
Server Board	Intel [®] Server Board S5500BC				
Processor	LGA 1366 sockets supporting up to two Intel [®] Xeon [®] processor 5500 series with Intel [®] QuickPath Interconnect (QPI) and Integrated Memory controllers.				
	Supports up to 95 W Thermal Design Power (TDP)				
	• 4.8 GT/s, 5.86 GT/s, and 6.4 GT/s Intel [®] QuickPath Interconnect (Intel [®] QPI)				
	• EVRD11.1				
	For a complete list of supported processors, see:				
	http://support.intel.com/support/motherboards/server/s5500bc/compat.htm				
Memory	Eight DDR3 DIMM slots supporting up to 32 GB of DDR3 800/166/1333 MT/s ECC Registered (RDIMM), or ECC Unbuffered (UDIMM) DDR3 memory				
	• Four memory sockets support CPU_1 and four memory sockets support CPU_2.				
	NOTE: Mixed memory is not tested or supported. Non-ECC memory is not tested and is not recommended for use in a server environment				
Chipset	Intel [®] I/O Hub (IOH) 5500 chipset				
- F	Intel [®] 82801Jx I/O Controller Hub 10 Raid (ICH10R)				
	ServerEngines* LLC Pilot II BMC controller (Integrated BMC)				
Peripheral Interfaces	External connections:				
	DB-15 video connector (back)				
	RJ-45 serial Port A connector				
	Two RJ-45 10/100/1000 Mb network connections				
	Four USB 2.0 connectors (back)				
	One USB 2.0 connector (front)				
	Internal connections:				
	Two USB 2x5 pin header, each supports two USB 2.0 ports				
	One DH-10 Serial Port B header				
	Six Serial ATA (SATA) II connectors				
	One SSI-EEB compliant front panel header				
	One SSI-EEB compliant 24-pin main power connector				
	One SSI-compliant 8-pin CPU power connector				
	One SSI-compliant 5-pin auxiliary power connector				
	One 4-Pin SGPIO connector				

Table 1. System Feature Set

Feature	Description			
Add-in PCI, PCI	Slot6: One half-length (6.6 inches) PCI Express* Gen2 x8 connector with X8 link width			
Express* Cards	Slot7 : One half-length (6.6 inches) PCI Express* Gen2 x8 connector with x8 link width			
	Slot5 : One half-length (6.6 inches) PCI Express* Gen2 x8 connector with x4 link width			
	Slot3 : One half-length (6.6 inches) PCI Express* x4 connector with x4 link width			
	Slot4 : One half-length (6.6 inches) 5V PCI 32 bit / 33 MHz connector			
Video	On-board ServerEngines* LLC Pilot II BMC controller			
VIGEO	Integrated 2D video controller			
	64 MB DDR2 667 MHz Memory			
LAN	Two 10/100/1000 NICs			
	 One 82574LGbE PCI Express* Network Controller connects to the Gen2 x1 interface on the Intel[®] 5500 IOH chipset. 			
	 One 82567 Gigabit Network Connection that connects to the Gigabit LAN Connect Interface / LAN Connect Interface on the Intel[®] ICH10R 			
	 Two 10/100/1000 Base-TX Interfaces through RJ-45 connectors with integrated magnetics. 			
	 Link and Speed LEDs on the RJ-45 Connector. 			
Hard Drive Options	Includes one tool-less fixed drive bay for up to six fixed drives			
External front connectors	Two USB ports			
Peripherals	Two tool-less, multi-mount 5.25-in peripheral bays.			
- i	One standard 3.5-in removable media peripheral bay.			
Control Panel	LEDs for NIC1, NIC2, HDD activity, power status, and system fault status.			
	Switches for power, NMI, and reset.			
	Integrated temperature sensor for fan speed management.			
LEDs and displays	LEDs with standard control panel:			
	NIC1 Activity			
	NIC2 Activity			
	Power / Sleep			
	System Status			
	Hard Drive Activity			
	Intel [®] Light-Guided diagnostic LEDs:			
	 Fan Fault 			
	DIMM Fault			
	CPU Fault			
	• 5V-STBY			
	System State			
	 POST Code Diagnostics 			
Power Supply	600-W PFC Intel validated PSU with integrated cooling fan.			
Fans	One tool-less, 120-mm chassis rear fan.			
	One tool-less 120-mm PCI fan.			
	One tool-less 92-mm drive bay fan.			

Feature	Description				
Server Management	On-board ServerEngines* LLC Pilot II Controller				
5	 Integrated Baseboard Management Controller (Integrated BMC), IPMI 2.0 compliant 				
	 Integrated Super I/O on LPC interface 				
	Support for Intel [®] Server Management Software				
System Management	Intel [®] System Management Software				

2.1 System Views



Figure 1. Intel[®] Server System SC5650BCDP

2.2 System Dimensions

Height	17.8 Inches
Width without rails	9.256 Inches
Depth without CMA	19 inches

2.3 System Components




Figure 2. Intel[®] Server System SC5650BCDP Components

Table 3. Inte	l [®] Server	⁻ System	SC5650BCDP	Components Reference
---------------	-----------------------	---------------------	------------	-----------------------------

	Description		Description
А	Control panel controls and indicators	В	Two half-height 5.25-in peripheral drive bays
С	Internal hard drive bay cage (behind door)	D	Security lock
E	USB ports(two)	F	120-mm system fan

	Description		Description
G	Hard drive cage retention mechanism	Н	Alternate external SCSI knockout
Ι	Fixed Hard drive fan	J	Alternate serial B port knockout
К	Padlock loop	L	PCI card guide (PCI fan behind)
М	External SCSI knockout	Ν	Serial B port knockout
0	Power supply (fixed power supply shown)	Р	AC input power connector
Q	I/O shield	R	PCI Add-in board slots

2.4 I/O Panel

All input/output (I/O) connectors are accessible from the rear of the chassis. The SSI E-bay 3.61-compliant chassis provides an ATX 2.2-compatible cutout for I/O shield installation. Boxed Intel[®] server boards provide the required I/O shield for installation in the cutout. The I/O cutout dimensions are shown in the following figure for reference.




Figure 3. ATX 2.2 I/O Aperture

2.5 Rack and Cabinet Mounting Option

The Intel[®] Server System SC5650BCDP supports a rack mount configuration. The rack mount kit includes the chassis slide rails, rack handle, rack orientation label, screws, and manual. This rack mount kit is designed to meet the EIA-310-D enclosure specification. General rack compatibility is further described in the *Server Rack Cabinet Compatibility Guide* found at <u>http://support.intel.com</u>.

2.6 Front Bezel Features

The bezel is constructed of molded plastic and attaches to the front of the chassis with three clips on the right side and two snaps on the left. The snaps at the left attach behind the access cover, thereby preventing accidental removal of the bezel. The bezel can only be removed by first removing the server access cover. This provides additional security to the hard drive and peripheral bay area. The bezel also includes a key-locking door that covers the drive cage area permitting access to hot swap drives when a hot swap drive bay is installed.

2.7 Server Board Overview

The system integrates one Intel[®] Server Board S5500BC.




Figure 4. Intel[®] Server Board S5500BC picture

2.7.1 Server Board Connector and Component Layout

The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter, and is described in Table 4..




Figure 5. Intel[®] Server Board S5500BC Layout

	Description		Description
А	SATA 3	В	Internal dual port USB2.0 header
С	SATA 5	D	SATA 4
Е	Slot 3, PCI Express* x4	F	Slot 4, PCI 32-bit/33 MHz
G	Intel [®] RMM3 slot	Н	Slot 5, PCI Express* x8
Ι	Slot 6, PCI Express* x8 (Riser card)	J	Slot 7, PCI Express* x8
К	Back panel I/O ports	L	Diagnostic LEDs
М	Status LED	Ν	ID LED
0	External Serial B header	Р	SATA Key

	Description		Description
Q	System fan 3 header	R	Main power connector
S	DIMM sockets for Channel A & B (Supports CPU_1)	Т	Power Supply Auxiliary Connector
U	SSI 24-pin Front Panel connector	V	System fan 2 header
W	CPU_1 fan header	Х	CPU Power Connector
Y	CPU_1 Socket	Z	Intel [®] IOH 5500 chipset
AA	CPU Socket 2	BB	CPU 2 fan header
CC	System fan 1 header	DD	DIMM sockets for Channels D and E (Supports CPU_2)
EE	SATA SGPIO	FF	SATA 0
GG	SATA 1	нн	SATA 2

2.7.2 Intel[®] Light-Guided Diagnostic LED Locations




Figure 6. Intel[®] Light-Guided Diagnostic LED Locations

	Description		Description
А	Post-Code Diagnostic LEDs	В	Status LED
С	System ID LED	D	HDD LED
Е	System Fan 3 Fault LED	F	5 VSB LED
G	DIMM Fault LED	Н	System Fan 2 Fault LED
Ι	CPU 1 Fan Fault LED	J	CPU 2 Fan Fault LED
К	System Fan 1 Fault LED	L	DIMM Fault LED

Table 5. Intel $^{\ensuremath{\mathbb{S}}}$ Light-Guided Diagnostic LED reference

3. Power Sub-System

3.1 600-Watt Power Supply

The 600-W power supply specification defines a non-redundant power supply that supports the Intel[®] server systems SC5650BCDP. The 600-W power supply has eight outputs: 3.3V, 5V, 12V1, 12V2, 12V3, 12V4, -12V and 5VSB. This form factor fits into a pedestal system and provides a wire harness output to the system. An IEC connector is provided on the external face for AC input to the power supply.

The power supply incorporates a Power Factor Correction circuit. The power supply is tested as described in EN 61000-3-2: Electromagnetic Compatibility (EMC) Part 3: Limits-Section 2: Limits for Harmonic Current Emissions, and meets the harmonic current emissions limits specified for ITE equipment.

The power supply is tested as described in JEIDA MITI Guideline for Suppression of High Harmonics in Appliances and General-Use Equipment and meets the harmonic current emissions limits specified for ITE equipment.

3.1.1 Mechanical Overview




Figure 7. Mechanical Drawing for Power Supply Enclosure

3.1.2 Airflow and Temperature

The power supply incorporates one 80-mm fan for self and system cooling. The fan provides no less than 14 CFM of airflow through the power supply when installed in the system. The cooling air enters the power module from the non-AC side. The power supply operates within all specified limits over the T_{op} temperature range.

ITEM	DESCRIPTION	MIN	Specification	UNITS
T _{op}	Operating temperature range.	0	50	°C
T _{non-op}	Non-operating temperature range.	-40	70	°C
Altitude	Maximum operating altitude		1500	m

Table 6. Thermal Environmental Requirements

The power supply meets UL enclosure requirements for temperature rise limits. All sides of the power supply, with the exception of the air exhaust side, are classified as "Handle, knobs, grips, etc. held for short periods of time only."

3.1.3 Output Cable Harness

Listed or recognized component appliance wiring material (AVLV2), CN, rated min 105°C, 300Vdc is used for all output wiring.

Intel[®] Server System SC5650BCDP TPS

PIN

SIGNAL

COLOR

BLUE

BLACK

GREEN

BLACK

BLACK

BLACK

N.C.

RED

RED

RED

BLACK

ORANCE

P1 BASEBOARD POWER CONNECTOR

PIN SIGNAL




Figure 8. Output Cable Harness for 600-W Power Supply

NOTES:

- 1. ALL DIMENSIONS ARE IN MM
- 2. ALL TOLERANCES ARE +10 MM / -0 MM
- 3. INSTALL 1 TIE WRAP WITHIN 12MM OF THE PSU CAGE
- 4. MARK REFERENCE DESIGNATOR ON EACH CONNECTOR
- 5. TIE WRAP EACH HARNESS AT APPROX. MID POINT
- 6. TIE WRAP P1 WITH 2 TIES AT APPROXIMATELY 15M SPACING.

From	To Connector #	Length (mm)	Number of Pins	Description
Power Supply cover exit hole	P1	850	24	Baseboard Power Connector
From	To Connector #	Length (mm)	Number of Pins	Description
Power Supply cover exit hole	P2	400	8	Processor 0 Power Connector
Power Supply cover exit hole	P3	400	8	Processor 1 Power Connector
Power Supply cover exit hole	P4	350	5	Power PSMI Connector
Power Supply cover exit hole	P5	350	4	Peripheral Power Connector
Extension	P6	100	4	Peripheral Power Connector
Power Supply cover exit hole	P7	800	4	Peripheral Power Connector
Extension	P8	75	4	Peripheral Power Connector
Power Supply cover exit hole	P9	800	5	Right-angle SATA Power Connector
Extension	P10	75	5	SATA Power Connector

Table 7. Cable Lengths

3.1.3.1 P1 Baseboard Power Connector

Connector housing: 24- Pin Molex* Mini-Fit Jr. 39-01-2245 or equivalent Contact: Molex* 39-00-0059, or equivalent; Molex* 44476-1111 for P10 & P11

Table 8, P1	Baseboard	Power	Connector
	- according		

Pin	Signal	18 AWG Color	Pin	Signal	18 AWG Color
1	+3.3 VDC	Orange	13	+3.3 VDC	Orange
2	+3.3 VDC	Orange	14	-12 VDC	Blue
3	COM	Black	15	COM	Black
4	+5 VDC	Red	16	PSON#	Green
5	COM	Black	17	COM	Black
6	+5 VDC	Red	18	COM	Black
7	COM	Black	19	COM	Black
8	PWR OK	Gray	20	Reserved	N.C.
9	5VSB	Purple	21	+5 VDC	Red
10	+12V3	Yellow	22	+5 VDC	Red
11	+12V2	Yellow	23	+5 VDC	Red
12	+3.3 VDC	Orange	24	COM	Black

3.1.3.2 P2 Processor 0 Power Connector

Connector housing: 8- Pin Molex* 39-01-2085 or equivalent

Contact: Molex* 39-00-0059 or equivalent

Pin	Signal	18 AWG Color	Pin	Signal	18 AWG Color
1	COM	Black	5	+12V1	White
2	COM	Black	6	+12V1	White
3	COM	Black	7	+12V1	Brown
4	COM	Black	8	+12V1	Brown

3.1.3.3 P3 Processor 1 Power Connector

Connector housing: 8- Pin Molex* 39-01-2085 or equivalent Contact: Molex* 39-00-0059 or equivalent

Table 10. P3 Processor 1 Power Connector

Pin	Signal	18 AWG Color	Pin	Signal	18 AWG Color
1	COM	Black	5	+12V1	Brown
2	COM	Black	6	+12V1	Brown
3	COM	Black	7	+12V1	White
4	COM	Black	8	+12V1	White

3.1.3.4 P4 Power Signal Connectors

Connector housing: 5-pin Molex* 50-57-9405 or equivalent Contacts: Molex* 16-02-0087 or equivalent

Table 11. P4 Power Signal Connectors

Pin	Signal	24 AWG Color
1	I ² C Clock	White
2	I ² C Data	Yellow
3	Reserved	N.C.
4	COM	Black
5	3.3RS	Orange

3.1.3.5 P5-P8 Peripheral Power Connector

Connector housing: AMP* 770827-1 or equivalent Contact: AMP* 61117-4, or equivalent

Table 12. P5-P8 Peripheral Power Connector

Pin	Signal	18 AWG Color
	olgiloi	

1	+12V4	Blue/White Stripe
2	COM	Black
3	COM	Black
4	+5Vdc	RED

3.1.3.6 P9 Right-angle SATA Power Connector

Connector Housing: JWT* F6002HS0-5P-18 or equivalent Contact:

Table 13. P9 Right-angle SATA Power Connector

Pin	Signal	18 AWG Color
1	+3.3V	Orange
2	Ground	Black
3	+5V	Red
4	Ground	Black
5	+12V4	Green

3.1.3.7 P10 SATA Power Connector

Connector Housing: 5-pin Molex* 67926-0011 or equivalent Contact: Molex* 67926-0041 or equivalent

Table 14. P10 SATA Power Connector

Pin	Signal	18 AWG Color
1	+3.3V	Orange
2	COM	Black
3	+5V	Red
4	COM	Black
5	+12V2	Blue/White

3.1.4 AC Input Requirements

The power supply operates within all specified limits over the following input voltage range, shown in the following table. Harmonic distortion of up to 10% of the rated line voltage must not cause the power supply to go out of specified limits. The power supply does power off if the AC input is less than 75VAC +/-5VAC range. The power supply starts up if the AC input is greater than 85VAC +/-4VAC. Application of an input voltage below 85VAC does not cause damage to the power supply, including a fuse blow.

PARAMETER	MIN	Rated	MAX	Max Input Current	Start up VAC	Power Off VAC
Voltage (110)	90 V _{rms}	100-127 V _{rms}	140 V _{rms}	10 A _{1,3}	85Vac +/- 4Vac	75Vac +/- 5Vac
Voltage (220)	180 V _{rms}	200-240 V _{rms}	264 V _{rms}	5 A _{2,3}		
Frequency	47 Hz	50/60Hz	63 Hz			

Table 15. AC Input Rating

Notes:

Maximum input current at low input voltage range shall be measured at 90VAC, at max load. Maximum input current at high input voltage range shall be measured at 180VAC, at max load. This requirement is not to be used for determining agency input current markings.

3.1.4.1 AC Inlet Connector

The AC input connector is an IEC 320 C-14 power inlet. This inlet is rated for 10A / 250VAC.

3.1.4.2 Efficiency

The power supply has a recommended efficiency of 68% at maximum load and over the specified AC voltage.

3.1.4.3 AC Line Dropout / Holdup

An AC line dropout is defined to be when the AC input drops to 0VAC at any phase of the AC line for any length of time. During an AC dropout of one cycle or less the power supply meets dynamic voltage regulation requirements over the rated load. An AC line dropout of one cycle or less (20ms min) does not cause any tripping of control signals or protection circuits. If the AC dropout lasts longer than one cycle, the power will recover and meet all turn-on requirements. The power supply meets the AC dropout requirement over rated AC voltages, frequencies, and output loading conditions. Any dropout of the AC line does not cause damage to the power supply.

3.1.4.3.1 AC Line 5VSB Holdup

The 5VSB output voltage stays in regulation under its full load (static or dynamic) during an AC dropout of 70ms min (=5VSB holdup time) whether the power supply is in the ON or OFF state (PSON asserted or de-asserted).

3.1.4.4 AC Line Fuse

The power supply has a single line fuse on the Line (Hot) wire of the AC input. The line fusing is acceptable for all safety agency requirements. The input fuse is a slow blow type. AC inrush current does not cause the AC line fuse to blow under any conditions. All protection circuits in the power supply do not cause the AC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

3.1.4.5 AC In-rush

AC line in-rush current does not exceed a 50A peak, cold start @ 20 degrees C and no damage @ hot start for up to one-quarter of the AC cycle, after which, the input current is no more than the specified maximum input current at 264Vac input. The peak in-rush current is less than the ratings of its critical components (including input fuse, bulk rectifiers, and surge limiting device).

The power supply meets the in-rush requirements for any rated AC voltage during turn on at any phase of AC voltage, during a single cycle AC dropout condition as well as upon recovery after AC dropout of any duration, and over the specified temperature range (T_{op}).

3.1.4.6AC Line Surge

The power supply is tested with the system for immunity to AC Ringwave and AC Unidirectional wave, both up to 2kV, per EN 55024:1998, EN 61000-4-5:1995 and ANSI C62.45: 1992.

Pass criteria includes: No unsafe operation allowed under any conditions; all power supply output voltage levels must stay within proper specification levels; no change in operating state or loss of data during and after the test profile; no component damage under any conditions.

3.1.4.7 AC Line Transient Specification

AC line transient conditions are defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout," and are defined as AC line voltage drops below nominal voltage conditions. "Surge" is defined as AC line voltage rises above nominal voltage conditions.

The power supply meets requirements under the following AC line sag and surge conditions.

Duration	Sag	Operating AC Voltage	Line Frequency	Performance Criteria
Continuous	10%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance
0 to 1 AC cycle	95%	Nominal AC Voltage ranges	50/60Hz	No loss of function or performance
> 1 AC cycle	>30%	Nominal AC Voltage ranges	50/60Hz	Loss of function acceptable, self recoverable

Table 16. AC Line Sag Transient Performance

Table 17. AC Line Surge Transient Performance

Duration	Surge	Operating AC Voltage	Line Frequency	Performance Criteria
Continuous	10%	Nominal AC Voltages	50/60Hz	No loss of function or performance
0 to ½ AC cycle	30%	Mid-point of nominal AC Voltages	50/60Hz	No loss of function or performance

3.1.4.8 AC Line Fast Transient (EFT) Specification

The power supply meets the EN 61000-4-5 directive and any additional requirements in IEC1000-4-5:1995 and the Level 3 requirements for surge-withstand capability, with the following conditions and exceptions:

- These input transients do not cause any out-of-regulation conditions, such as overshoot and undershoot, nor do they cause any nuisance trips of any of the power supply protection circuits.
- The surge-withstand test does not produce damage to the power supply.
- The power supply meets surge-withstand test conditions under maximum and minimum DC-output load conditions.

3.1.4.9 AC Line Leakage Current

The maximum leakage current to ground for each power supply is 3.5mA when tested at 240VAC.

3.1.5 DC Output Specifications

3.1.5.1 Grounding

The ground of the pins of the power supply output connector provides the power return path. The output connector ground pins are connected to safety ground (power supply enclosure).

3.1.5.2 Standby Output

The 5VSB output is present when an AC input greater than the power supply turn-on voltage is applied.

3.1.5.3 Fan-less Operation

Fan-less operation is the power supply's ability to work indefinitely in standby mode with power on, power supply off, and the 5VSB at full load (=2A) under environmental conditions (temperature, humidity, altitude). In this mode, the components' maximum temperature should follow the same guidelines.

3.1.5.4 Remote Sense

The power supply has remote sense return (ReturnS) to regulate out ground drops for all output voltages; +3.3V, +5V, +12V1, +12V2, +12V3, +12V4, -12V, and 5VSB. The power supply uses remote sense to regulate out drops in the system for the +3.3V, +5V and +12V1 output. The +5V, +12V1, +12V2, +12V3, +12V4, -12V and 5VSB outputs only use remote sense referenced to the ReturnS signal. The remote sense input impedance to the power supply is greater than 200Ω . This is the value of the resistor connecting the remote sense to the output voltage internal to the power supply. Remote sense is able to regulate out a minimum of 200mV drop.

The remote sense return (ReturnS) is able to regulate out a minimum of 200mV drop in the power ground return. The current in any remote sense line is less than 5mA to prevent voltage sensing errors. The power supply operates within specification over the full range of voltage drops from the power supply's output connector to the remote sense points.

3.1.5.5 Power Module Output Power / Currents

The following table defines power and current ratings for this 600W power supply. The combined output power of all outputs does not exceed the rated output power. Below are load ranges for each of the two power supply power levels. The power supply meets both static and dynamic voltage regulation requirements for the minimum loading conditions.

Table 18. Load Ratings

Voltage	Minimum Continuous Load	Maximum Continuous Load ^{1, 3}	Peak Load ^{2, 4, 5}
+3.3V ⁶	1.5 A	20 A	
+5V ⁶	5.0 A	24 A	
+12V1	1.5 A	15 A	18 A
+12V2	1.5 A	15 A	18 A
+12V3	1.5 A	16 A	18 A
+12V4	1.5 A	16 A	18 A
-12V	0 A	0.5 A	
+5VSB	0.1 A	2.0 A	

Load Range 1 (Maximum System Loading)

Load Range 2 (Light System Loading)

Voltage	Minimum Continuous Load	Maximum Continuous Load	Peak Load⁵
+3.3V ⁶	0.5 A	9.0 A	
+5V ⁶	2.0 A	7.0 A	
+12V1	0.5 A	5.0 A	7.0 A
+12V2	0.5 A	5.0 A	7.0 A
+12V3	2.0 A	6.0 A	
+12V4	0.5 A	5.0 A	
-12V	0 A	0.5 A	
+5VSB	0.1 A	2.0 A	

Notes:

- A. Maximum continuous total DC output power should not exceed 600 W.
- B. Peak load on the combined 12-V output shall not exceed 48 A.
- C. Maximum continuous load on the combined 12-V output shall not exceed 43 A.
- D. Peak total DC output power should not exceed 660 W.
- E. Peak power and peak current loading shall be supported for a minimum of 12 seconds.

F. Combined 3.3V/5V power shall not exceed 140 W.

3.1.5.6 Voltage Regulation

The power supply output voltages are within the following voltage limits when operating at steady state and dynamic loading conditions. These limits include the peak-peak ripple/noise. All outputs are measured with reference to the return remote sense signal (ReturnS). The +12V3, +12V4, -12V and 5VSB outputs are measured at the power supply connectors referenced to ReturnS. The +3.3V, +5V, +12V1, and +12V2 are measured at the remote sense signal located at the signal connector.

Parameter	Tolerance	MIN	NOM	MAX	Units
+ 3.3V	- 5% / +5%	+3.14	+3.30	+3.46	V _{rms}
+ 5V	- 5% / +5%	+4.75	+5.00	+5.25	V _{rms}
+ 12V1	- 5% / +5%	+11.40	+12.00	+12.60	V _{rms}
+ 12V2	- 5% / +5%	+11.40	+12.00	+12.60	V _{rms}
+12V3	- 5% / +5%	+11.40	+12.00	+12.60	V _{rms}
+12V4	- 5% / +5%	+11.40	+12.00	+12.60	V _{rms}
- 12V	- 5% / +9%	-11.40	-12.00	-13.08	V _{rms}
+ 5VSB	- 5% / +5%	+4.75	+5.00	+5.25	V _{rms}

Table 19. Voltage Regulation Limits

3.1.5.7 Dynamic Loading

The output voltages are within the limits specified for the step loading and capacitive loading requirements specified in the following table. The load transient repetition rate is tested between 50Hz and 5 kHz at duty cycles ranging from 10%-90%. The load transient repetition rate is only a test specification. The Δ step load may occur anywhere within the MIN load and MAX load conditions.

Table 20. Transient Load Requirements

Output	∆ Step Load Size 1, 2	Load Slew Rate	Test Capacitive Load
+3.3V	7.0A	0.25 A/μsec	4700 μF
+5V	7.0A	0.25 A/μsec	1000 μF
+12V	25A	0.25 A/μsec	2700 μF
+5VSB	0.5A	0.25 A/μsec	20 μF

3.1.5.8 Capacitive Loading

The power supply is stable and meets all requirements with the following capacitive loading ranges.

Output	MIN	MAX	Units
+3.3V	10	12,000	μF
+5V	10	12,000	μF
+12V(1, 2, 3)	500 each	11,000	μF
+12V4	10	500	μF
-12V	1	350	μF
+5VSB	20	350	μF

Table 21. Capacitive Loading Conditions

3.1.5.9 Closed Loop Stability

The power supply is unconditionally stable under all line/load/transient load conditions, including capacitive load ranges in Section 2.1.5.8. A minimum of a 45-degree phase margin and -10dB-gain margin is required. Closed-loop stability is ensured at the maximum and minimum loads as applicable.

3.1.5.10 Residual Voltage Immunity in Standby Mode

The power supply is immune to any residual voltage placed on its outputs (typically a leakage voltage through the system from standby output) up to 500mV. There is neither additional heat generated, nor stressing of any internal components with this voltage applied to any individual output or all outputs simultaneously. Residual voltage also does not trip the protection circuits during turn on/off.

The residual voltage at the power supply outputs for a no-load condition does not exceed 100mV when AC voltage is applied.

3.1.5.11 Common Mode Noise

The Common Mode noise on any output does not exceed 350mV pk-pk over the frequency band of 10Hz to 30MHz. The measurement is made across a 100Ω resistor between each of the DC outputs, including ground at the DC power connector and chassis ground (power subsystem enclosure). The test set-up uses a FET probe, such as a Tektronix* P6046, or equivalent.

3.1.5.12 Ripple / Noise

The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 10 Hz to 20 MHz at the power supply output connectors.

A 10μ F tantalum capacitor in parallel with a 0.1μ F ceramic capacitor is placed at the point of measurement.

Table 22. Ripple and Noise

+3.3V	+5V	+12V(1,2,3,4)	-12V	+5VSB
50mVp-p	50mVp-p	120mVp-p	120mVp-p	50mVp-p


3.1.5.13 Timing Requirements

The timing requirements for power supply operation are as follows. The output voltages must rise from 10% to within regulation limits (T_{vout_rise}) within 5 to 70ms, except for 5VSB which is allowed to rise from 1.0 to 25ms. The +3.3V, +5V and +12V output voltages start to rise at approximately the same time. All outputs must rise monotonically. The 5V output needs to be greater than the +3.3V output during any point of the voltage rise. The +5V output must never be greater than the +3.3V output by more than 2.25V. Each output voltage reaches regulation within 50ms (T_{vout_on}) of each other during turn on of the power supply. Each output voltage falls out of regulation within 400msec (T_{vout_off}) of each other during turn off. The following table shows the timing requirements for the power supply being turned on and off via the AC input, with PSON held low and the PSON signal, with the AC input applied.

Table 23. Output Voltage Timing

ltem	Description	Minimum	Maximum	Units
T _{vout_rise}	Output voltage rise time from each main output.	5.0*	70*	msec
T _{vout_on}	All main outputs must be within regulation of each other within this time.		50	msec
T _{vout_off}	All main outputs must leave regulation within this time.		400	msec

* The 5VSB output voltage rise time shall be from 1.0 ms to 25 ms






Table 24.	Turn (On / Off	Timing
-----------	--------	----------	--------

Item	Description	Minimum	Maximum	Units
$T_{sb_on_delay}$	Delay from AC being applied to 5VSB being within regulation.		1500	msec
$T_{ac_on_delay}$	Delay from AC being applied to all output voltages being within regulation.		2500	msec
T_{vout_holdup}	Time all output voltages stay within regulation after loss of AC.	21		msec
T_{pwok_holdup}	Delay from loss of AC to de-assertion of PWOK.	20		msec
$T_{pson_on_delay}$	Delay from PSON [#] active to output voltages within regulation limits.	5	400	msec
T _{pson_pwok}	Delay from PSON [#] deactive to PWOK being de-asserted.		50	msec
T _{pwok_on}	Delay from output voltages within regulation limits to PWOK asserted at turn on.	100	1000	msec
T_{pwok_off}	Delay from PWOK de-asserted to output voltages (3.3V, 5V, 12V, -12V) dropping out of regulation limits.	1	200	msec
T _{pwok_low}	Duration of PWOK being in the de-asserted state during an off/on cycle using AC or the PSON signal.	100		msec
T _{sb_vout}	Delay from 5VSB being in regulation to O/Ps being in regulation at AC turn on.	50	1000	msec
T_{5VSB_holdup}	Time the 5VSB output voltage stays within regulation after loss of AC.	70		msec




Figure 10. Turn On/Off Timing (Power Supply Signals)

3.1.6 Protection Circuits

Protection circuits inside the power supply cause only the power supply's main outputs to shut down. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15 sec and a PSON# cycle HIGH for 1sec will reset the power supply.

3.1.7 Current Limit (OCP)

The power supply has a current limit to prevent the +3.3V, +5V, and +12V outputs from exceeding the values shown in the following table. If the current limits are exceeded, the power supply will shut down and latch off. The latch will be cleared by either toggling the PSON# signal or by an AC power interruption. The power supply is not damaged from repeated power cycling in this condition. -12V and 5VSB are protected under over current or shorted conditions so that no damage occurs to the power supply. 5VSB will auto-recover after the OCP limit is removed.

VOLTAGE	OVER CURRENT LIMIT		
	Min	Max	
+3.3V	26.4A	36A	
+5V	26.4A	36A	
+12V1	18A	20A	
+12V2	18A	20A	
+12V3	18A	20A	
+12V4	18A	20A	
-12V	0.625A	4A	
5VSB	N/A	8A	

Table 25. Over Current Protection (OCP)

3.1.7.1 Over Voltage Protection (OVP)

The power supply over voltage protection is locally sensed. The power supply will shut down and latch off after an over voltage condition occurs. This latch can be cleared by toggling the PSON[#] signal or by an AC power interruption. The following table contains the over voltage limits. The values are measured at the output of the power supply's pins. The voltage never exceeds the maximum levels when measured at the power pins of the power supply connector during any single point of fail. The voltage will not trip any lower than the minimum levels when measured at the power pins of the power supply connector. +5VSB will auto-recover after the OVP condition is removed.

Output Voltage	MIN (V)	MAX (V)
+3.3V	3.9	4.5
+5V	5.7	6.5
+12V1,2,3,4	13.3	14.5
-12V	-13.3	-16
+5VSB	5.7	6.5

Table 26. Over Voltage Protection Limits

3.1.7.2 Over Temperature Protection (OTP)

The power supply is protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition, the power supply will shut down. When the power supply temperature drops to within specified limits, the power supply will restore power automatically, while the 5VSB will always remain on. The OTP circuit has a built-in hysteresis such that the power supply will not oscillate on and off due to a temperature recovering condition. The OTP trip level has a minimum of 4°C of ambient temperature hysteresis.

3.1.7.3 PSON# Input Signal

The PSON[#] signal is required to remotely turn on/off the power supply. PSON[#] is an active low signal that turns on the +3.3V, +5V, +12V, and -12V power rails. When this signal is not pulled low by the system, or left open, the outputs (except the +5VSB) turn off. This signal is pulled to a standby voltage by a pull-up resistor internal to the power supply. Refer to the following table and figure for PSON[#] signal characteristics.

Signal Type PSON [#] = Low	Accepts an open collector/drain input from the system. Pull-up to 5V located in power supply. ON		
PSON [#] = High or Open	OFF		
	MIN	MAX	
Logic level low (power supply ON)	0V	1.0V	
Logic level high (power supply OFF)	2.1V	5.25V	
Source current, Vpson = low		4mA	
Power up delay: T _{pson_on_delay}	5msec	400msec	
PWOK delay: T pson_pwok		50msec	

Table 27. PSON# Signal Characteristics




Figure 11. PSON# Required Signal Characteristics

3.1.7.4 PWOK (Power OK) Output Signal

PWOK is a power OK signal and is pulled HIGH by the power supply to indicate that all the outputs are within the regulation limits of the power supply. When any output voltage falls below regulation limits or when AC power has been removed for a time sufficiently long so that the power supply operation is no longer guaranteed, PWOK will be de-asserted to a LOW state. The start of the PWOK delay time is inhibited as long as any power supply output is within current limit.

Table 28. PWOK Signal Characteristics

Signal Type		Open collector/drain output from power supply. Pull-up to VSB located in system.	
PWOK = High	P	Power OK	
PWOK = Low	WOK = Low Power Not OK		
	MIN	MAX	
Logic level low voltage, Isink=4mA	0V	0.4V	
Logic level high voltage, Isource=200µA	2.4V	5.25V	
Sink current, PWOK = low		4mA	
Source current, PWOK = high		2mA	
PWOK delay: T _{pwok_on}	100ms	1000ms	
PWOK rise and fall time		100µsec	
Power down delay: T _{pwok_off}	1ms	200msec	

3.1.8 FRU Data

The FRU data format is compliant with the IPMI, version 1.0 specification. To find the most current version of these specifications you can go to http://developer.intel.com/design/servers/ipmi/spec.htm.

3.1.8.1 Device Address Locations

The power supply device address location is as follows:

Power Supply FRU Device A0h

4. Cooling Sub-System

4.1 Fan Configuration

The cooling sub-system of the Intel[®] Server System SC5650BCDP consists of one 120mm chassis fan, one 120mm PCI fan and one 92mm drive bay fan. The 4-wire chassis fan provides cooling at the rear of the chassis by drawing fresh air into the chassis from the front and exhausting warm air out the system. This fan is PWM controlled. The server board S5500BC monitors several temperature sensors and adjusts the duty cycle of the PWM signal to drive the fan at the appropriate speed. The 4-wire PCI fan behind the PCI card guide provides cooling by drawing fresh air from the front of the chassis through PCI fan guide and exhausting it into the PCI bay area. The 4-wire 92-mm drive bay fan provides additional cooling to the drive bay by drawing fresh air from the front of the chassis through drive bay area and exhausting warm air out the bay area.

Removal and insertion of the two 120-mm fans or 92-mm fan can be done without tools. The power supply internal fan assists in drawing air through the peripheral bay area, through the power supply and exhausting it out the rear of the system. The Intel[®] Server System SC5650BCDP is optimized for the Intel[®] server board S5500BC that using an active CPU heatsink solution.

If an optional hot-swap drive bay is installed, a 4-wire 92-mm fan is included with the mounting bracket kit for installation onto the drive bay. This fan has a PWM circuit that allows the server board to control the fan speed based on sensor readings of ambient temperature.

The front panel of the Intel[®] Server System SC5650BCDP provides a TMP75 temperature sensor for BMC control. The Intel[®] Server Board S5500BC BMC controller may use the TMP75 sensor to adjust fan speeds according to air intake temperatures. Refer to the *Intel[®] Server Board S5500BC Technical Product Specification* for configuring information.

4.2 Server Board Fan Control

The fans provided in the Intel[®] Server System SC5650BCDP contain a tachometer signal that can be monitored by the server management subsystem for the Intel[®] Server Boards S5500BC. See Intel[®] Server Boards S5500BC Technical Product Specification for details on how this feature works.

4.3 Cooling Solution

Air should flow through the system from front to back, as indicated by the arrows in the following figure.




Figure 12. Cooling Fan Configuration for Intel[®] Server Board S5500BC

The Intel[®] Server System SC5650BCDP is engineered to provide sufficient cooling for all internal components of the server. The cooling subsystem is dependent upon proper airflow. The designated cooling vents on both the front and back of the chassis must be left open and must not be blocked by improperly installed devices. All internal cables must be routed in a manner that does not impede airflow, and ducting provided for CPU cooling must be installed.

Active heatsinks for CPUs incorporate a fan to provide cooling. The Intel[®] Server System SC5650BCDP is engineered to work with processors that have an active heatsink solution. Heatsink thermal solutions are sold separately, be sure that you use one that is rated for the wattage of your processor. Proper installation of the processor cooling solution is required for circulating air toward the rear of the chassis (toward I/O connectors).

4.3.1 System Fan Connectors

The Intel[®] Server System SC5650BCDP supports three system fans. The Intel[®] Server Board S5500BC supports five SSI compliant 4-pin fan connectors. The two 4-pin fan connectors are for processor cooling fans: CPU_1 fan (J3K1) and CPU_2 fan (J7K2). The three 4-pin fan connectors are for system fans system fan 1(J3K2), system fan 2(J8K3), and system fan 3 (J8B4).

Fan	Connect to fan connector
Rear Chassis Fan	System Fan 3
HDD Bay Fan	System Fan 2
PCI Zone fan	System Fan 1

The pin configuration for each fan connector is identical. The following table provides pin-out information.

Table 29. CPU and System Fan Connector Pin-out

Pin	Signal Name	Туре	Description
1	Ground	GND	GROUND is the power supply ground.
2	12V	Power	Power supply 12 V.
3	Fan Tach	Out	FAN_TACH signal is connected to the BMC to monitor the fan speed.
4	Fan PWM	In	FAN_PWM signal to control the fan speed.

(Location: J3K1, J7K2, J3K2, J8K3, J8B4)

5. Peripheral and Hard Drive Support

The following sections describe the components shown in the figure below:




Figure 13: Front View Components (without Front Bezel Assembly)

	Description	
А	5.25-in Device Drive Bays	
В	3.5-in Device Drive Bay	
С	Hard Drive Cage	
D	Drive Bay EMI Shield (shown open)	
E	Front Panel USB Ports	

5.1 3.5-in Peripheral Drive Bay

Intel[®] Server System SC5650BCDP supports one 3.5-in removable media peripheral, such as a tape drive, below the 5.25-in peripheral bays. The bezel must be removed prior to installing a 3.5-in removable media devise. When a drive is not installed, a snap-in EMI shield must be in place to ensure regulatory compliance. Cosmetic plastic filler is provided to snap into the bezel.

The 3.5-in bay is designed for tool-less insertion and removal so that no screws are required. On the right side of the chassis, two protrusions in the sheet metal help locate the drive. On the left side are two levers to lock the drive into place.

5.2 5.25-in Peripheral Drive Bays

Intel[®] Server System SC5650BCDP supports two half-height 5.25-in removable media peripheral devices, such as a magnetic/optical disk, DVD/CD-ROM drive, or tape drive. These

peripherals can be up to 9 inches (228.6 mm) deep. As a guideline, the maximum recommended power per device is 17W. Thermal performance of specific devices must be verified to ensure compliance to the manufacturer's specifications.

The 5.25-in peripherals can be inserted and removed without tools from the front of the chassis after taking off the access cover and removing the front bezel. The peripheral bay utilizes visual guide holes to correctly line up the position of peripheral drives. Locking slide levers push retaining pins into the drive to hold the drive securely in the bay. EMI shield panels are installed and should be retained in unused 5.25-in bays to ensure proper cooling and EMI conformance.

The peripheral bays are covered with plastic snap-in cosmetic pieces that must be removed to add peripherals to the system. Control panel buttons and lights are located along the right side of the peripheral bays.

Note: Use caution when approaching the maximum level of integration for the 5.25-in drive bays. Power consumption of the devices integrated needs must be carefully considered to ensure that the maximum power levels of the power supply are not exceeded.

5.3 Hot Swap Hard Disk Drive Bays

The system can support either an active SAS/SATA or a passive SAS/SATA backplane. The backplanes provide platform support for hot-swap SAS or SATA hard drives. For more information about SAS/SATA Hot Swap Backplane (HSBP), please refer to the *Intel[®] Server Chassis SC5650 Technical Product Specification.*


The passive backplane acts as a "pass-through" for the SAS/SATA data from the drives to the SAS/SATA controller on the baseboard or a SAS/SATA controller add-in card. It provides the physical requirements for the hot-swap capabilities. The active backplane has a built-in SAS controller that requires a SAS controller on the baseboard or a SAS add-in card for communication. The active SAS/SATA backplane reduces the number of required cables by using only two SAS/SATA connectors to drive up to six hard drives.

When the hot swap drive bay is installed, a bi-color hard drive LED is located on each drive carrier to indicate specific drive failure or activity. For pedestal systems, these LEDs are visible upon opening the front bezel door.

5.3.1 Fixed Hard Drive Bay

Intel[®] Server System SC5650BCDP comes with a removable hard drive bay that can accept up to six cabled 3.5-in x 1-in hard drives. Power requirements for each individual hard drive may limit the maximum number of drives that can be integrated into an Intel[®] Server System SC5650BCDP. The drive bay is designed to allow adequate airflow between drives, and no additional cooling fan is required. Drives must be installed in the order of slot 1, 3, 5 first (skipping slots) to ensure proper cooling. The drive bay is secured with a tool-less retention mechanism.

Note: The hard drive bay must be pushed forward or removed to install the server board.



TP00873

Figure 14: Fixed Hard Drive Bay

Intel[®] Server System SC5650BCDP is capable of accepting a single SAS/SATA hot swap backplane hard drive enclosure in place of the fixed drive bay. Both backplanes (expanded and non-expanded) have a connector to accommodate a SAF-TE controller on an add-in card. Each backplane type supports up to six 1-in hot swap drives when mounted in the docking drive carrier.

6. Standard Control Panel

The Intel[®] Server System SC5650BCDP control panel configuration has three buttons and five LEDs.

When the hot-swap drive bay is installed, a bi-color hard drive LED is located on each drive carrier (six totals) to indicate specific drive failure or activity. These LEDs are visible upon opening the front bezel door.

6.1 Control Panel

The control panel buttons and LED indicators are displayed in the following figure. The Entry Ebay SSI (rev 3.61) compliant front panel header for Intel[®] server boards is located on the back of the front panel. This allows for connection of a 24-pin ribbon cable for use with SSI rev 3.61-compliant server boards. The connector cable is compatible with the 24-pin SSI standard.




Figure 15. Panel Controls and Indicators

LED Name	Color	Condition	Description
Power/Sleep LED	Green	ON	Power on
		OFF	Power off
LAN # 1-	Green	ON	Linked
Link/Activity		BLINK	LAN activity
		OFF	Disconnected
LAN # 2-	Green	ON	Linked
Link/Activity		BLINK	LAN activity
		OFF	Disconnected
Hard drive activity	Green	BLINK	Hard drive activity
		OFF	No activity
Status LED	Green	ON	System ready (not supported by all server boards)
		BLINK	Processor or memory disabled
	Amber	ON	Critical temperature or voltage fault; CPU/Terminator missing
		BLINK	Power fault; Fan fault; Non-critical temperature or voltage fault
		OFF	Fatal error during POST

7. PCI Cards and Assembly

The Intel[®] Server Board S5500BC integrated into this system provides five PCI slots:

- Slot3: One half-length (6.6 inches) PCI Express* x4 connector with x4 link width
- Slot4: One half-length (6.6 inches) 5-V PCI 32 bit / 33 MHz connector
- Slot5: One half-length (6.6 inches) PCI Express* Gen2 x8 connector with x4 link width
- Slot6: One half-length (6.6 inches) PCI Express* Gen2 x8 connector with X8 link width
- Slot7: One half-length (6.6 inches) PCI Express* Gen2 x8 connector with x8 link width

The Intel[®] Server Board S5500BC provides a connector (J3C1) to support a RMM3 card. The RMM3 card provides the Integrated BMC with an additional dedicated network interface. The dedicated interface uses a separate LAN channel. The RMM3 provides additional flash storage for advanced features such as the WS-MAN.

8. Environmental and Regulatory Specifications

8.1 System Level Environmental Limits

The following table defines the system level operating and non-operating environmental limits.

Parameter	Limits
Operating Temperature	$+10^{\circ}$ C to $+35^{\circ}$ C with the maximum rate of change not to exceed 10° C per hour
Non-Operating Temperature	-40° C to +70° C
Non-Operating Humidity	90%, non-condensing at 35° C
Acoustic noise	Sound power: 7.0 BA in an idle state at typical office ambient temperature. (23 +/- 2 degrees C)
Shock, operating	Half sine, 2 g peak, 11 mSec
Shock, unpackaged	Trapezoidal, 25 g, velocity change 136 inches/sec (\geq 40 lbs to > 80 lbs)
Shock, packaged	Non-palletized free fall in height of 24 inches (\geq 40 lbs to > 80 lbs)
Vibration, unpackaged	5 Hz to 500 Hz, 2.20 g RMS random
Shock, operating	Half sine, 2 g peak, 11 mSec
ESD*	+/-15 KV except I/O port +/-8 KV per the Intel Environmental test specification
System Cooling Requirement in BTU/Hr	2550 BTU/hour

 Table 32. System Environmental Limits Summary

* **IMPORTANT NOTES:** *The host system* with the Intel[®] Server Board S5500BC requires the use of shielded LAN cable to comply with Immunity regulatory requirements. Use of non-shielded cables **may result in** the product having insufficient immunity electromagnetic effects, which may cause improper operation of the product.

8.2 Serviceability and Availability

The system is designed to be serviced by qualified technical personnel only.

The recommended Mean Time To Repair (MTTR) of the system is 30 minutes including diagnosis of the system problem. To meet this goal, the system enclosure and hardware were designed to minimize the MTTR.

Following are the maximum times that a trained field service technician should take to perform the listed system maintenance procedures, after diagnosing the system and identifying the failed component.

Activity	Time Estimate
Remove cover	1 min
Remove and replace hard disk drive	5 min
Remove and replace power supply module	1 min
Remove and replace system fan	7 min
Remove and replace control panel module	2 min
Remove and replace baseboard	15 min

Table 33. System Maintenance Procedure Times

8.3 Replacing the CMOS Battery

The lithium battery on the server board powers the real time clock (RTC) for several years in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (for example, the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.

Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.

A ADVARSEL!

Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.

A ADVARSEL

Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.

VARNING

Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.

A VAROITUS

Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.

8.4 Product Regulatory Compliance

The server chassis product, when correctly integrated per this guide, complies with the following safety and electromagnetic compatibility (EMC) regulations.

Intended Application – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

Notifications to Users on Product Regulatory Compliance and Maintaining Compliance

To ensure regulatory compliance, you must adhere to the assembly instructions in this guide to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in this guide. Use of other products / components will void the UL listing and other regulatory approvals of the product and will most likely result in noncompliance with product regulations in the region(s) in which the product is sold.

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information please contact your local Intel Representative. This is an FCC Class A device and its use is intended for a commercial type market place.

8.5 Use of Specified Regulated Components

To maintain the UL listing and compliance to other regulatory certifications and/or declarations, the following regulated components must be used and conditions adhered to. Interchanging or use of other component will void the UL listing and other product certifications and approvals. Updated product information for configurations can be found on the Intel Server Builder Web site at http://www.intel.com/go/serverbuilder.

If you do not have access to Intel's Web address, please contact your local Intel representative.

- Server chassis (base chassis is provided with power supply and fans)—UL listed.
- Server board—you must use an Intel server board—UL recognized.
- Add-in boards—must have a printed wiring board flammability rating of minimum UL94V-1. Add-in boards containing external power connectors and/or lithium batteries must be UL recognized or UL listed. Any add-in board containing modem telecommunication circuitry must be UL listed. In addition, the modem must have the appropriate telecommunications, safety, and EMC approvals for the region in which it is sold.
- **Peripheral Storage Devices** must be UL recognized or UL listed accessory and TUV or VDE licensed. Maximum power rating of any one device or combination of devices can not exceed manufacturer's specifications. Total server configuration is not to exceed the maximum loading conditions of the power supply.

The following table references Server Chassis Compliance and markings that may appear on the product. Markings below are typical markings however, may vary or be different based on how certification is obtained.

Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
Australia / New Zealand	AS/NZS 3548 (Emissions)	C N232
Argentina	IRAM Certification (Safety)	
Belarus	Belarus Certification	None Required
Canada / USA	CSA 60950 – UL 60950 (Safety)	C UL US
	Industry Canada ICES-003 (Emissions)	CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A
	FCC CFR 47, Part 15 (Emissions)	This device complies with Part 15 of the FCC Rules. Operation of this device is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept interference receive, including interference that may cause undesired operation.
China	CNCA – CB4943 (Safety) GB 9254 (Emissions) GB17625 (Harmonics)	(Contraction of the second sec
CENELEC Europe	Low Voltage Directive 93/68/EEC; EMC Directive 89/336/EEC EN55022 (Emissions) EN55024 (Immunity) EN61000-3-2 (Harmonics) EN61000-3-3 (Voltage Flicker) CE Declaration of Conformity	CE
Germany	GS Certification – EN60950	
International	CB Certification – IEC60950 CISPR 22 / CISPR 24	None Required

Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
Japan	VCCI Certification	この装置は、クラス A 情報技術 装置です。この装置を家庭環境で 使用すると電波妨害を引き起こす ことがあります。この場合には使 用者が適切な対策を講ずるよう要 求されることがあります。VCCI-A
Korea	RRL Certification MIC Notice No. 1997-41 (EMC) & 1997-42 (EMI)	인증번호: CPU-Model Name (A)
Russia	GOST-R Certification GOST R 29216-91 (Emissions) GOST R 50628-95 (Immunity)	P
Ukraine	Ukraine Certification	None Required
Taiwan	BSMI CNS13438	警告使用者: 這是甲類的資訊產品,在居住的環境中使用時,可能會造成射頻干擾,在這種情況下,使用者會被要求採取某些適當的對策

8.6 Electromagnetic Compatibility Notices

8.6.1 USA

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to an outlet on a circuit other than the one to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

8.6.2 FCC Verification Statement

Product Type: SR1630; S5500BC

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497

Phone: 1 (800)-INTEL4U or 1 (800) 628-8686

8.6.3 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe A prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

(English translation of the notice above) This digital apparatus does not exceed the Class A limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

8.6.4 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

8.6.5 Japan EMC Compatibility

Electromagnetic Compatibility Notices (International)


この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスA情報技術装置です。この装置を家庭環境で使用すると電波 妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ず るよう要求されることがあります。

English translation of the notice above:

This is a Class A product based on the standard of the Voluntary Control Council For Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

8.6.6 BSMI (Taiwan)

The BSMI Certification number and the following warning is located on the product safety label which is located on the bottom side (pedestal orientation) or side (rack mount configuration).



8.6.7 RRL (Korea)

Following is the RRL certification information for Korea.



English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

8.6.8 CNCA (CCC-China)

The CCC Certification Marking and EMC warning is located on the outside rear area of the product.

Ø^ •, (A...¶tœ˘•£< œ» »• ‡ -£<, ^tœ˘•č ~ »Æ ‡ , , ..., i£ 'Ø¿`E(¿~_Ł "^»§¶ ˘, ..., t ; i¿ ___ ?♀°'!£

8.7 Product Ecology Compliance

Intel has a system in place to restrict the use of banned substances in accordance with world wide product ecology regulatory requirements. The following is Intel's product ecology compliance criteria.

Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
California	California Code of Regulations, Title 22, Division 4.5; Chapter 33: Best Management Practices for Perchlorate Materials.	Special handling may apply. See www.dtsc.ca.gov/hazardo uswaste/perchlorate This notice is required by California Code of Regulations, Title 22, Division 4.5; Chapter 33: Best Management Practices for Perchlorate Materials. This product / part includes a battery which contains Perchlorate material.
China	China RoHS Administrative Measures on the Control of Pollution Caused by Electronic Information Products" (EIP) #39. Referred to as China RoHS. Mark requires to be applied to retail products only. Mark used is the Environmental Friendly Use Period (EFUP). Number represents years.	20
	China Recycling (GB18455-2001) Mark requires to be applied to be retail product only. Marking applied to bulk packaging and single packages. Not applied to internal packaging such as plastics, foams, etc.	3
Intel Internal Specification	All materials, parts and subassemblies must not contain restricted materials as defined in Intel's <i>Environmental Product Content Specification</i> of Suppliers and Outsourced Manufacturers – http://supplier.intel.com/ehs/environmental.htm	None Required
Europe	Waste Electrical and Electronic Equipment (WEEE) Directive 2002/96/EC – Mark applied to system level products only.	X

Table 35. Product Ecology Compliance Reference Table

Compliance Regional Description	Compliance Reference	Compliance Marking I	
	European Directive 2002/95/EC - Restriction of Hazardous Substances (RoHS) Threshold limits and banned substances are noted below. Quantity limit of 0.1% by mass (1000 PPM) for: Lead, Mercury, Hexavalent Chromium, Polybrominated Biphenyls Diphenyl Ethers (PBB/PBDE) Quantity limit of 0.01% by mass (100 PPM) for: Cadmium	None Re	equired
Germany	German Green Dot Applied to Retail Packaging Only for Boxed Boards		
Intel Internal Specification	All materials, parts and subassemblies must not contain restricted materials as defined in Intel's <i>Environmental Product Content Specification</i> of Suppliers and Outsourced Manufacturers – http://supplier.intel.com/ehs/environmental.htm	None Ro	equired
International	ISO11469 - Plastic parts weighing >25gm are intended to be marked with per ISO11469.	>PC/A	ABS<
	Recycling Markings – Fiberboard (FB) and Cardboard (CB) are marked with international recycling marks. Applied to outer bulk packaging and single package.		Corrugated Recycles
Japan	Japan Recycling Applied to Retail Packaging Only for Boxed Boards	分数) 新

8.8 Other Markings

Compliance Description	Compliance Reference	Compliance Reference Marking Example
Stand-by Power	60950 Safety Requirement Applied to product is stand-by power switch is used.	Ċ
	60950 Safety Requirement Applied to product if more than one power cord is used.	English: This unit has more than one power supply cord. To reduce the risk of electrical shock, disconnect (2) two power supply cords before servicing. Simplified Chinese: 注意: 本设备包括多条电源系统电缆。 为避免遭受电击,在进行维修之 前应断开两 (2) 条电源系统电 缆。 Traditional Chinese: 注意: 本設備包括多條電源系統電纜。 爲避兒遭受電擊,在進行維修之 前應斷開兩 (2) 條電源系統電 纜。 German: Dieses Geräte hat mehr als ein Stromkabel. Um eine Gefahr des elektrischen Schlages zu verringern trennen sie beide (2) Stromkabeln bevor Instandhaltung.
Ground Connection	60950 Deviation for Nordic Countries	Line1 : "WARNING:" Swedish on line2: "Apparaten skall anslutas till jordat uttag, när den ansluts till ett nätverk." Finnish on line 3: "Laite on liitettävä suojamaadoituskoskettimilla varustettuun pistorasiaan." English on line 4: "Connect only to a properly earth grounded outlet."
Country of Origin	Logistic Requirements Applied to products to indicate where product was made.	Made in XXXX

Appendix A: Integration and Usage Tips

This section provides a list of useful information unique to the Intel[®] Server System SC5650BCDP that you should keep in mind while integrating the server system.


- The Intel[®] Server System SC5650BCDP requires the use of a shielded LAN cable to comply with Immunity regulatory requirements.
- You must use the system air duct to maintain system thermals.
- System fans are not hot-swappable.
- The FRUSDR utility must be run to load the proper sensor data records for the server chassis onto the server board.
- Make sure the latest system software is loaded. This includes the system BMC firmware, FRUSDR, and BIOS. You can download the latest system software from: <u>http://support.intel.com/support/motherboards/server/S5500BC/</u>

Appendix B: POST Code Diagnostic LED Decoder

The BIOS executes platform configuration processes during the system boot. Each process is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code on the POST Code Diagnostic LEDs on the back edge of the server board. The Diagnostic LEDs identify the last POST process to be executed.

Each POST code is represented by the eight amber Diagnostic LEDs. The POST codes are divided into two nibbles: an upper nibble and a lower nibble. The upper nibble bits are represented by Diagnostic LEDs #4, #5, #6, and #7. The lower nibble bits are represented by Diagnostics LEDs #0, #1, #2, and #3. Given the bit is set in the upper and lower nibbles, and then the corresponding LED is lit. If the bit is clear, corresponding LED is off.

Diagnostic LED #7 is labeled as "MSB" and the Diagnostic LED #0 is labeled as "LSB".



A. ID LED	F. Diagnostic LED #4
B. Status LED	G. Diagnostic LED #3
C. Diagnostic LED #7 (MSB LED)	H. Diagnostic LED #2
D. Diagnostic LED #6	I. Diagnostic LED #1
E. Diagnostic LED #5	J. Diagnostic LED #0 (LSB LED)

Figure 16. Diagnostic LED Placement Diagram

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

Table 36.	POST	Progress	Code	LED	Example
-----------	------	----------	------	-----	---------

		Upper Nil	oble LEDs		Lower Nibble LEDs				
	MSB							LSB LED #0	
	LED #7	LED #6	LED #5	LED #4	LED #3	LED #2	LED #1		
	8h	4h	2h	1h	8h	4h	2h	1h	
Status	ON	OFF	ON	OFF	ON	ON	OFF	OFF	
	1	0	1	0	1	1	0	0	
		A	h			С	h		

Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.

Table 37. Diagnostic LED POST Code Decoder

	Diagnostic LED Decoder								
O I I I I I	O = On, X=Off Upper Nibble Lower Nibble								
Checkpoint			Nibb			1	Description		
	MSB							LSB	
	8h	4h	2h	1h	8h	4h	2h	1h	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
Multi-use co				Code			diffe		
0xF2h	0	0	0	0	Х	Х	0	Х	Seen at the start of Memory Reference Code (MRC)
									Start of the very early platform initialization code
									Very late in POST, it is the signal that the operating system has switched to virtual memory mode
	ese ar ess Co	e coc odes.	les us (The	sed in se pro	early ogress	POS	Tby	Memo	ory Reference Code. Later in POST these same codes are used for controlled by BIOS and are subject to change at the discretion of
0xE8h	0	0	0	X	0	Х	х	х	No Usable Memory Error: No memory in the system, or SPD bad so no memory could be detected
0xEAh									Channel Training Error: DQ/DQS training failed on a channel during
	0	0	0	Х	0	Х	0	Х	memory channel initialization. If no usable memory remains, system is halted.
0xEBh	0	0	0	Х	0	Х	0	0	Memory Test Error: memory failed Hardware BIST.
0xEDh	0	0	0	х	0	0	х	0	Population Error: RDIMMs and UDIMMs cannot be mixed in the system
0xEEh	0	0	0	Х	0	0	0	Х	Mismatch Error: more than 2 Quad Ranked DIMMS in a channel.
Memory Ref	erenc	e Coo	de Pro	ogres	s Cod	es (N		comp	anied by a beep code)
0xB0h	0	Х	0	0	Х	Х	Х	Х	Chipset Initialization Phase
0xB1h	0	Х	0	0	Х	Х	Х	0	Reset Phase
0xB2h	0	Х	0	0	Х	Х	0	Х	DIMM Detection Phase
0xB3h	0	X	0	0	X	X	0	0	Clock Initialization Phase
0Xb4h	0	Х	0	0	Х	0	Х	Х	SPD Data Collection Phase
0Xb6h	0	Х	0	0	Х	0	0	X	Rank Formation Phase
0xB8h	0	Х	0	0	0	Х	Х	Х	Channel Training Phase
0xB9h	0	Х	0	0	0	Х	Х	0	Memory Test Phase
0xBAh	0	Х	0	0	0	Х	0	Х	Memory Map Creation Phase
0xBBh	0	Х	0	0	0	Х	0	0	RAS Initialization Phase
0xBCh	0	Х	0	0	0	0	Х	Х	MRC Complete
Host Proces	sor			1	n		1		
0x04h	X	X	X	0	X	0	X	X	Early processor initialization (flat32.asm) where system BSP is selected
0x10h	X	X	X	0	X	X	X	X	Power-on initialization of the host processor (bootstrap processor)
0x11h	X	X	X	0	X	X	X	0	Host processor cache initialization (including AP)
0x12h	X	X	X	0	X	X	0	X	Starting application processor initialization
0x13h	Х	Х	Х	0	Х	Х	0	0	SMM initialization
Chipset	V	V	0	V	V	v	V	0	Initializing a chipact component
0x21h Memory	Х	Х	0	X	Х	Х	X	0	Initializing a chipset component
0x22h	Х	Х	0	X	Х	Х	0	Х	Reading configuration data from memory (SPD on DIMM)
0x22h	x	X	0	X	X	X	0	0	Detecting presence of memory
0x23h	X	X	0	X	X	0	X	X	Programming timing parameters in the memory controller
0x25h	X	X	0	X	X	0	X	0	Configuring memory parameters in the memory controller
0x26h	X	X	0	X	X	0	0	X	Optimizing memory controller settings
0x27h	X	X	0	X	X	0	0	0	Initializing memory, such as ECC init
0x28h	X	X	0	X	0	X	X	X	Testing memory
PCI Bus	u								n v · · /
0x50h	Х	0	Х	0	Х	Х	Х	Х	Enumerating PCI buses

	Diagnostic LED Decoder O = On, X=Off									
Checkpoint			Nibb	le	L	ower	Nibb		Description	
	MSB		0 h	46	0	46	04	LSB	·	
	8h	4h #6	2h #5	1h #4	8h #3	4h	2h	1h #0		
LED 0x51h	#7 X	# 0	#5 X	# 4	#3 X	#2 X	#1 X	#0	Allocating resources to PCI buses	
0x52h	X	0	X	0	X	X	0	X	Hot Plug PCI controller initialization	
0x53h	X	0	X	0	X	X	0	0	Reserved for PCI bus	
0x54h	X	0	X	0	X	0	X	X	Reserved for PCI bus	
0x55h	X	0	X	0	X	0	X	0	Reserved for PCI bus	
0X56h	X	Ō	X	0	X	Ō	0	X	Reserved for PCI bus	
0x57h	Х	0	Х	0	Х	0	0	0	Reserved for PCI bus	
USB										
0x58h	Х	0	Х	0	0	Х	Х	Х	Resetting USB bus	
0x59h	Х	0	Х	0	0	Х	Х	0	Reserved for USB devices	
ATA/ATAPI/S	SATA									
0x5Ah	Х	0	Х	0	0	Х	0	Х	Resetting SATA bus and all devices	
0x5Bh	Х	0	Х	0	0	Х	0	0	Reserved for ATA	
SMBUS										
0x5Ch	Х	0	Х	0	0	0	Х	Х	Resetting SMBUS	
0x5Dh	Х	0	Х	0	0	0	Х	0	Reserved for SMBUS	
Local Conso			1				1			
0x70h	Х	0	0	0	Х	Х	Х	Х	Resetting the video controller (VGA)	
0x71h	Х	0	0	0	Х	Х	Х	0	Disabling the video controller (VGA)	
0x72h	X	0	0	0	Х	Х	0	Х	Enabling the video controller (VGA)	
Remote Con		0	0	0		X	V	V		
0x78h	X	0	0	0	0	X	X	X	Resetting the console controller	
0x79h 0x7Ah	X X	0	0	0	0	X X	X O	0 X	Disabling the console controller	
Keyboard (o		-	0	0	0	^	0	^	Enabling the console controller	
0x90h		X	Х	0	Х	Х	X	Х	Resetting the keyboard	
0x90h	0	X	X	0	X	X	X	0	Disabling the keyboard	
0x92h	0	X	X	0	X	X	0	X	Detecting the presence of the keyboard	
0x93h	0	X	X	0	X	X	0	0	Enabling the keyboard	
0x94h	0	X	X	0	X	0	X	X	Clearing keyboard input buffer	
0x95h	0	X	X	0	X	0	X	0	Instructing keyboard controller to run Self Test(PS/2 only)	
Mouse (only				_		-				
0x98h	0	X	Х	0	0	Х	Х	Х	Resetting the mouse	
0x99h	0	Х	Х	0	0	Х	Х	0	Detecting the mouse	
0x9Ah	0	Х	Х	0	0	Х	0	Х	Detecting the presence of mouse	
0x9Bh	0	Х	Х	0	0	Х	0	0	Enabling the mouse	
Fixed Medi	а									
0xB0h	0	Х	0	0	Х	Х	Х	Х	Resetting fixed media device	
0xB1h	0	Х	0	0	Х	Х	Х	0	Disabling fixed media device	
0xB2h	0	х	0	0	х	х	0	х	Detecting presence of a fixed media device (hard drive detection,	
									and so forth.)	
0xB3h	0	Х	0	0	Х	Х	0	0	Enabling / configuring a fixed media device	
Removable I			0	0		V	V	V	Departing removable modio device	
0xB8h 0xB9h	0	X X	0	0	0	X X	X X	X O	Resetting removable media device Disabling removable media device	
				0			^		Detecting presence of a removable media device (CD-ROM	
0xBAh	0	Х	0	0	0	Х	0	Х	detection, and so forth.)	
0xBCh	0	Х	0	0	0	0	Х	Х	Enabling / configuring a removable media device	
Boot Device			· · · · · ·		n					
0xD0	0	0	Х	0	Х	Х	Х	Х	Trying to boot device selection 0	
0xD1	0	0	Х	0	Х	Х	Х	0	Trying to boot device selection 1	
0xD2	0	0	Х	0	Х	Х	0	Х	Trying to boot device selection 2	

	Diagnostic LED Decoder O = On, X=Off									
Chackmaint							N111-1-			
Checkpoint		pper	DDIN	e	L	ower	DDIN	LSB	Description	
	MSB 8h	4h	2h	1h	8h	4h	2h	1h		
LED	#7	#6	#5	#4	#3	#11	<u>211</u> #1	#0		
0xD3	0	0	#3 X	0	ж Х	X	0	0	Trying to boot device selection 3	
0xD4	0	0	X	0	X	0	X	X	Trying to boot device selection 4	
0xD5	0	0	X	0	X	0	X	0	Trying to boot device selection 5	
0xD6		0	X	0	X	0	0	X	Trying to boot device selection 6	
0Xd7	0				X	0	0	0	Trying to boot device selection 7	
	0	0	X	0		X	X			
0xD8	0	0	Х	0	0			X	Trying to boot device selection 8	
0xD9	0	0	Х	0	0	Х	Х	0	Trying to boot device selection 9	
0xDA	0	0	Х	0	0	Х	0	Х	Trying to boot device selection A	
0xDB	0	0	Х	0	0	Х	0	0	Trying to boot device selection B	
0xDC	0	0	Х	0	0	0	Х	Х	Trying to boot device selection C	
0xDD	0	0	Х	0	0	0	Х	0	Trying to boot device selection D	
0xDE	0	0	Х	0	0	0	0	Х	Trying to boot device selection E	
0xDF	0	0	Х	0	0	0	0	0	Trying to boot device selection F	
Pre-EFI Initia	Initialization (PEI) Core									
0xE0h	0	0	0	Х	Х	Х	Х	Х	Started dispatching early initialization modules (PEIM)	
0xE1h	0	0	0	Х	Х	Х	Х	0	Reserved for Initializaiton module use (PEIM)	
0xE2h	0	0	0	Х	Х	Х	0	Х	Initial memory found, configured, and installed correctly	
0xE3h	0	0	0	Х	Х	Х	0	0	Reserved for Initializaiton module use (PEIM)	
								comp	anied by a beep code)	
0xE4h	0	0	0	X	Х	0	X	X	Entered EFI driver execution phase (DXE)	
0xE5h	0	0	0	X X	X	0	X	0	Started dispatching drivers	
0xE6h DXE Drivers	0	0	0	X	Х	0	0	Х	Started connecting drivers	
0xE7h	0	0	0	Х	0	0	X	0	Waiting for user input	
0xE8h	0	0	0	X	0	X	X	X	Checking password	
0xE9h	0	0	0	X	Ō	X	X	0	Entering BIOS setup	
0xEAh	Õ	Õ	0	X	0	X	0	X	Flash Update	
0xEEh	0	0	0	X	0	0	0	X	Calling Int 19. One beep unless silent boot is enabled.	
0xEFh	0	0	0	Х	0	0	0	0	Unrecoverable boot failure	
Runtime Pl	nase /	EFI C	Opera	ting S	Syster	n Boo	ot			
0xF4h	0	0	0	0	Х	0	Х	Х	Entering Sleep state	
0xF5h	0	0	0	0	Х	0	Х	0	Exiting Sleep state	
0xF8h	0	0	0	0	0	Х	Х	Х	Operating system has requested EFI to close boot services (ExitBootServices () Has been called)	
0xF9h	0	0	0	0	0	Х	х	0	Operating system has switched to virtual address mode (SetVirtualAddressMap () Has been called)	
0xFAh	0	0	0	0	0	х	0	х	Operating system has requested the system to reset (ResetSystem () has been called)	
Pre-EFI Initia	alizati	on Me	odule	(PEI	M) / Re	ecove	ery			
0x30h	Х	Х	0	0	X	Х	X	Х	Crisis recovery has been initiated because of a user request	
0x31h	Х	Х	0	0	Х	Х	Х	0	Crisis recovery has been initiated by software (corrupt flash)	
0x34h	X	Х	0	0	X	0	X	X	Loading crisis recovery capsule	
0x35h	X	X	0	0	X	0	X	0	Handing off control to the crisis recovery capsule	
0x3Fh	Х	Х	0	0	0	0	0	0	Unable to complete crisis recovery capsule	

Appendix C: POST Error Messages and Handling

Whenever possible, the BIOS outputs the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The Response section in the following table is divided into three types:

- **Minor:** The message displays on the screen or in the Error Manager screen. The system continues booting with a degraded state. The user may want to replace the erroneous unit. The setup POST error Pause setting does not have any effect with this error.
- **Major:** The message is displayed in the Error Manager screen and an error is logged to the SEL. The setup POST error Pause setting determines whether the system pauses to the Error Manager for this type of error where the user can take immediate corrective action or choose to continue booting.
- **Fatal:** The message displays in the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user must replace the faulty part and restart the system. The setup POST error Pause setting does not have any effect with this error.

Generator ID	Sensor Type Code	Sensor number	Type code	Event Data1	Event Data2	Event Data3
33h	0Fh	06h	6Fh	A0h	xxh	xxh
(BIOS	(System	(BIOS	(Sensor	(OEM Codes in	(Low Byte of	(High Byte of
POST)	Firmware	POST	Specific	Data2 & Data3)	POST Error	POST Error
	Progress)	Error)	Offset)		Code)	Code)

Table 38. SEL Format for POST Error Messages

Table 39. POST Error Messages and Handling

Error Code	Error Message	
0012	CMOS date / time not set	Major
0048	Password check failed	Major
0108	Keyboard component encountered a locked error.	Minor
0109	Keyboard component encountered a stuck key error.	Minor
0113	Fixed Media: The SAS RAID firmware can not run properly. The user should attempt to reflash the firmware.	Major
0140	PCI component encountered a PERR error.	Major
0141	PCI resource conflict	Major
0146	PCI out of resources error	Major
0192	Processor 0x cache size mismatch detected.	Fatal
0193	Processor 0x stepping mismatch.	Minor
0194	Processor 0x family mismatch detected.	Fatal

Error Code	Error Message	Response
0195	Processor 0x Intel(R) QPI speed mismatch.	Major
0196	Processor 0x model mismatch.	Fatal
0197	Processor 0x speeds mismatched.	Fatal
0198	Processor 0x family is not supported.	Fatal
019F	Processor and chipset stepping configuration is unsupported.	Major
5220	CMOS/NVRAM Configuration Cleared	Major
5221	Passwords cleared by jumper	Major
5224	Password clear Jumper is Set.	Major
8160	Processor 01 unable to apply microcode update	Major
8161	Processor 02 unable to apply microcode update	Major
8180	Processor 0x microcode update not found.	Minor
8190	Watchdog timer failed on last boot	Major
8198	OS boot watchdog timer failure.	Major
8300	Baseboard management controller failed self-test	Major
84F2	Baseboard management controller failed to respond	Major
84F3	Baseboard management controller in update mode	Major
84F4	Sensor data record empty	Major
84FF	System event log full	Minor
8500	Memory component could not be configured in the selected RAS mode.	Major
8501	DIMM Population Error.	Major
8502	CLTT Configuration Failure Error.	Major
8520	DIMM_A1 failed Self Test (BIST).	Major
8521	DIMM_A2 failed Self Test (BIST).	Major
8522	DIMM_B1 failed Self Test (BIST).	Major
8523	DIMM_B2 failed Self Test (BIST).	Major
8524	DIMM_C1 failed Self Test (BIST).	Major
8525	DIMM_C2 failed Self Test (BIST).	Major
8526	DIMM_D1 failed Self Test (BIST).	Major
8527	DIMM_D2 failed Self Test (BIST).	Major
8528	DIMM_E1 failed Self Test (BIST).	Major
8529	DIMM_E2 failed Self Test (BIST).	Major
852A	DIMM_F1 failed Self Test (BIST).	Major
852B	DIMM_F2 failed Self Test (BIST).	Major
8540	DIMM_A1 Disabled.	Major
8541	DIMM A2 Disabled.	Major
8542	 DIMM_B1 Disabled.	Major
8543	DIMM B2 Disabled.	Major
8544	DIMM C1 Disabled.	Major
8545	DIMM C2 Disabled.	Major
8546	DIMM D1 Disabled.	Major
8547	DIMM D2 Disabled.	Major
8548	DIMM_E1 Disabled.	Major
8549	DIMM E2 Disabled.	Major
854A	DIMM F1 Disabled.	Major

Error Code	Error Message	Response	
854B	DIMM_F2 Disabled.	Major	
8560	DIMM_A1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8561	DIMM_A2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8562	DIMM_B1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8563	DIMM_B2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8564	DIMM_C1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8565	DIMM_C2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8566	DIMM_D1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8567	DIMM_D2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8568	DIMM_E1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
8569	DIMM_E2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
856A	DIMM_F1 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
856B	DIMM_F2 Component encountered a Serial Presence Detection (SPD) fail error.	Major	
85A0	DIMM_A1 Uncorrectable ECC error encountered.	Major	
85A1	DIMM_A2 Uncorrectable ECC error encountered.	Major	
85A2	DIMM_B1 Uncorrectable ECC error encountered.	Major	
85A3	DIMM_B2 Uncorrectable ECC error encountered.	Major	
85A4	DIMM_C1 Uncorrectable ECC error encountered.	Major	
85A5	DIMM_C2 Uncorrectable ECC error encountered.	Major	
85A6	DIMM_D1 Uncorrectable ECC error encountered.	Major	
85A7	DIMM_D2 Uncorrectable ECC error encountered.	Major	
85A8	DIMM_E1 Uncorrectable ECC error encountered.	Major	
85A9	DIMM_E2 Uncorrectable ECC error encountered.	Major	
85AA	DIMM_F1 Uncorrectable ECC error encountered.	Major	
85AB	DIMM_F2 Uncorrectable ECC error encountered.	Major	
8604	Chipset Reclaim of non critical variables complete.	Minor	
9000	Unspecified processor component has encountered a non specific error.	Major	
9223	Keyboard component was not detected.	Minor	
9226	Keyboard component encountered a controller error.	Minor	
9243	Mouse component was not detected.	Minor	
9246	Mouse component encountered a controller error.	Minor	
9266	Local Console component encountered a controller error.	Minor	
9268	Local Console component encountered an output error.	Minor	
9269	Local Console component encountered a resource conflict error.	Minor	
9286	Remote Console component encountered a controller error.	Minor	
9287	Remote Console component encountered an input error.	Minor	
9288	Remote Console component encountered an output error.	Minor	
92A3	Serial port component was not detected	Major	
92A9	Serial port component encountered a resource conflict error	Major	
92C6	Serial Port controller error	Minor	
92C7	Serial Port component encountered an input error.	Minor	
92C8	Serial Port component encountered an output error.	Minor	
94C6	LPC component encountered a controller error.	Minor	
94C9	LPC component encountered a resource conflict error.	Major	

Error Code	Error Message	Response
9506	ATA/ATPI component encountered a controller error.	
95A6	PCI component encountered a controller error.	
95A7	PCI component encountered a read error.	
95A8	PCI component encountered a write error.	Minor
9609	Unspecified software component encountered a start error.	Minor
9641	PEI Core component encountered a load error.	Minor
9667	PEI module component encountered a illegal software state error.	Fatal
9687	DXE core component encountered a illegal software state error.	Fatal
96A7	DXE boot services driver component encountered a illegal software state error.	Fatal
96AB	DXE boot services driver component encountered invalid configuration.	Minor
96E7	SMM driver component encountered a illegal software state error.	Fatal
0xA022	Processor component encountered a mismatch error.	Major
0xA027	Processor component encountered a low voltage error.	Minor
0xA028	Processor component encountered a high voltage error.	Minor
0xA421	PCI component encountered a SERR error.	Fatal
0xA500	ATA/ATPI ATA bus SMART not supported.	Minor
0xA501	ATA/ATPI ATA SMART is disabled.	Minor
0xA5A0	PCI Express component encountered a PERR error.	Minor
0xA5A1	PCI Express component encountered a SERR error.	Fatal
0xA5A4	PCI Express IBIST error.	Major
0xA6A0	DXE boot services driver Not enough memory available to shadow a legacy option ROM.	Minor
0xB6A3	DXE boot services driver Unrecognized.	Major

The following table lists POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users of error conditions. The beep code is followed by a user-visible code on POST Progress LEDs.

Table 40. POST Error Beep Codes

Beeps	Error Message	POST Progress Code	Description	
3	Memory error	Multiple	System halted because a fatal error related to the memory was detected.	
-	The following Beep Codes are from the BMC, and are controlled by the Firmware team. They are listed here for convenience.			
1-5-2-1	CPU: Empty slot / population error.	N/A	CPU sockets are populated incorrectly – CPU1 must be populated before CPU2.	
1-5-4-2	Power fault: DC power unexpectedly lost (power good dropout)	N/A	Power unit sensors – power unit failure offset.	
1-5-4-4	Power control fault (Power good assertion timeout)	N/A	Power unit sensors – soft power control failure offset.	

In case of POST error(s) listed as Major, the BIOS enters the error manager and waits for the user to press an appropriate key before booting the operating system or entering the BIOS Setup.

The user can override this option by setting the POST Error Pause option as disabled on the BIOS setup Main screen. If this option is disabled, the system boots the operating system without user intervention. The default is disabled.

Word / Acronym	Definition
ACA	Australian Communication Authority
ANSI	American National Standards Institute
BMC	Baseboard Management Controller
CMOS	Complementary Metal Oxide Silicon
D2D	DC-to-DC
EMP	Emergency Management Port
FP	Front Panel
FRB	Fault Resilient Boot
FRU	Field Replaceable Unit
LCD	Liquid Crystal Display
LPC	Low-Pin Count
MTBF	Mean Time Between Failure
MTTR	Mean Time to Repair
OTP	Over-temperature Protection
OVP	Over-voltage Protection
PFC	Power Factor Correction
PSU	Power Supply Unit
RI	Ring Indicate
SCA	Single Connector Attachment
SDR	Sensor Data Record
SE	Single-Ended
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus
VCCI	Voluntary Control Council for Interference

Glossary

Reference Documents

- Intel[®] Server Board S5500BC Technical Product Specification
- Intel[®] Server Chassis SC5650 Technical Product Specification
- Intel[®] Server Board S5500BC / Intel[®] Server Chassis SC5650 / Intel[®] Server System SR1630BC Spares/Parts List and Configuration Guide
- Intel[®] S5500 Chipsets Server Board BIOS External Product Specification