

# Intel<sup>®</sup> Server Board S5500HV/Intel<sup>®</sup> Server System SR1670HV

**Technical Product Specification** 

Intel order number E69391-006

**Revision 1.2** 

May, 2010

**Enterprise Platforms and Services Division** 



## **Revision History**

| Date       | Revision<br>Number | Modifications  |  |
|------------|--------------------|--|--|
| June 2009  | 1.0                | 1 <sup>st</sup> Production Release   |  |
| July 2009  | 1.1                | Corrected some typo and power connector pin-outs definition                  |  |
| March 2010 | 1.2                | Updated new 5600 processor support information and revise CNCA Certification |  |

## Disclaimers

Information in this document is provided in connection with Intel<sup>®</sup> products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel<sup>®</sup> Server Board S5500HV and Intel<sup>®</sup> Server System SR1670HV may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel's own chassis are designed and tested to meet the intended thermal requirements of these components when the fully integrated system is used together. It is the responsibility of the system integrator that chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

\*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2010.

## Table of Contents

| 1. | Introduc              | ction  | 1  |
|----|-----------------------|--|----|
| 1  | .1                    | Chapter Outline  | 1  |
| 1  | .2                    | Server Board Use Disclaimer  | 1  |
| 2. | Intel <sup>®</sup> Se | erver Board S5500HV Overview   | 2  |
| 2  | .1                    | Intel <sup>®</sup> Server Board S5500HV Feature Set                        | 2  |
| 2  | 2                     | Server Board Layout  | 4  |
|    | 2.2.1                 | Server Board Connector and Component Layout                                | 5  |
|    | 2.2.2                 | Server Board Rear I/O Layout   | 6  |
| 3. | Functio               | nal Architecture   | 7  |
| 3  | 5.1                   | Processor Support  | 7  |
|    | 3.1.1                 | Intel <sup>®</sup> Xeon <sup>®</sup> Processor 5500 Series and 5600 Series | 8  |
|    | 3.1.2                 | Processor Population Rules   | 11 |
|    | 3.1.3                 | Unified Retention System Support   | 11 |
| 3  | 5.2                   | Intel <sup>®</sup> QuickPath Memory Controller and Memory Subsystem        | 12 |
|    | 3.2.1                 | Intel <sup>®</sup> Server Board S5500HV Memory Support                     | 13 |
| 3  | 3.3                   | Intel <sup>®</sup> 5500 Chipset IOH  | 19 |
| 3  | 3.4                   | Intel <sup>®</sup> 82801Jx I/O Controller Hub (ICH10R)                     | 19 |
|    | 3.4.2                 | USB 2.0 Support  | 21 |
|    | 3.4.3                 | Keyboard and Mouse Support   | 21 |
| 3  | 5.5                   | Network Interface Controller (NIC)   | 21 |
| 3  | 9.6                   | ASPEED* AST2050 Graphics and Remote Management Processor                   | 23 |
|    | 3.6.1                 | Video Support  | 23 |
|    | 3.6.2                 | Baseboard Management Controller & BMC Module                               | 23 |
| 4. | Platform              | n Management   | 26 |
| 4  | .1                    | System Fan Control   | 27 |
| 4  | .2                    | On-board/System Sensor Information   | 27 |
| 4  | .3                    | Error Handling and Messaging   | 31 |
| 5. | Connect               | tor/Header Locations and Pin-outs  | 36 |
| 5  | 5.1                   | Power Connectors   | 36 |
| 5  | 5.2                   | Serial ATA Connectors  | 36 |
| 5  | 5.3                   | Front Panel Headers  | 37 |

| 5.4                   | System Management Headers                            |    |  |
|-----------------------|--|----|--|
| 5.4.1                 | SGPIO Header   |    |  |
| 5.4.2                 | Power Supply SMBus Connectors                        |    |  |
| 5.5                   | I/O Connectors                                       | 40 |  |
| 5.5.1                 | VGA Connector  |    |  |
| 5.5.2                 | NIC Ports  | 40 |  |
| 5.5.3                 | Serial Port Connector                                | 41 |  |
| 5.5.4                 | USB Connectors                                       | 41 |  |
| 5.6                   | Fan Headers  |    |  |
| 6. Config             | juration Jumpers                                     | 43 |  |
| 6.1                   | Clear RTC RAM (CLRTC1) Jumper                        | 43 |  |
| 6.2                   | VGA Controller Enable/Disable Jumper                 | 44 |  |
| 6.3                   | NIC 1 & NIC 2 Enable/Disable Jumper                  | 44 |  |
| 6.4                   | Embedded RAID Option Select Jumper                   | 45 |  |
| 6.5                   | DDR3 voltage control jumpers (**Future Support Only) |    |  |
| 6.6                   | BIOS Recovery Jumper                                 | 47 |  |
| 7. Intel <sup>®</sup> | Light-Guided Diagnostics                             |    |  |
| 7.1                   | Standby Voltage LED                                  |    |  |
| 7.2                   | CPU Fault LED  |    |  |
| 7.3                   | System Identification LED                            | 49 |  |
| 7.4                   | BMC LED  |    |  |
| 8. Intel <sup>®</sup> | Server System SR1670HV Overview                      | 50 |  |
| 8.1                   | Front Panel Features                                 | 51 |  |
| 8.2                   | Rear Panel Features                                  | 52 |  |
| 8.3                   | System LED Overview                                  | 53 |  |
| 8.3.1                 | Front Control Panel LEDs                             | 53 |  |
| 8.3.2                 | LAN Port LEDs  | 53 |  |
| 8.3.3                 | Hard Drive Status LEDs                               | 54 |  |
| 8.4                   | System Storage                                       | 54 |  |
| 8.5                   | System Cooling                                       | 55 |  |
| 8.6                   | System Power   | 56 |  |
| 8.6.1                 | Power Supply Module Specification                    | 57 |  |
| 8.6.2                 | AC Power Cord Specification Requirements             | 58 |  |
| 8.7                   | Add-in Card Support                                  | 58 |  |
| 9. Enviro             | nmental Specifications                               | 59 |  |

| 9.1        | Intel <sup>®</sup> Server Board S5500HV Environmental Specifications   | 59 |
|------------|--|----|
| 9.2        | Processor Power Support (Server Board Only)                            | 59 |
| 9.3        | Intel <sup>®</sup> Server System SR1670HV Environmental Specifications | 60 |
| 9.4        | Processor Power Support (Integrated System)                            | 60 |
| 10. Regula | tory and Certification   | 61 |
| 10.1       | Intel <sup>®</sup> Server Board S5500HV Regulatory and Certification   | 61 |
| 10.1.1     | Electromagnetic Compatibility Notices                                  | 62 |
| 10.1.2     | FCC Verification Statement   | 63 |
| 10.1.3     | ICES-003 (Canada)  | 63 |
| 10.1.4     | Europe (CE Declaration of Conformity)                                  | 63 |
| 10.1.5     | Japan EMC Compatibility  | 63 |
| 10.1.6     | BSMI (Taiwan)  | 64 |
| 10.1.7     | RRL (Korea)  | 64 |
| 10.2       | Intel <sup>®</sup> Server System SR1670HV Regulatory and Certification | 64 |
| 10.2.1     | Product Regulatory Compliance  | 64 |
| 10.2.2     | Use of Specified Regulated Components                                  | 65 |
| 10.2.3     | Electromagnetic Compatibility Notices                                  | 67 |
| 10.3       | Product Ecology Compliance   | 69 |
| 10.4       | Other Markings   | 71 |
| 10.5       | Component Regulatory Requirements to Support System and/or Baseboa     |    |
|            | ons  |    |
|            | t Safety Information   |    |
| 11.1       | Safety Warnings & Cautions   |    |
| 11.2       | Site Selection   |    |
| 11.3       | Equipment Handling Practices   |    |
| 11.4       | Power and Electrical Warnings  |    |
| 11.4.1     | Replacing the Back up Battery  |    |
| 11.4.2     | Power Cord Warnings  | 76 |
| 11.5       | System Access Warnings   |    |
| 11.6       | Rack Mount Warnings  | 77 |
| 11.7       | Cooling and Airflow  |    |
| 11.8       | Laser Peripherals or Devices   |    |
| Appendix A | A: Product Usage Tips  | 79 |
| Glossary   |  | 80 |
| Reference  | Documents  | 83 |

## List of Figures

| Figure 1. Intel <sup>®</sup> Server Board S5500HV                          | 4    |
|--|------|
| Figure 2. Intel <sup>®</sup> Server Board S5500HV Layout                   | 5    |
| Figure 3. Intel <sup>®</sup> Server Board S5500HV Rear I/O Layout          | 6    |
| Figure 4. Intel <sup>®</sup> Server Board S5500HV Functional Block Diagram | 7    |
| Figure 5 Processor Architecture  | 9    |
| Figure 6. Unified Retention System and Unified Backplate Assembly          | . 12 |
| Figure 7. Conceptual Memory Layout Diagram                                 | . 13 |
| Figure 8. DIMM Slot Nomenclature   | .14  |
| Figure 9. Intel Server Board S5500HV Memory Slot Layout                    | .14  |
| Figure 10. Mirror Channel Mode Memory Population                           | . 18 |
| Figure 11. RAID Option Jumper Block  | . 20 |
| Figure 12. Internal USB Port Locations                                     | .21  |
| Figure 13. NIC Enable/Disabled Jumper Block                                | . 22 |
| Figure 14. Video Enable/Disable Jumper Block                               | .23  |
| Figure 15. Baseboard Management Module                                     | .24  |
| Figure 16. Management NIC  | . 25 |
| Figure 17. System Fan Connector Locations                                  | .27  |
| Figure 18. System Fan Connector Pin-out Definition                         | .27  |
| Figure 19. 20-pin ATX Main Power Connector Pin-out and Location            | . 36 |
| Figure 20. 4-pin Peripheral Power Connector Pin-out and Location           | . 36 |
| Figure 21. SATA Connector Location and Pin-out                             | . 37 |
| Figure 22. Front Panel Header Location and Pin-out                         | . 37 |
| Figure 23. AUX Front Panel Header Location and Pinout                      | . 38 |
| Figure 24. SGPIO Header Location and Pin-out                               | . 39 |
| Figure 25. Power Supply SMBus Connector Location and Pin-out               | . 40 |
| Figure 26. Clear RTC Jumper Block  | .43  |
| Figure 27. Video Enable/Disable Jumper                                     | .44  |
| Figure 28. NIC1 & NIC2 Enable/Disable Jumper                               | .45  |
| Figure 29. Embedded RAID Option Select Jumper                              | .45  |
| Figure 30. BIOS Recovery Jumper  | . 47 |
| Figure 31. Stand-by Voltage LED  | . 48 |
| Figure 32. CPU Fault LED   | .48  |

| igure 33. System ID LED  |
|--|
| igure 34. BMC LED  |
| igure 35. Intel <sup>®</sup> Server System SR1670HV50                          |
| igure 36. Intel <sup>®</sup> Server System SR1670HV - Front Panel Overview     |
| igure 37. Intel <sup>®</sup> Server System SR1670HV - Back Panel Overview      |
| igure 38. Intel <sup>®</sup> Server System SR1670HV - Front Control Panel LEDs |
| igure 39. LAN Port LED Identification53  |
| igure 40. Hard Drive LED Identification54                                      |
| igure 41. Hard Drive Assembly54  |
| igure 42 Har driver Bay Assembly55   |
| igure 43. System Fan Assembly55  |
| igure 44. System Fan Removal55   |
| igure 45. Intel <sup>®</sup> Server System SR1670HV - Power Sub-system         |
| igure 46. Power Module Removal57   |
| igure 47. AC Cord Specification  |
| igure 48. Intel <sup>®</sup> Server System SR1670HV - Add-in card support      |

## List of Tables

| Table 1. Intel <sup>®</sup> Server Board S5500HV Feature Set              | 2  |
|---|----|
| Table 2. Major Board Components   | 6  |
| Table 3 Supported RDIMM configurations                                    | 15 |
| Table 4 Supported UDIMM configurations                                    | 16 |
| Table 5 Memory Population Table   | 17 |
| Table 6. Supported Mirrored DIMM Population                               | 19 |
| Table 7. NIC Status LEDs  | 22 |
| Table 8. System Sensors   | 29 |
| Table 9. LED/Power Module Sensors   | 30 |
| Table 10. Backplane Sensors   | 30 |
| Table 11. Power Module Sensors  | 30 |
| Table 12. System Fan Sensors  | 30 |
| Table 13. FRU Sensors   | 31 |
| Table 14. BIOS Error Messages and Checkpoints                             | 31 |
| Table 15. VGA Connector Pin-out   | 40 |
| Table 16. RJ-45 10/100/1000 NIC Connector Pin-out                         | 41 |
| Table 17. Serial Port Pin-out   | 41 |
| Table 18. External USB Connector Pin-out                                  | 42 |
| Table 19. 4-pin System Fan Connector Pin-out                              | 42 |
| Table 20. Intel <sup>®</sup> Server System SR1670HV Feature Set           | 51 |
| Table 21. Power Supply Module Specification                               | 57 |
| Table 22. Over Current Protection Limits                                  | 57 |
| Table 23. Over Voltage Protection Limits                                  | 57 |
| Table 24. AC Cord Specification   | 58 |
| Table 25. Server Board Environmental Limits Summary                       | 59 |
| Table 26. Intel <sup>®</sup> Xeon <sup>®</sup> Processor TDP Guidelines   | 59 |
| Table 27. Server System Environmental Limits Summary                      | 60 |
| Table 28. Server Board Product Safety & Electromagnetic (EMC) Compliance  | 61 |
| Table 29. Server System Product Safety & Electromagnetic (EMC) Compliance | 66 |

< This page intentionally left blank. >

## 1. Introduction

This Technical Product Specification (TPS) provides information detailing the features, functionality, and high-level architecture of the Intel<sup>®</sup> Server Board S5500HV and the Intel<sup>®</sup> Server System SR1670HV.

Additional product information can be found at the following Intel website:

http://support.intel.com/support/motherboards/server/SR1670HV/

### 1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Intel<sup>®</sup> Server Board S5500HV Overview
- Chapter 3 Functional Architecture
- Chapter 4 Platform Management
- Chapter 5 Connector/Header Locations and Pin-outs
- Chapter 6 Configuration Jumpers
- Chapter 7 Intel<sup>®</sup> Light-Guided Diagnostics
- Chapter 8 Intel<sup>®</sup> Server System SR1670HV Overview
- Chapter 9 Environmental Specifications
- Chapter 10 Regulatory and Certification
- Chapter 11 Product Safety Information
- Appendix A Product Usage Tips
- Glossary of Terms
- Product Reference Documents

### 1.2 Server Board Use Disclaimer

Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system meets the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

## 2. Intel<sup>®</sup> Server Board S5500HV Overview

The Intel<sup>®</sup> Server Board S5500HV is designed to support high density rack server markets. Its unique half width board design (6.3" x 16.7") allows for possible dual server node configurations within a single rack mount chassis application.

## 2.1 Intel<sup>•</sup> Server Board S5500HV Feature Set

| Feature                | Description  |
|------------------------|--|
| Processors             | Support for one or two Intel <sup>®</sup> Xeon <sup>®</sup> Processors 5500 Series and 5600 Series in FC-LGA 1366 Socket B package with up to 130 W Thermal Design Power (TDP) |
|                        | • 4.8 GT/s, 5.86 GT/s and 6.4 GT/s Intel <sup>®</sup> QuickPath Interconnect (Intel <sup>®</sup> QPI)  |
| Memory                 | Support for 800/1066/1333 MT/s ECC registered (RDIMM) or unbuffered (UDIMM) DDR3 memory.   |
|                        | 12 DIMMs total across 6 memory channels (3 channels per processor).  |
| Chipset                | Intel <sup>®</sup> 5500 Chipset IOH  |
|                        | Intel <sup>®</sup> 82801Jx I/O Controller Hub (ICH10R)   |
| I/O Control            | External connections:  |
|                        | <ul> <li>DB-15 Video connector</li> </ul>  |
|                        | <ul> <li>DB-9 COM1 Serial Port connector</li> </ul>  |
|                        | <ul> <li>Two RJ-45 Network Interface Connectors (Stacked) for 10/100/1000 Mb</li> </ul>  |
|                        | <ul> <li>One RJ-45 Management Network Interface Connector</li> </ul>   |
|                        | Two USB 2.0 connectors   |
|                        | Internal connections:  |
|                        | <ul> <li>One USB 1x5 pin header, supporting one USB 2.0 port</li> </ul>  |
|                        | One USB 2.0 Type F Connector   |
|                        | Four SATA II Connectors  |
|                        | <ul> <li>20-pin ATX Main Power Connector(s)</li> </ul>   |
|                        | <ul> <li>4-pin Peripheral Drive Power Connector</li> </ul>   |
|                        | <ul> <li>Power Supply SMBus Interface Header</li> </ul>  |
|                        | <ul> <li>Front Panel Headers providing support for control button and LED options</li> </ul>   |
| System Fan Support     | Four 4-pin managed system fan headers  |
| Add-in Adapter Support | One riser slot supporting low-profile X16 GEN2 PCI Express* riser cards  |
| Video                  | On-board ASPEED* AST2050 with integrated Video Controller  |
|                        | <ul> <li>Integrated 2D Video Controller</li> </ul>   |
|                        | <ul> <li>8 MB Video Memory</li> </ul>  |
| Hard Drive             | Support for Four ICH10R SATA II ports with support for the following integrated RAID solutions:  |
|                        | <ul> <li>Intel<sup>®</sup> Matrix Storage Manager supporting Software RAID levels 0/1/5/10<br/>(Windows* Only)</li> </ul>  |
|                        | <ul> <li>LSI* SATA Software RAID supporting Software RAID levels 0/1/10 (Windows and<br/>Linux)</li> </ul>   |
| LAN                    | Two 10/100/1000 Ethernet LAN ports provided by Intel <sup>®</sup> 82574L PHYs with Intel <sup>®</sup> I/O Acceleration Technology  |

 Table 1. Intel<sup>®</sup> Server Board S5500HV Feature Set

| Feature         Description |   |
|-----------------------------|---|
| Server Management           | <ul> <li>On-board ASPEED AST2050 with integrated Baseboard Management Controller</li> <li>BMC Management Module with IPMI 2.0 support (Included)</li> <li>10/100 Management NIC port</li> </ul> |

## 2.2 Server Board Layout



Figure 1. Intel<sup>®</sup> Server Board S5500HV

#### 2.2.1 Server Board Connector and Component Layout

The following figure shows the board layout of the server board. Each connector and major component is identified by letter, with a description of each given in Table 2.





Figure 2. Intel<sup>®</sup> Server Board S5500HV Layout

| Table 2. Major Board | Components |
|----------------------|------------|
|----------------------|------------|

|   | Description                         |   | Description                              |
|---|-------------------------------------|---|--|
| А | Rear I/O Connectors                 | К | CPU 1 DIMM Slots (Slots A1– C2)          |
| В | BMC Management Module connector     | L | Peripheral Drive Power Connector – 4 pin |
| С | SATA Ports 1-4                      | М | CPU 2 - LGA 1366 Socket                  |
| D | Internal USB(4) 2.0 Port            | N | CMOS Battery                             |
| Е | CPU 2 DIMM Slots (Slots D1 – F2)    | 0 | Auxilary Front Panel Header              |
| F | CPU 1 - LGA 1366 Socket             | Р | Front Panel Header                       |
| G | Power Supply SMBus - 2x3 Pin Header | Q | X16 GEN 2 PCI Express* Riser Card Slot   |
| Н | Main Power Connector – 20 pin       |   |  |
| Ι | System Fan Connectors               |   |  |
| J | USB(3) 2.0 - 1x5 Pin Header         |   |  |

### 2.2.2 Server Board Rear I/O Layout

The following figure shows the layout of the rear I/O components for the server board.



| 1 | BMC Management NIC Port | 5 | COM 1 Serial Port  |
|---|-------------------------|---|--------------------|
| 2 | Stacked USB 2.0 Ports   | 6 | Video Connector    |
| 3 | LAN 1 Port 10/100/1000  | 7 | Blue System ID LED |
| 4 | LAN 2 Port 10/100/1000  |   |                    |

### Figure 3. Intel<sup>®</sup> Server Board S5500HV Rear I/O Layout

## 3. Functional Architecture

The Intel<sup>®</sup> Server Board S5500HV is based on Intel architecture with I/O and performance features provided with the Intel<sup>®</sup> 5500 Chipset I/O Hub (IOH), Intel<sup>®</sup> ICH10R I/O controller hub, and the Intel<sup>®</sup> Xeon<sup>®</sup> processor 5500 Series and 5600 Series featuring Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI).

This chapter provides a high-level description of the functionality associated with each chipset component and the architectural blocks that make up the server board.




Figure 4. Intel<sup>®</sup> Server Board S5500HV Functional Block Diagram

## 3.1 Processor Support

The server board supports the following:

• Two on board FC-LGA 1366 socket B package processor sockets.

- Functional support for one or two Intel<sup>®</sup> Xeon<sup>®</sup> Processors 5500 Series and 5600 Series with 4.8 GT/s, 5.86 GT/s or 6.4 GT/s with Intel<sup>®</sup> QuickPath Interconnect.
- Up to 130 Watt Thermal Design Power (TDP)

**NOTE:** Previous generations of the Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported on this server board.

#### 3.1.1 Intel<sup>•</sup> Xeon<sup>•</sup> Processor 5500 Series and 5600 Series

The Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series are new micro-architecture based on Intel 45nm and 32nm process technology. The enhancements of the Intel Xeon Processor 5500 Series and 5600 Series are a result of six major technology developments:

- New processor architecture
- Intel<sup>®</sup> QuickPath Technology
- Hyper-threading
- Intelligent power
- Turbo boost
- Integrated Memory Controller


The processor supports all the existing Streaming SIMD Extensions 2 (SSE2), Streaming SIMD Extensions 3 (SSE3) and Streaming SIMD Extensions 4 (SSE4); in addition to several advanced technologies including:

- Execute Disable Bit
- Intel<sup>®</sup> Extended Memory 64 Technology (Intel<sup>®</sup> EM64T)
- Enhanced Intel SpeedStep<sup>®</sup> Technology
- Intel<sup>®</sup> Virtualization Technology (Intel<sup>®</sup> VT)
- Simultaneous Multithreading.

#### 3.1.1.1 New Processor Architecture

The Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series feature several new architectural innovations, including:

- A distinction between the core and "uncore" in terms of chip design
- Four distinct cores per processor
- New Level 3 shared Smart Cache
- More parallelism: 33% more micro-ops over 45nm Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5400 Series
- Enhanced algorithms and branch prediction capabilities
- High bandwidth Intel<sup>®</sup> QuickPath Memory Controller: up to 25.6GB/s
- An Integrated Memory Controller



#### Figure 5 Processor Architecture

The Intel Smart Cache architecture features a new three-level hierarchy.

1<sup>st</sup> Level Cache

- 32 KB instruction cache
- 32 KB data cache (which supports more L1 misses in parallel than Core 2)

2<sup>nd</sup> Level Cache

- New cache introduced in the Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series
- Unified (holds code and data)
- 256KB per core
- **Performance**: Very low latency (new dedicated L2 cache improves performance by reducing latency to frequently used data)
- Scalability: As core count increases, pressure on shared cache is reduced

3<sup>rd</sup> Level Cache

- Shared across all cores
- Size depends on number of cores
- Quad-core: up to 8 MB
- Scalability: built to vary size with varied core counts with the ability to easily increase L3 size in future parts
- Inclusive cache policy for best performance
- The data residing in L1/L2 must be present in 3rd level
- Shares memory among all cores

#### 3.1.1.2 Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI)

Intel<sup>®</sup> QPI is a cache-coherent, link-based interconnect specification for processor, chipset, and I/O bridge components. Intel<sup>®</sup> QPI can be used in a wide variety of desktop, mobile, and server platforms spanning IA-32 and Intel<sup>®</sup> Itanium<sup>®</sup> architectures. Intel<sup>®</sup> QPI also provides support for high-performance I/O transfer between I/O nodes. It allows connection to standard I/O buses such as PCI Express<sup>\*</sup>, PCI-X, PCI (including peer-to-peer communication support), AGP, etc., through appropriate bridges.

Each Intel<sup>®</sup> QPI link consists of 20 pairs of uni-directional differential lanes for the transmitter and receiver, plus a differential forwarded clock. A full width Intel<sup>®</sup> QPI link pair consists of 84 signals (20 differential pairs in each direction) plus a forwarded differential clock in each direction. Each Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series supports two Intel<sup>®</sup> QPI links, one going to the other processor and the other to the Intel<sup>®</sup> 5500 Chipset IOH.

In the current implementation, Intel<sup>®</sup> QPI ports are capable of operating at transfer rates of up to 6.4 GT/s. Intel<sup>®</sup> QPI ports operate at multiple lane widths (full - 20 lanes, half - 10 lanes, quarter - 5 lanes) independently in each direction between a pair of devices communicating via Intel<sup>®</sup> QPI. The server board supports full width communication only.

#### 3.1.1.3 Intel<sup>•</sup> Hyper-Threading Technology

Intel<sup>®</sup> Hyper-Threading Technology lets you run two threads at the same time per core. This capability lets the processor take advantage of a 4-wide execution engine, effectively hiding the latency of a single thread. However, the data residing in L1/L2 *must* be present in 3rd level cache.

This is the most power efficient performance feature of the Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series. It's very efficient performance boost that comes at a very low die area cost. Depending on the application, it can provide significant performance benefit and is much more efficient than adding an entire core. It supports larger caches and provides for massive memory bandwidth.

#### 3.1.1.4 Intel<sup>®</sup> Intelligent Power Technology

The Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series feature two Intel<sup>®</sup> Intelligent Power Technologies:

**Integrated Power Gates** - this feature lets individual idle cores reduce power to nearly zero independently. Core power can be controlled automatically or manually.

Automated Low Power States – this feature allows for more and lower CPU power states with reduced latency during transitions. Also, it now features power management on memory and I/O chip as well as the processor. This adjusts system power consumption based on real-time loads.

#### 3.1.1.5 Turbo Mode

Intel<sup>®</sup> Turbo Boost Technology opportunistically and automatically allows the processor to run faster than the marked frequency if the part is operating below power, temperature, and current limits. This can result in increased performance of both multi-threaded and single threaded workloads.

Turbo boost operation:

- Operates under OS control only entered when OS requests higher performance state (P0).
- Turbo Boost availability is independent of the number of active cores
- Max Turbo boost frequency is dependent on the number of active cores and varies by processor configuration.
- Amount of time the system spends in Turbo Boost will depend on the workload, operating environment, and platform design.
- Turbo Boost can be enabled or disabled by BIOS.

#### 3.1.1.6 Integrated Memory Controller

The Intel<sup>®</sup> 5500 Chipset Series employs a new design where the memory controller, referred to as the Intel<sup>®</sup> QuickPath Memory Controller, is now embedded as part of the processor architecture.

The Intel<sup>®</sup> QuickPath Memory Controller provides up to three memory channels per processor supporting up to 32 GB/s bandwidth per memory controller. Supported memory follows the DDR3 specification and supports the following characteristics:

- 800MHz, 1066MHz and 1333MHz operating frequencies
- Single-rank (SR), dual-rank (DR) and quad-rank (QR)
- Registered DIMM (RDIMM) or Unbuffered DIMM (UDIMM)

#### 3.1.2 Processor Population Rules

**Note:** Although the server board does support dual-processor configurations consisting of different processors that meet the defined criteria below, Intel does not perform validation testing of this configuration. For optimal system performance in dual-processor configurations, Intel recommends that identical processors be installed.

When using a single processor configuration, the processor can be installed into either CPU1 or CPU2 processor sockets.

When two processors are installed, the following population rules apply:

- Both processors must have the same Intel<sup>®</sup> QuickPath Interconnect frequency
- Both processors must have the same core frequency
- Both processors must have the same internal cache sizes
- Both processors must have the same Thermal Design Power (TDP Watts) rating
- Processor stepping within a common processor family can be mixed as long as it is listed in the processor specification updates published by Intel Corporation.

#### 3.1.3 Unified Retention System Support

The server board complies with Intel's Unified Retention System (URS) and the Unified Backplate Assembly. The server board ships with a made-up assembly of Independent Loading Mechanism (ILM) and Unified Backplate for each processor socket.

The URS retention transfers load to the server board through the unified backplate assembly. The URS spring, captive in the heatsink, provides the necessary compressive load for the thermal interface material. All components of the URS heatsink solution are captive to the heatsink and only require a Philips\* screwdriver to attach to the unified backplate assembly. See the following figure for the stacking order of the URS components.




Figure 6. Unified Retention System and Unified Backplate Assembly

## 3.2 Intel<sup>®</sup> QuickPath Memory Controller and Memory Subsystem

The Intel<sup>®</sup> QuickPath Memory Controller provides up to three memory channels per processor supporting up to 32 GB/s bandwidth per memory controller. Supported memory follows the DDR3 specification and supports the following characteristics:

- 800MHz, 1066MHz and 1333MHz operating frequencies
- Single-rank (SR), dual-rank (DR) and quad-rank (QR)

- Registered DIMM (RDIMM) or Unbuffered DIMM (UDIMM)
  - RDIMMs must be ECC only
  - UDIMMs can be ECC or non-ECC and can be mixed within a common configuration
  - The Channel Independent mode is the only memory RAS mode that supports non-ECC DIMMs.
  - The presence of a single non-ECC UDIMM results in the disabling of ECC functionality.
  - RDIMMs and UDIMMs cannot be mixed within a common system memory configuration

**Note:** Although non-ECC memory can be used on this server board, Intel does not validate and strongly discourages their use in a working server environment.

The following table shows the maximum memory amounts possible using RDIMM type memory:

| Single Rank RDIMMs   | 48 GB           |  |  |  |
|----------------------|-----------------|--|--|--|
| 800 MHz and 1066 MHz | (12x 4GB DIMMs) |  |  |  |
| Dual Rank RDIMMs     | 96 GB           |  |  |  |
| 800 MHz and 1066 MHz | (12x 8GB DIMMs) |  |  |  |
| Quad Rank RDIMMs (1) | 96 GB           |  |  |  |
| 800 MHz only         | (12x 8GB DIMMs) |  |  |  |

**NOTE:** (1) Due to thermal requirements needed to support Quad Rank x4 DDR3 DIMMs, this memory type is not supported in the Intel<sup>®</sup> Server System SR1670HV. Support for this memory type should be verified with other server chassis/system manufacturers planning to support this server board.

### 3.2.1 Intel<sup>•</sup> Server Board S5500HV Memory Support

The Intel<sup>®</sup> Server Board S5500HV provides six DIMM slots across 3 memory channels per processor, for a total of twelve DIMM slots.





Figure 7. Conceptual Memory Layout Diagram


The nomenclature for DIMM slots implemented on the Intel<sup>®</sup> Server Board S5500HV is detailed in the following figure.

|    | Processor Socket 1 |       |           |                  |    |    |    | Processor                      | Socket 2 |     |               |
|----|--------------------|-------|-----------|------------------|----|----|----|--------------------------------|----------|-----|---------------|
|    | nnel 0<br>A)       | Chanr | nel 1 (B) | Channel 2<br>(C) |    |    |    | Channel 0 Channel 1 (E)<br>(D) |          | Cha | nnel 2<br>(F) |
| A1 | A2                 | B1    | B2        | C1               | C2 | D1 | D2 | E1                             | E2       | F1  | F2            |

Figure 8. DIMM Slot Nomenclature

On the Intel<sup>®</sup> Server Board S5500HV the DIMM slots are identified as shown below:





**Note:** Memory is only populated using DIMM slots associated with a given installed processor. Ie.) With only one processor installed, only the DIMM slots associated with that processor should be populated. Memory installed into DIMM slots for a processor that is not installed are non-functional.

- DIMMs are organized into physical slots on DDR3 memory channels that belong to processor sockets.
- The memory channels from processor socket 1 are identified as Channels A, B, and C. The memory channels from processor socket 2 are identified as Channels D, E, and F.

- The memory slots associated with a given processor are unavailable if the given processor socket is not populated.
- A processor may be installed without populating the associated memory slots provided a second processor is installed with associated memory. In this case, the memory is shared by the processors. However, this is not a recommended configuration due to the associated latency which will affect performance.
- Processor sockets are self-contained and autonomous. However, all memory subsystem support (i.e., Memory RAS, Error Management, etc.) in the BIOS setup are applied commonly across processor sockets.

#### 3.2.1.1 Memory Population Rules

DIMM population requirements are dependent upon the number of slots per channel; the number of DIMMs installed; and rank type. When installing memory consider the following:

- Populate DIMMs by channel starting with the Blue slot farthest from the CPU
- All channels in a system will run at the fastest common frequency
- RDIMMs and UDIMMs may not be mixed
- If two 1333 MHz capable UDIMMs or RDIMMs is detected in the same channel, BIOS will flag this as a warning and force the speed down to 1066 MHz.

#### 3.2.1.1.1 Supported RDIMM configurations:

| DIMM Slots<br>per Channel | DIMMs Populated<br>per Channel | DIMM Type              | Speeds                | Ranks per<br>DIMM    | Population Rules   |
|---------------------------|--------------------------------|------------------------|-----------------------|----------------------|--|
| 2                         | 1                              | Registered<br>DDR3 ECC | 800,<br>1066,<br>1333 | SR or DR             | 1. Any combination of x4 and x8<br>RDIMMs, with 1Gb or 2Gb DRAM<br>density |
| 2                         | 1                              | Registered<br>DDR3 ECC | 800, 1066             | QR Only              |  |
| 2                         | 2                              | Registered<br>DDR3 ECC | 800, 1066             | Mixing SR,<br>DR     |  |
| 2                         | 2                              | Registered<br>DDR3 ECC | 800                   | Mixing SR,<br>DR, QR |  |

#### Table 3 Supported RDIMM configurations

 256 Mb, 512 Mb and 4 Gb DRAM technologies and x16 DRAM on RDIMM are NOT supported

 If a quad rank RDIMM is mixed with a single rank or dual rank DIMM on given channel, the quad rank DIMM must be populated in the lowest numbered slot.

#### 3.2.1.1.2 Supported UDIMM configurations:

#### Table 4 Supported UDIMM configurations

| DIMM      | DIMMs       | DIMM Type        | Speeds | Ranks per DIMM | Population Rules                     |
|-----------|-------------|------------------|--------|----------------|--------------------------------------|
| Slots per | Populated   |                  |        |                |                                      |
| Channel   | per Channel |                  |        |                |                                      |
| 2         | 1           | Unbuffered DDR3  | 800,   | SR or DR       | 1. Any combination of x8 UDIMMs with |
|           |             | (with or without | 1066,  |                | 1Gb or 2Gb DRAM Density              |
|           |             | ECC)             | 1333   |                |                                      |
| 2         | 2           | Unbuffered DDR3  | 800,   | Mixing SR, DR  |                                      |
|           |             | (with or without | 1066   |                |                                      |
|           |             | ECC)             |        |                |                                      |

 256 Mb, 512 Mb and 4 Gb DRAM technologies; x4 DRAM on UDIMM and Quad rank UDIMM are not supported

- Mixing ECC and non-ECC UDIMMs anywhere on the platform will force system to run in non-ECC mode
- No RAS support for non-ECC UDIMMs
- No x4 SDDC support with UDIMM w/ECC, however x8 SDDC is supported in lock step mode with x8 UDIMMs w/ECC

**Note:** Although non-ECC memory can be used on this server board, Intel does not plan to validate and strongly discourages their use in a working server environment.

When installing DIMMs, the following population rules should be followed to deliver best performance

- Maximize number of channels populated first
- Balanced DIMM population across channels and sockets.

| CPU 1 Configuration |         |         |              |                   |         |              |  |  |  |
|---------------------|---------|---------|--------------|-------------------|---------|--------------|--|--|--|
|                     | DIMM_A2 | DIMM_A1 | DIMM_B2      | DIMM_B1           | DIMM_C2 | DIMM_C1      |  |  |  |
| 1 DIMM              | -       | V       | -            | -                 | -       | -            |  |  |  |
| 2 DIMMs             | -       | V       | -            | V                 | -       | -            |  |  |  |
| 3 DIMMs             | -       | V       | -            | V                 | -       | V            |  |  |  |
| 4 DIMMs             | V       | V       | -            | V                 | -       | V            |  |  |  |
| 6 DIMMs             | V       | V       | $\checkmark$ | $\mathbf{\nabla}$ | V       | V            |  |  |  |
|                     |         |         |              |                   |         |              |  |  |  |
| CPU 2 Configura     | ation   |         |              |                   |         |              |  |  |  |
|                     | DIMM_D2 | DIMM_D1 | DIMM_E2      | DIMM_E1           | DIMM_F2 | DIMM_F1      |  |  |  |
| 1 DIMM              | -       | M       | -            | -                 | -       | -            |  |  |  |
| 2 DIMMs             | -       | V       | -            | V                 | -       | -            |  |  |  |
| 3 DIMMs             | -       | V       | -            | V                 | -       | V            |  |  |  |
| 4 DIMMs             | V       | V       | -            |                   | -       | V            |  |  |  |
| 6 DIMMs             | V       | V       | $\checkmark$ | $\checkmark$      | V       | $\checkmark$ |  |  |  |

#### Table 5 Memory Population Table

With two processors installed, the system will operate if only the DIMM slots of one processor are populated. In this case, memory is shared between the two processors. However, due to the associated latency of this configuration, this is NOT a recommended operating mode.

#### 3.2.1.2 Memory RAS Modes

The server board supports the following memory RAS Modes:

- Independent Channel Mode
- Mirrored Channel Mode

Mirrored Channel Mode requires that all installed DIMMs support ECC and that there be matching DIMM populations between channels. Matching DIMMs must meet the following criteria: DIMM size, DIMM organization (rank, banks, rows, columns). DIMM timings do not have to match, however, timings will be set to support all DIMMs populated.

Independent channel mode is the only memory RAS mode that supports either non-ECC or ECC DIMMs.


#### Independent Channel Mode

In the Channel Independent mode, channels can be populated in any order (e.g., channels B and C can be populated while channel A is empty). All three channels may be populated in any order and have no matching requirements. All channels must run at the same interface frequency, but individual channels may run at different DIMM timings (RAS latency, CAS latency, and so on).

The single channel mode is established using the Channel Independent mode by populating DIMM slots from channel A only.

#### **Mirrored Channel Mode**

In Mirrored Channel Mode, the memory controller supports mirroring across channels, but not across CPU sockets. The contents are mirrored between the first 2 channels of a given processor. For CPU1, mirrored slot pairs include {A1, B1} and {A2, B2}. For CPU2, the mirrored slot pairs include {D1, E1} and {D2, E2}. The sockets of the 3rd channel of each CPU are not used in this mode.



#### Figure 10. Mirror Channel Mode Memory Population

Mirrored channel mode requires the following memory population rules:

- Channel 0 and Channel 1 of a given processor must be populated identically.
- DIMM slot populations within a channel do not have to be identical, but the same DIMM slot location across Channel 0 and Channel 1 must be populated the same.
  - For example; DIMM slots A1 and B1 must have identical DIMMs installed to be mirrored together. DIMM slots A2 and B2 must have identical DIMMs installed to be mirrored together. However the DIMMs used in mirrored pair {A1, B1} can be different than those used in mirrored pair {A2, B2}.
- With two processors installed, DIMM slots associated with each processor must have a valid mirroring configuration for memory channels 0 and 1. However, the memory configuration of each processor can be different from the other.
  - The exception to this rule is that one processor has no memory installed. Because of the associated latency, this is NOT a recommended operating mode.

The following table illustrates possible DIMM configurations that can be mirrored, with the following assumptions: Two processors are installed; all installed DIMMs are identical.

| A1                      | A2                | B1           | B2 | C1 | C2 | D1 | D2 | E1 | E2 | F1 | F2 | Mirroring<br>Possible? |
|-------------------------|-------------------|--------------|----|----|----|----|----|----|----|----|----|------------------------|
|                         |                   |              |    |    |    |    |    |    |    |    |    |                        |
| $\mathbf{\nabla}$       |                   | $\checkmark$ |    |    |    |    |    |    |    |    |    | Yes                    |
| $\mathbf{\overline{A}}$ |                   | V            |    |    |    | V  |    | V  |    |    |    | Yes                    |
| $\mathbf{\overline{A}}$ | V                 | V            | V  |    |    |    |    |    |    |    |    | Yes                    |
| $\mathbf{\overline{A}}$ | $\mathbf{\nabla}$ | V            | V  |    |    | V  |    | V  |    |    |    | Yes                    |
| $\mathbf{V}$            | $\mathbf{N}$      | V            | V  |    |    | V  | V  | V  | V  |    |    | Yes                    |

#### Table 6. Supported Mirrored DIMM Population

### 3.3 Intel<sup>•</sup> 5500 Chipset IOH

The Intel<sup>®</sup> 5500 Chipset I/O Hub (IOH) provides a connection point between various I/O components and Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI) based processors. It is capable of interfacing with up to 24 PCI Express\* lanes, which can be configured in various combinations of x4, x8, x16 and limited x2 and x1 devices.

On the Intel Server Board S5500HV the IOH provides the following:

- Two Intel<sup>®</sup> QuickPath Interconnect (Intel<sup>®</sup> QPI) interfaces
- One X16 PCI Express\* Gen 2 port supporting a single PCI Express Gen2 compliant X16 riser card slot. (Compliant to the PCI Express Base Specification, Revision 2.0)
- One X4 ESI link interface to the I/O controller hub Intel<sup>®</sup> ICH10R

## 3.4 Intel<sup>•</sup> 82801 Jx I/O Controller Hub (ICH10R)

The server board utilizes features of the Intel<sup>®</sup> 82801Jx I/O Controller Hub (ICH10R). Supported features include the following:

- PCI Express\* Base Specification, Revision 1.1 support
- PCI Local Bus Specification, Revision 2.3 support for 33-MHz PCI operations (supports up to four REQ#/GNT# pairs)
- ACPI Power Management Logic Support, Revision 3.0a
- Enhanced DMA controller, interrupt controller, and timer functions
- Integrated Serial ATA host controllers with independent DMA operation on up to four ports and AHCI support
- USB host interface with support for four USB 2.0 ports; Two external, two internal
- System Management Bus (SMBus) Specification, Version 2.0 with additional support for I<sup>2</sup>C devices
- Low Pin Count (LPC) interface support
- Firmware Hub (FWH) interface support
- Serial Peripheral Interface (SPI) support

#### 3.4.1.1 Serial ATA Support

The ICH10R has an integrated Serial ATA (SATA) controller that supports independent DMA operation on four ports with data transfer rates of up to 3.0 Gb/s. The four SATA ports on the server board are numbered SATA-1 through SATA-4. The SATA ports can be enabled or disabled and/or configured by accessing the BIOS setup utility during POST.

#### 3.4.1.2 Integrated RAID Support

The server board has embedded support for two RAID options:

- Intel<sup>®</sup> Matrix Storage Manager with support for RAID levels 0, 1, 5, and 10 (Windows\* support only)
- LSI\* MegaRAID (Default) with support for RAID levels 0, 1, and 10 (Windows\* and Linux)

By default the server board is configured to support the LSI\* MegaRAID option. To change this, a jumper block on the board needs to be changed. The following diagram shows the location of the jumper block and its settings.




Figure 11. RAID Option Jumper Block

By default, BIOS does NOT enable RAID support. To enable this feature, on option in BIOS setup must be set as described in the following procedure:

- 1. Enter BIOS Setup (F2 Key) during POST
- 2. Go to the MAIN menu > IDE Configuration, and press <Enter>
- 3. Set the Configure SATA As option to [RAID]
- 4. Save changes and then exit BIOS Setup

Note: Refer to Intel® Server System SR1670HV Service Guide for RAID setup information

#### 3.4.2 USB 2.0 Support

The USB controller functionality integrated into ICH10R provides the server board with an interface for 4 USB 2.0 ports. All ports are high-speed, full-speed and low-speed capable.

- Two external connectors are located on the back edge of the server board.
- Two internal connectors (A-Type USB 4, 5x1 header USB 3) allow for optional USB support




Figure 12. Internal USB Port Locations

#### 3.4.3 Keyboard and Mouse Support

The server board does not support PS/2 interface keyboards and mice. However, the system BIOS recognizes USB specification-compliant keyboard and mice.


## 3.5 Network Interface Controller (NIC)

This server board supports two external Gigabit Ethernet ports in a stacked housing on the back edge of the server board. The network interface is provided using two on-board Intel<sup>®</sup> 82574L Gigabit Ethernet Controllers supporting 10/100/1000 Mbps operation.

The Intel<sup>®</sup> 82574L device provides MDI (copper) standard IEEE 802.3 Ethernet interface for 1000BASE-T, 100BASE-TX, and 10BASE-T applications (802.3, 802.3u, and 802.3ab).

Each network interface controller (NIC) drives two status LEDs located on each external network interface connector. The activity/link LED (at the left of the connector) indicates network connection when on, and transmit/receive activity when blinking. The speed LED (at the right of


the connector) indicates 1000-Mbps operation when green, 100-Mbps operation when orange, and 10-Mbps when off. The following table provides an overview of the LEDs.



#### Table 7. NIC Status LEDs

| Act/L    | ink LED       | Speed LED |                      |  |  |
|----------|---------------|-----------|----------------------|--|--|
| Status   | Description   | Status    | Description          |  |  |
| OFF      | No Link       | OFF       | 10 Mbps connection   |  |  |
| GREEN    | Linked        | ORANGE    | 100 Mbps connection  |  |  |
| BLINKING | Data Activity | GREEN     | 1000 Mbps connection |  |  |

Each LAN port can be enabled (default) or disabled via a jumper block, identified in the following diagram.





## 3.6 ASPEED\* AST2050 Graphics and Remote Management Processor

This server board utilizes the graphics and baseboard management features of the ASPEED\* AST2050 Graphics and Remote Management Processor. Features utilized include:

- Embedded 2D VGA Controller
- Baseboard Management Controller
- 10/100 Mbps MAC (option)

#### 3.6.1 Video Support

Video support on this server board is provided using the video controller features embedded in the ASPEED\* AST2050. Video support includes a 2D VGA controller capable of supporting video resolutions up to and including 1600x1200@60Hz 16bpp.

The video is accessed using a standard 15-pin VGA connector found on the back edge of the server board. The on-board video controller can be enabled (default) or disabled via a jumper on the baseboard, identified in the following diagram:




Figure 14. Video Enable/Disable Jumper Block

#### 3.6.2 Baseboard Management Controller & BMC Module

This server board uses the Baseboard Management Controller feature of the ASPEED AST2050 along with a Winbond\* 83795ADG hardware monitoring chip to monitor various server board sensors including Processor Temp, Fan Tach, and DC Voltages. Sensor data can be accessed in-band with or without the included Baseboard Management Module. For out-of-band access to this sensor data, the included Baseboard Management Module must be installed.

#### 3.6.2.1 Baseboard Management Module

The server board includes an IPMI 2.0/1.5 compliant Baseboard Management Module which provides support for out-of-band system access.




Figure 15. Baseboard Management Module

Additional features of the BMC Module include the following:

- IPMI 2.0
- Advanced Encryption Standard (AES) support
- Secure Socket Layer (SSL) support
- Dynamic Host Configuration Protocol (DHCP) support
- Telnet Access, SSH support
- SMASH CLP support
- ARC support
- Remote Monitor support
- Remote Re-Direct (SOL for Text Mode only)
- Remote Update Firmware support
- Remote CMOS Setting (Text Mode SOL)
- Automatic System Recovery (ASR) by watchdog timer
- Remote Reboot
- Remote Power On/Off
- PEF Configuration
- SMTP (Email) support
- Platform Event Trap (PET) support

#### 3.6.2.2 Management NIC

The server board provides Serial-Over-LAN support via a dedicated 10/100 Mbps Management NIC. The management port is located on the back edge of the server board in a stacked housing over the USB ports as shown in the following diagram.




Figure 16. Management NIC

Note: The Management NIC is only enabled with the BMC Module installed.

## 4. Platform Management

The platform management subsystem consists of several components of the server board including the embedded BMC features of the ASPEED\* 2050, Winbond\* 83795ADG hardware monitoring chip, BMC Module, on-board sensors, BIOS and Firmware. Together these components provide several platform management features including:

Note: The following feature list is only supported with the BMC Module installed.

- In-band/Out-of-Band Sensor monitoring
- PMBus support
- PSMI support
- PET
- SNMP Trap
- E-Mail Notification
- Fan Control
- Error Handling and Reporting
- IPMI 2.0 support

System Interface (KCS) LAN Interface (support RMCP+) System Event Log (SEL) Sensor Data Records (SDR) Field Replaceable Unit (FRU) Remote Power on/off, reboot Serial Over LAN (SOL) Authentication Type: RAKP-HMAC\_SHA1 Encryption (AES) Platform Event Filtering (PEF) Platform Event Trap (PET) Watchdog Timer See also the *IPMI 2.0 Specification*.

## 4.1 System Fan Control

The server board provides four 4-pin system fan connectors.




Figure 17. System Fan Connector Locations

Each system fan connector has the following pin-out definition:




Figure 18. System Fan Connector Pin-out Definition

The fan speed for all the system fans is controlled by a single pulse width modulator (PWM) and monitored by the BMC. BIOS setup provides two fan speed options: *Full Speed Mode & High Density Mode*.

In *Full Speed Mode*, system fans will only operate at highest fan speed, providing maximum air flow.

In *High Density Mode*, fan speed is controlled, allowing for a quieter system. At nominal CPU temperatures, the fan speeds will operate at 50% of maximum. As CPU temperatures rise, the fan speeds will gradually increase to a maximum 100%. As CPU temperatures fall, fan speeds will automatically readjust to a lower speed.

## 4.2 On-board/System Sensor Information

The server board includes many on-board sensors which are monitored by the BMC for various server management functions.

The following tables list the sensor identification numbers and information about the sensor type, name, supported thresholds, assertion and de-assertion information. See the *Intelligent Platform Management Interface Specification, Version 2.0*, for sensor and event/reading-type table information.

#### Sensor Type

The Sensor Type values are the values enumerated in the *Sensor Type Codes* table in the IPMI specification. The Sensor Type provides the context in which to interpret the sensor, such as the physical entity or characteristic that is represented by this sensor.

#### Event/Reading Type

The Event/Reading Type values are from the *Event/Reading Type Code Ranges* and *Generic Event/Reading Type Codes* tables in the IPMI specification. Digital sensors are a specific type of discrete sensor, which have only two states.

#### Event Offset/Triggers

Event Thresholds are event-generating thresholds for threshold types of sensors.

- [u,l][nr,c,nc]: upper non-recoverable, upper critical, upper non-critical, lower non-recoverable, lower critical, lower non-critical
- uc, lc: upper critical, lower critical

Event Triggers are supported event-generating offsets for discrete type sensors. The offsets can be found in the *Generic Event/Reading Type Codes* or *Sensor Type Codes* tables in the IPMI specification, depending on whether the sensor event/reading type is generic or a sensor-specific response.

#### MLED

The MLED column indicates whether a particular sensor reading will trigger the Message LED located on the system front panel to illuminate or not.

|     |                   | S           | ystem Senso  | Table   |           |
|-----|-------------------|-------------|--|---|-----------|
| No  | Sensor Name       | Sensor Type | Sensor<br>Type<br>code   | Event Type  | MLED      |
| 30h | Reserved          |             |  |   | -         |
| 31h | CPU1 Temperature  | Temperature | 01h<br>01h<br>01h<br>01h<br>01h<br>01h<br>01h<br>01h<br>01h<br>01h | Threshold (01h)<br>00h:Lower Non-critical - going low<br>01h:Lower Non-critical - going high<br>02h:Lower Critical - going low<br>03h:Lower Critical - going high<br>04h:Lower Non-recoverable - going low<br>05h:Lower Non-recoverable - going high<br>06h:Upper Non-critical - going low<br>07h:Upper Non-critical - going high<br>08h:Upper Critical - going low<br>09h:Upper Critical - going high<br>0Ah:Upper Non-recoverable - going low<br>09h:Upper Non-recoverable - going low<br>0Bh:Upper Non-recoverable - going high<br>UC, UNC | UC        |
| 32h | CPU2 Temperature  | Temperature | 01h  | Threshold (01h)<br>UC, UNC  | UC        |
| cch | TR1 Temperature   | Temperature | 01h  | Threshold (01h)<br>UC, UNC  | UC        |
| cdh | TR2 Temperature   | Temperature | 01h  | Threshold (01h)<br>UC, UNC  | UC        |
| 34h | VCORE1            | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 35h | VCORE2            | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 36h | +3.3V             | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 37h | +5V               | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 38h | +12V              | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 39h | +1.5V_ICH         | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3ah | +1.1V_IOH         | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3bh | +5VSB             | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3ch | VBAT              | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3dh | P1VTT             | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3eh | +1.5V_P1DDR3      | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 3fh | P2VTT             | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 40h | +3.3VSB           | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 41h | +1.5V_P2DDR3      | Voltage     | 02h  | Threshold (01h)<br>UC, UNC, LC, LNC   | UC,<br>LC |
| 4Fh | Chassis Intrusion |             |  | Discrete (6Fh)<br>01h: General Chassis Intrusion,<br>02h: Drive Bay Intrusion   |           |

### Table 8. System Sensors

#### Table 9. LED/Power Module Sensors

|     | LED/Power Module Sensor Table |                 |        |                          |      |  |
|-----|-------------------------------|-----------------|--------|--------------------------|------|--|
| No  | Sensor Name                   | Sensor Type     | Sensor | Event Type               | MLED |  |
|     |                               |                 | Туре   |                          |      |  |
|     |                               |                 | code   |                          |      |  |
| 53h | Message LED                   | OEM Message LED | C0h    | Read sensor 0: off, 1:on |      |  |
| 54h | Locate LED                    | OEM Locate LED  | C0h    | Read sensor 0: off, 1:on |      |  |

#### Table 10. Backplane Sensors

|     | Backplane 1 Sensor Table |             |        |                      |      |  |
|-----|--------------------------|-------------|--------|----------------------|------|--|
| No  | Sensor Name              | Sensor Type | Sensor | Event Type           | MLED |  |
|     |                          |             | Туре   |                      |      |  |
|     |                          |             | code   |                      |      |  |
| 68h | Backplane1 HD1           | Drive Slot  | 0Dh    | Discrete (6Fh)       |      |  |
|     |                          |             |        | 01h: Drive Presence, |      |  |
|     |                          |             |        | 02h: Drive Fault     |      |  |
| 69h | Backplane1 HD2           | Drive Slot  | 0Dh    | Discrete (6Fh)       |      |  |
|     |                          |             |        | 01h: Drive Presence, |      |  |
|     |                          |             |        | 02h: Drive Fault     |      |  |
| 6Ah | Backplane1 HD3           | Drive Slot  | 0Dh    | Discrete (6Fh)       |      |  |
|     |                          |             |        | 01h: Drive Presence, |      |  |
|     |                          |             |        | 02h: Drive Fault.    |      |  |
| 6Bh | Backplane1 HD4           | Drive Slot  | 0Dh    | Discrete (6Fh)       |      |  |
|     |                          |             |        | 01h: Drive Presence, |      |  |
|     |                          |             |        | 02h: Drive Fault.    |      |  |

#### Table 11. Power Module Sensors

|     |                | Power M      | 1odule Sensor          | Table  |      |
|-----|----------------|--------------|------------------------|--|------|
| No  | Sensor Name    | Sensor Type  | Sensor<br>Type<br>code | Event Type   | MLED |
| 90h | PSU1 PSON      | Power Supply | 08h                    | Discrete (6Fh)<br>01h: Presence detected<br>02h: Power Supply Failure detected   |      |
| 91h | PSU1 PWRGOOD   | Power Supply | 08h                    | Discrete (6Fh)<br>01h: Presence detected<br>02h: Power Supply Failure detected   |      |
| 92h | PSU1 Over Temp | Temperature  | 01h                    | Discrete (07h)<br>01h: Transition to OK<br>02h: Transition to Non-Critical from<br>OK<br>04h: Transition to Critical from less<br>severe |      |
| 93h | PSU1 FAN Low   | FAN          | 04h                    | Discrete (07h)<br>01h: Transition to OK<br>02h: Transition to Non-Critical from<br>OK  |      |
| 94h | PSU1 AC Lost   | Power Supply | 08h                    | Discrete (6Fh)<br>01h: Presence detected<br>08h: Power Supply input lost<br>(AC/DC)  |      |

| Table 12. Syster | m Fan Sensors |
|------------------|---------------|
|------------------|---------------|

|     | Fan Sensor Table |             |           |                 |      |
|-----|------------------|-------------|-----------|-----------------|------|
| No  | Sensor Name      | Sensor Type | Sensor    | Event Type      | MLED |
|     |                  |             | Type code |                 |      |
| A2h | FRNT_FAN1        | Fan         | 04h       | LC, LNC         |      |
| A3h | FRNT_FAN2        | Fan         | 04h       | Threshold (01h) |      |
| A4h | FRNT_FAN3        | Fan         | 04h       | LC, LNC         |      |
| A5h | FRNT_FAN4        | Fan         | 04h       | Threshold (01h) |      |
|     |                  |             |           |                 |      |

#### Table 13. FRU Sensors

|    | FRU Sensor Table |          |      |                    |  |  |
|----|------------------|----------|------|--------------------|--|--|
| No | FRU Name         | FRU Type | SDR  | FRI ID             |  |  |
|    |                  |          | Туре |                    |  |  |
|    |                  |          | code |                    |  |  |
|    | MB FRU           | MB FRU   | 11h  | FRU ID= <b>0Ah</b> |  |  |
|    |                  |          |      |                    |  |  |

# 4.3 Error Handling and Messaging

BIOS has the ability to generate many possible error messages and BIOS initialization checkpoints during the POST process. The following table provides a description for each possible BIOS generated error message and checkpoint:

**Note:** Some of the listed error messages and checkpoints may not be supported on this server board.

| Message Displayed                       | Message Description   |
|---|---|
| Memory                                  |   |
| Invalid Memory Configuration<br>on CPU1 | When CPU1 is not installed, this message will occur when DIMMs are populated in any of the DIMM slots associated with CPU-1                                     |
| Invalid Memory Configuration<br>on CPU2 | When CPU2 is not installed, this message will occur when DIMMs are populated in any of the DIMM slots associated with CPU-2                                     |
| Parity Error                            | Fatal memory parity error has been detected. System will halt after displaying this message   |
| Storage Devices                         |   |
| SATA Port-1 Device Error                | Failed SATA Device detected on SATA Port-1  |
| SATA Port-2 Device Error                | Failed SATA Device detected on SATA Port-2  |
| SATA Port-3 Device Error                | Failed SATA Device detected on SATA Port-3  |
| SATA Port-4 Device Error                | Failed SATA Device detected on SATA Port-4  |
| SMART capable but<br>command failed     | The BIOS tried to send a SMART message to a hard disk, but the command transaction failed.  |
|   | This message can be reported by an ATAPI device using the SMART error reporting standard. SMART failure messages may indicate the need to replace the hard disk |
| SMART Command Failed                    | The BIOS tried to send a SMART message to a hard disk, but the command transaction failed.  |
|   | This message can be reported by an ATAPI device using the SMART error reporting standard. SMART failure messages may indicate the need to replace the hard disk |
| SMART Status Bad, Backup                | A SMART capable hard disk sends this message when it detects an imminent  |

### Table 14. BIOS Error Messages and Checkpoints

| Message Displayed   | Message Description  |
|---|--|
| and Replace   | failure.   |
|   | This message can be reported by an ATAPI device using the SMART error reporting standard. SMART failure messages may indicate the need to replace the hard disk.   |
| SMART capable and status BAD  | A SMART capable hard disk sends this message when it detects an imminent failure.  |
|   | This message can be reported by an ATAPI device using the SMART error reporting standard. SMART failure messages may indicate the need to replace the hard disk.   |
| System Configuration  |  |
| DMA-1 Error   | Error initializing primary DMA controller. This is a fatal error often indicating a problem with system hardware   |
| DMA-2 Error   | Error initializing primary DMA controller. This is a fatal error often indicating a problem with system hardware   |
| DMA Controller Error  | POST error while trying to initialize the DMA controller. This is a fatal error often indicating a problem with system hardware  |
| Checking NVRAM Update Failed  | BIOS could not write to the NVRAM block. This message appears when the FLASH part is write protected or if there is no FLASH part present.   |
| Unknown CPU is detected,<br>updating BIOS is required to<br>unleash its full power! | BIOS could not find or load the CPU microcode update for the CPU detected.   |
| Resource Conflict   | More than one system device is trying to use the same non-shareable resources (memory or I/O)  |
| PCI I/O Conflict  | A PCI adapter generated an I/O resource conflict when configured by BIOS POST  |
| PCI ROM Conflict  | A PCI adapter generated an I/O resource conflict when configured by BIOS POST  |
| PCI IRQ Conflict  | A PCI adapter generated an I/O resource conflict when configured by BIOS POST  |
| Timer Error   | Indicates an error while programming the count register of channel 2 of the 8254 timer. This may indicate a problem with system hardware   |
| Interrupt Controller-1 Error  | BIOS POST could not initialize the Master Interrupt Controller. This may indicate a problem with system hardware   |
| Interrupt Controller-2 Error  | BIOS POST could not initialize the Slave Interrupt Controller. This may indicate a problem with system hardware  |
| CMOS  |  |
| CMOS Date/Time Not Set  | The CMOS Date and/or Time are invalid. This error can be resolved by resetting the system time in BIOS Setup   |
| CMOS Battery Low  | CMOS battery is low. This message usually indicates that the CMOS battery needs to be replaced.  |
| CMOS Settings Wrong   | CMOS settings are invalid. This error can be resolved by resetting and saving options in BIOS setup.   |
| CMOS Checksum Bad   | CMOS contents failed the checksum check. Indicates that the CMOS data has been changed by a program other than the BIOS or that the CMOS is not retaining its data due to a malfunction. This error can typically be resolved by resetting and saving options in BIOS Setup. |
| Miscellaneous   |  |
| Chassis Intrusion Detected  | This message will occur when a chassis intrusion switch has triggered a chassis intrusion event  |
| Serial Port Component was not detected  | This message will occur when the serial redirection feature is enabled but no serial port is available.  |
| Boot Block Initialization Code<br>Checkpoints                                       |  |
| D0  | 1. go to flat mode with 4GB limit and GA20 enabled   |
|   | 2. Initialize CAR function   |
|   | 3. Initialize CPU  |

| Message Displayed                       | Message Description  |
|---|--|
| D1                                      | 1. Initialize KBC and RTC  |
| D2                                      | 1. Check BIOS Checksum   |
| D3                                      | 1. Initialize IOH  |
|   | 2. Initialize ICH10  |
|   | 3. Initialize SIO  |
|   | 4. Initialize IPMI   |
|   | 5. Initialize Intel RC code  |
| D4                                      | Test base 512KB memory. Adjust policies and cache first 8MB. Set stack   |
| D5                                      | Boot block code is copied from ROM to lower system memory and control is given to it. BIOS now executes out of RAM   |
| D6                                      | Both key sequence and OEM specific method is checked to determine if BIOS recovery is forced. Main BIOS checksum is tested. If BIOS recovery is necessary, control flows to checkpoint E0. |
| D7                                      | Restore CPUID value back into register. The Boot block runtime interface module is moved to system memory and control is given to it. Determine whether to execute serial flash            |
| D8                                      | The runtime module is uncompressed into memory. CPUID information is stored in memory.   |
| D9                                      | Store the uncompressed pointer for future use in PMM. Copying main BIOS into memory.   |
| DA                                      | Restore CPUID value back into register. Give control to BIOS POST.   |
| Boot Block Recovery Code<br>Checkpoints |  |
| E0                                      | Initialize the floppy controller in the super IO. DMA controller is initialized. 8259 interrupt controller is initialized. L1 cache is enabled.  |
| E9                                      | Set up floppy controller and data. Attempt to read from floppy   |
| EA                                      | Enable ATAPI hardware. Attempt to read from ARMD and ATAPI CDROM   |
| EB                                      | Disable ATAPI hardware. Jump back to checkpoint E9   |
| EF                                      | Read error occurred on media. Jump back to checkpoint EB   |
| E9 or EA                                | Determine information about root directory of recovery media   |
| F0                                      | Search for pre-defined recovery file name in root directory  |
| F1                                      | Recovery file not found  |
| F2                                      | Start reading FAT table and analyze FAT to find the clusters occupied by the recovery file   |
| F3                                      | Start reading the recovery file cluster by cluster   |
| F5                                      | Disable L1 cache   |
| FA                                      | Check the validity of the recovery file configuration to the current configuration of the flash part   |
| FB                                      | Make flash write enabled. Detect proper flash part. Verify that the found flash part size equals the recovery file size  |
| F4                                      | The recovery file size does not equal the found flash part size  |
| FC                                      | Erase the flash part   |
| FD                                      | Program the flash part   |
| FF                                      | The flash has been updated successfully. Make flash write disabled. Disable ATAPI hardware. Restore CPUID value back into register   |
| Post Code Checkpoints                   | -  |
| 03                                      | Disable NMI, Parity, video for EGA and DMA controllers. Initialize BIOS, POST,<br>Runtime Data area. Also initialize BIOS Modules on POST entry and GPNV area.                             |
| 04                                      | Check CMOS diagnostic byte to determine if battery power is OK and CMOS  |

| Message Displayed | Message Description   |
|-------------------|---|
|                   | checksum is OK.   |
| 05                | Initializes the interrupt controlling hardware (generally PIC) and interrupt vector table   |
| 06                | Do R/W test to CH-2 count reg. Intialize CH-0 as system timer. Install the POST INT1Ch handler. Enable IRQ-0 in PIC for system timer interrupt. Traps INT1Ch vector to POST INT1Ch handler block  |
| 08                | Initializes the CPU. The BAT test is being done on KBC. Program the keyboard controller command byte is being done after auto detection of KB/MS  |
| C0                | Early CPU init start – disable cache – init local APIC  |
| C1                | Setup boot strap processor information  |
| C2                | Setup boot strap processor for POST   |
| C5                | Enumerate and set up application processors   |
| C6                | Re-enable cache for boot strap processor  |
| C7                | Early CPU init exit   |
| 0A                | Initializes the 8042 compatible key board controller  |
| 0B                | Detects the presence of PS/2 mouse  |
| 0C                | Detects the presence of keyboard in KBC port  |
| 0E                | Testing and initialization of different input devices. Also update the kernel variables.<br>Traps the INT09h vector so that the POST INT09h handler gets control for IRQ1.<br>Uncompress all available language, BIOS logo, and silent logo modules |
| 13                | Early POST initialization of chipset registers.   |
| 20                | Initialize system management interrupt  |
| 24                | Uncompress and initialize any platform specific BIOS modules  |
| 2A                | Initializes different devices through DIM.  |
| 2C                | Initializes different devices. Detects and initializes video adapter installed in the system that have option ROMs  |
| 2E                | Initializes all the output devices  |
| 31                | Allocate memory for ADM module and uncompress itl. Give control to ADM module for initialization. Initialize language and font modules for ADM. Activate ADM module.  |
| 33                | Initializes the silent boot module. Set the window for displaying text information  |
| 37                | Display sign-on message, CPU information, setup key message, and OEM specific information   |
| 38                | Initializes different devices through DIM.  |
| 39                | Initializes DMAC-1 & DMAC-2   |
| 3A                | Initialize RTC date/time  |
| 3B                | Test for total memory installed in the system. Also check for DEL or ESC keys to limit memory test. Display total memory in the system.   |
| 3C                | Mid POST initialization of chipset registers  |
| 40                | Detect different devices successfully installed in the system and update the BDA, EBDA etc.   |
| 50                | Programming the memory hole or any kind of implementation that needs an adjustment in system RAM size if needed.  |
| 60                | Initializes NUM-LOCK status and programs the KBD typematic rate   |
| 75                | Initialize int-13 and prepare for IPL detection   |
| 78                | Initializes IPL devices controlled by BIOS and option ROMs  |
| 84                | Log errors encountered during POST  |
| 85                | Display errors to the user and gets the user response for error   |
| 87                | Execute BIOS Setup if needed/requested  |

| Message Displayed             | Message Description   |
|-------------------------------|---|
| 8D                            | Build ACPI tables (if ACPI is supported)  |
| 8C                            | Late POST initialization of chipset registers.  |
| 8E                            | Program the peripheral parameters. Enable/Disable NMI as needed.  |
| 90                            | Late POST initialization of system management interrupt   |
| A1                            | Clean-up work needed before booting to OS   |
| A2                            | Takes care of runtime image preparation for different BIOS modules. Fill the free area in F000h segment with 0FFh. Initializes the Microsoft* IRQ routing table. Prepares the runtime language module. Disables the system configuration display if needed. |
| A4                            | Initialize runtime language module  |
| A7                            | Displays the system configuration screen if enabled. Intialize the CPUs before boot, which includes the programming of MTRR's   |
| A9                            | Wait for user input at config display if needed   |
| AA                            | Uninstall POST INT1Ch vector and INT09h vector. Deinitializes the ADM module  |
| AB                            | Prepare BBS for Int 19 boot   |
| AC                            | End of POST initialization of chipset registers   |
| B1                            | Save system context for ACPI  |
| 00                            | Passes control to OS Loader (typically INT19h)  |
| ACPI Runtime Checkpoints      |   |
| AC                            | First ASL check point. Indicates the system is running in ACPI mode.  |
| AA                            | System is running in ACPI Mode  |
| 01, 02, 03, 04, 05            | Entering sleep state S1, S2, S3, S4, or S5  |
| 10, 20, 30, 40, 50            | Waking from sleep state S1, S2, S3, S4, or S5   |
| BIOS Beep Codes               |   |
| 1 long beep and 2 short beeps | No Memory Available   |
| 1 long beep and 3 short beeps | No Video Available  |

# 5. Connector/Header Locations and Pin-outs

The following section provides detailed information regarding all connectors and headers on the server board.

# 5.1 Power Connectors

The server board provides dual 20-pin ATX Main Power connectors. Both connectors have identical pin-outs and are not used concurrently.




Figure 19. 20-pin ATX Main Power Connector Pin-out and Location

The server board provides a 4-pin peripheral power connector. This connector can supply power as needed to add-in peripheral devices such as hard drives or optical drives. This connector has the following pin-out and board location:




Figure 20. 4-pin Peripheral Power Connector Pin-out and Location

# 5.2 Serial ATA Connectors

The server board provides four red Serial ATA (SATA) connectors numbered SATA-1 thru SATA-4. The pin-out and location of each is shown below.




Figure 21. SATA Connector Location and Pin-out

# 5.3 Front Panel Headers

The server board provides two front panel headers, each supporting different platform control Button and LED options. Pin-out definitions for each are described below.




Figure 22. Front Panel Header Location and Pin-out

### System Power LED (3-pin PLED)

This 3-pin connector is used to support a front panel system power LED. The LED is illuminated solid when power is turned on, and will blink when the system enters a sleep mode.

#### Message LED (2-pin MLED)

This 2-pin connector is used to support a front panel message LED. The message LED is controlled by system monitoring hardware and will indicate an abnormal system event has occurred.

#### System Warning Speaker (4-pin SPEAKER)

This 4-pin connector can be used for an optional front panel mounted speaker. The speaker is used for BIOS generated beep codes which identify that a specific system event has occurred.

#### Hard Disk Drive Activity LED (2-pin HDDLED)

This 2-pin connector is used to support a front panel HDD activity LED. The HDD LED is illuminated each time data is written to or read from one of the attached on-board SATA hard disks.

#### Power Button/Sleep Button (2-pin PWRSW)

This connector is used to support a front panel power on/off button or can be used to place the system into am ACPI sleep mode. Pressing the power button while the system is in a powered down state will turn the system on. With an operating system running, and depending on how it is setup, pressing the power button may put the system into an ACPI sleep state. Pressing and holding the power button in for four seconds while a system is powered on, will power the system off.

### **Reset Button (2-pin RESET)**

This 2-pin connector is used to support a front panel reset button. Pressing this button while the system is running will cause the system to cold reboot.




Figure 23. AUX Front Panel Header Location and Pinout

### 1. Front Panel SMB (1x6 pin FPSMB)

These pins can be used to support a front panel SMB connection.

### 2. LAN Activity LED (2-pin LAN1\_LED, LAN2\_LED)

These pins can be used to support front panel LAN activity LEDs for onboard LAN ports 1 and 2

### 3. Chassis Intrusion Switch (1x4 pin CHASSIS)

These pins can be used to support an optional chassis intrusion switch. When a chassis cover is removed, the sensor triggers a high level signal to these pins to record a chassis intrusion event. The default setting is to short by jumper the CASEOPEN and GND pins, which in effect disables this function.

### 4. System ID LED (2-pin LOCATORLED1 and 2-pin LOCATORLED2)

These pins can be used to support Chassis ID LEDs. The LEDs will illuminate when the System ID Button is pushed.

### 5. System ID Button (2-pin LOCATORBTN)

These pins can be used to support a front panel System ID Button. Pushing this button will change the state of the System ID LED(s): Off -> On, On -> Off.

# 5.4 System Management Headers

### 5.4.1 SGPIO Header

The server board provides a Serial General Purpose Input/Output (SGPIO) connector which can be used to drive SATA LEDs when utilizing the embedded LSI\* MegaRAID or Intel<sup>®</sup> Matrix RAID options.





Figure 24. SGPIO Header Location and Pin-out

## 5.4.2 Power Supply SMBus Connectors

The server board provides a 2x3 pin Server Management Bus (SMBus) connector next to each of the two main power connectors. These connectors can be used to collect power supply data via server management software using a SMBus interface. The location and pin-out for these

connectors is shown below.





# 5.5 I/O Connectors

## 5.5.1 VGA Connector

The following table details the pin-out definition of the external VGA connector.

| Pin | Signal Name     | Description                   |
|-----|-----------------|-------------------------------|
| 1   | V_IO_R_CONN     | Red (analog color signal R)   |
| 2   | V_IO_G_CONN     | Green (analog color signal G) |
| 3   | V_IO_B_CONN     | Blue (analog color signal B)  |
| 4   | TP_VID_CONN_B4  | No connection                 |
| 5   | GND             | Ground                        |
| 6   | GND             | Ground                        |
| 7   | GND             | Ground                        |
| 8   | GND             | Ground                        |
| 9   | TP_VID_CONN_B9  | No connection                 |
| 10  | GND             | Ground                        |
| 11  | TP_VID_CONN_B11 | No connection                 |
| 12  | V_IO_DDCDAT     | DDCDAT                        |
| 13  | V_IO_HSYNC_CONN | HSYNC (horizontal sync)       |
| 14  | V_IO_VSYNC_CONN | VSYNC (vertical sync)         |
| 15  | V_IO_DDCCLK     | DDCCLK                        |

#### Table 15. VGA Connector Pin-out

### 5.5.2 NIC Ports

The server board provides two stacked RJ-45 NIC ports on the back edge of the board. The pinout for NIC connectors are identical and are defined in the following table.

| Pin     | Signal Name           |  |
|---------|-----------------------|--|
| 1       | GND                   |  |
| 2       | P1V8_NIC              |  |
| 3       | NIC_A_MDI3P           |  |
| 4       | NIC_A_MDI3N           |  |
| 5       | NIC_A_MDI2P           |  |
| 6       | NIC_A_MDI2N           |  |
| 7       | NIC_A_MDI1P           |  |
| 8       | NIC_A_MDI1N           |  |
| 9       | NIC_A_MDI0P           |  |
| 10      | NIC_A_MDI0N           |  |
| 11 (D1) | NIC_LINKA_1000_N (LED |  |
| 12 (D2) | NIC_LINKA_100_N (LED) |  |
| 13 (D3) | NIC_ACT_LED_N         |  |
| 14      | NIC_LINK_LED_N        |  |
| 15      | GND                   |  |
| 16      | GND                   |  |

### Table 16. RJ-45 10/100/1000 NIC Connector Pin-out

## 5.5.3 Serial Port Connector

The server board provides one external DB9 Serial port with the following pin-out.

| Pin | Assignment | Description         |
|-----|------------|---------------------|
| 1   | DCD        | Data Carrier Detect |
| 2   | RXD        | Receive Data        |
| 3   | TXD        | Transmit Data       |
| 4   | DTR        | Data Terminal Ready |
| 5   | GND        | Signal Ground       |
| 6   | DSR        | Data Set Ready      |
| 7   | RTS        | Request to Send     |
| 8   | CTS        | Clear to Send       |
| 9   | RI         | Ring Indicator      |

#### Table 17. Serial Port Pin-out

### 5.5.4 USB Connectors

The following table details the pin-out of the external USB connectors found on the back edge of the server board and system front panel.

| Pin | Signal Name | Description  |
|-----|-------------|--|
| 1   | USB_OC      | USB_PWR  |
| 2   | USB_PN      | DATAL0 (Differential data line paired with DATAH0) |
| 3   | USB_PP      | DATAH0 (Differential data line paired with DATAL0) |
| 4   | GND         | Ground   |

#### Table 18. External USB Connector Pin-out

# 5.6 Fan Headers

The server board provides four 4-pin system fan connectors, capable of supporting fans that meet the following specifications: 350mA-740mA (8.88W max) or a total of 3.15 A – 6.66 A (53.28W max) at +12V.

| Pin | Signal Name | Туре  | Description  |
|-----|-------------|-------|--|
| 1   | Ground      | GND   | Ground is the power supply ground  |
| 2   | 12 V        | Power | Power supply 12 V  |
| 3   | Fan Tach    | In    | FAN_TACH signal is connected to the Integrated BMC to monitor the fan<br>speed |
| 4   | Fan PWM     | Out   | FAN_PWM signal to control fan speed  |

#### Table 19. 4-pin System Fan Connector Pin-out

# 6. Configuration Jumpers

The server board has several jumper blocks that can be used to configure, protect, or recover specific features of the server board.

# 6.1 Clear RTC RAM (CLRTC1) Jumper

This jumper allows you to clear the Real Time Clock (RTC) RAM in CMOS. Using this jumper, you can clear the CMOS memory of date, time and system setup parameters.




Figure 26. Clear RTC Jumper Block

The following procedure should be used to clear the RTC RAM:

- 1. Power OFF the system and unplug it from the AC source
- 2. Move the jumper from pins 1-2 (default) to pins 2-3. Wait 5-10 seconds.
- 3. Move the jumper back to pins 1-2
- 4. Re-apply AC power to the system and power on
- 5. During POST, enter the BIOS Setup Utility and reset desired options.

# 6.2 VGA Controller Enable/Disable Jumper

This jumper block allows you to enable or disable the on-board video controller. Set to pins 1-2 ((default) to enable video, set to pin 2-3 to disable video.




Figure 27. Video Enable/Disable Jumper

# 6.3 NIC 1 & NIC 2 Enable/Disable Jumper

These jumpers allow you to Enable or Disable the onboard LAN controllers. Set jumper to pins 1-2 (Default) to enable LAN controller, set jumper to pins 2-3 to disable LAN controller.




Figure 28. NIC1 & NIC2 Enable/Disable Jumper

# 6.4 Embedded RAID Option Select Jumper

The server board has the option to select either of two embedded SATA RAID options: LSI\* SATA Software RAID or Intel<sup>®</sup> Matrix Storage Manager. By default the jumper block is configured on pins 1-2 to support the LSI option. Moving the jumper to pins 2-3 changes the RAID option to Intel<sup>®</sup> Matrix Storage Manager. Neither RAID option is enabled until the SATA Option in BIOS Setup is set to *RAID*.





Figure 29. Embedded RAID Option Select Jumper

# 6.5 DDR3 voltage control jumpers (\*\*Future Support Only)

The server board provides a DDR3 voltage control jumper block for each CPU bank of memory. These jumper blocks change the voltage level supplied to the DIMM bank, and should only be changed when low voltage DDR3 DIMMs are installed.



<u>Caution</u> – Moving these jumpers from their Default position may cause irreparable damage. The use of LV (low voltage) DDR3 DIMMs on this server board is intended for future use only, and will only be supported after Intel has validated their functionality. This document will be updated with proper usage information once validation is complete and tested LV DDR3 DIMMs are added to the Tested Memory List for this server board.

# 6.6 BIOS Recovery Jumper

In the unlikely event that the BIOS update process fails or the BIOS becomes corrupted and no longer allows the system to POST, the server board provides a BIOS recovery jumper, which forces the system to boot to a DOS image on a removable media. The following procedure should be followed only in the event the standard BIOS update process fails, the system can no longer boot, and all other recovery methods have been exhausted.




Figure 30. BIOS Recovery Jumper

The following files must be located in the root directory of the recovery media:

- 1. xxxxxx.ROM
- 2. AFUDOS.EXE

Use the following steps to perform the BIOS recovery:

- 1. Power OFF the system and remove AC power.
- 2. Insert the recovery media.
- 3. Move the BIOS Recovery Jumper to pins 2-3.
- 4. Reapply AC power and power on the system.
- 5. The BIOS update will automatically begin once the appropriate files are detected
- 6. Once the BIOS Update has successfully completed, power down the system and remove AC power.
- 7. Move the BIOS Recovery Jumper back to its default location on pins 1-2.
- 8. Power on the server and enter the BIOS Setup Utility when prompted to reconfigure desired options.

# 7. Intel<sup>•</sup> Light-Guided Diagnostics

# 7.1 Standby Voltage LED

Several server management features of this server board require that a standby voltage be supplied from the power supply when the rest of the system is powered off. To indicate the presence of standby power, the server board provides an LED which illuminates as soon as AC is applied. The LED location is shown in the following illustration.




Figure 31. Stand-by Voltage LED

# 7.2 CPU Fault LED

The server board provides a CPU Fault LED for each of the processor slots. The LED location is indicated in the following illustration.




Figure 32. CPU Fault LED

# 7.3 System Identification LED

The server board includes a System ID LED. This LED illuminates when the System ID button on the front panel is pushed. This LED is used to identify the system when servicing is required in a racked environment.




Figure 33. System ID LED

Note: The blue system ID LED will turn on when plug power cord until the BMC reset complete.

# 7.4 BMC LED

The server board includes a BMC LED. With the BMC Management Module installed, this LEDs blinks once per second to indicate the BMC is operating.




Figure 34. BMC LED

# 8. Intel<sup>®</sup> Server System SR1670HV Overview

The Intel<sup>®</sup> Server System SR1670HV is an integrated 1U rack mount platform utilizing the features and functions of two Intel<sup>®</sup> Server Boards S5500HV.



Figure 35. Intel<sup>®</sup> Server System SR1670HV

The Intel<sup>®</sup> Server System SR1670HV supports the following feature set:

| Feature                | Description   |  |  |
|------------------------|---|--|--|
| Chassis Form Factor    | 1U Rack Mount Server  |  |  |
| Server Board           | 2 x Intel <sup>®</sup> Server Boards S5500HV  |  |  |
| Processors             | Support for up to four Intel <sup>®</sup> Xeon <sup>®</sup> Processors 5500 Series and 5600 Series (two per server node)  |  |  |
| Memory                 | 24 x DIMM slots (12 DIMM per server node)<br>Support for 800/1066/1333 MT/s ECC registered (RDIMM) or unbuffered<br>(UDIMM) DDR3 memory.  |  |  |
| Chipset                | Intel <sup>®</sup> 5500 Chipset IOH<br>Intel <sup>®</sup> 82801Jx I/O Controller Hub (ICH10R)   |  |  |
| On-board I/O           | Per Node:<br><ul> <li>1 x External Serial Port</li> <li>2 x RJ-45 NIC ports (stacked)</li> <li>1 x RJ-45 Management NIC port</li> <li>3 x USB 2.0 ports (Front x 1, Rear x 2)</li> <li>1 x VGA port</li> <li>1 x Internal A-type USB Port</li> </ul>  |  |  |
| System Fan Support     | 8 x 4-pin managed system fan. (Four fans per server node)   |  |  |
| Add-in Adapter Support | 2 x PCI Express* X16 GEN2 slots supporting low-profile half height add-in cards (one per server node)   |  |  |
| Video                  | <ul> <li>On-board ASPEED* AST2050 with integrated Video Controller</li> <li>Integrated 2D Video Controller</li> <li>8 MB Video Memory</li> </ul>  |  |  |
| Storage                | <ul> <li>8 x 2.5-inch hot-swap SATA Hard Drive Bays (Four drive bays per server node)</li> <li>Embedded support for the following RAID solutions: <ul> <li>Intel<sup>®</sup> Matrix Storage Manager supporting RAID levels 0/1/5/10 (Windows* Only)</li> <li>LSI* SATA Software RAID w/ RAID levels 0/1/10 (Windows and Linux)</li> </ul> </li> </ul> |  |  |
| Power Supply           | Dual 770 Watt cold swap Power Supply modules. (non-redundent)   |  |  |
| Networking             | $4 \times 10/100/1000$ ports provided by Intel <sup>®</sup> 82574L PHYs with Intel <sup>®</sup> I/O Acceleration Technology (Two LAN ports per server node)   |  |  |
| Server Management      | <ul> <li>On-board ASPEED AST2050 with integrated Baseboard Management<br/>Controller</li> <li>BMC Management Module with IPMI 2.0 support (Included)</li> <li>2 x 10/100 Management LAN port (One per server node)</li> </ul>   |  |  |
| System Dimensions      | 686 mm x 444 mm x 43.4 mm   |  |  |

# 8.1 Front Panel Features

The server system provides the following features on the system's front panel:

• 8 x 2.5-inch hot-swap SATA/ SAS hard drive bays – four for each server node

Dual independent front control panels – one for each server node





Figure 36. Intel<sup>®</sup> Server System SR1670HV - Front Panel Overview

# 8.2 Rear Panel Features

The server system provides the following features on the system's back panel:

- Dual cold swap 770-Watt Power Supply modules. (non-redundant)
- Add-in card slot covers for each installed server node.
- External I/O ports for each installed server node.




#### Figure 37. Intel<sup>®</sup> Server System SR1670HV - Back Panel Overview

# 8.3 System LED Overview

## 8.3.1 Front Control Panel LEDs


The system provides two independent front control panels, one for each server node. Each control panel supports the following LEDs:



| LED              | Display Status | Description                                      |
|------------------|----------------|--|
| Power LED        | ON             | System power ON                                  |
| HDD Activity LED | OFF            | No activity                                      |
|                  | Blinking       | Read/write data into the HDD                     |
| Message LED      | OFF            | - System is normal; no incoming event            |
|                  | Blinking       | <ul> <li>Indicates a HW monitor event</li> </ul> |
| System ID LED    | OFF            | - Normal status                                  |
|                  | ON             | - System ID Button is pressed (Press the         |
|                  |                | System ID Button again to turn off)              |
|                  |                | BMC reset in progress when re-plug               |
|                  |                | Power cord                                       |
| LAN LEDs         | OFF            | - No LAN connection                              |
|                  | Blinking       | - LAN is transmitting or receiving data          |
|                  | ON             | - LAN connection is present                      |

Figure 38. Intel<sup>®</sup> Server System SR1670HV - Front Control Panel LEDs


### 8.3.2 LAN Port LEDs



| ACT/LINK LED |               | SPEED LED |                     |
|--------------|---------------|-----------|---------------------|
| Status       | Description   | Status    | Description         |
| OFF          | No link       | OFF       | 10 Mbps connection  |
| GREEN        | Linked        | ORANGE    | 100 Mbps connection |
| BLINKING     | Data activity | GREEN     | 1 Gbps connection   |

Figure 39. LAN Port LED Identification

## 8.3.3 Hard Drive Status LEDs



Active LED

| LED    | Status         | Description   |
|--------|----------------|---|
| Power  | Green Light ON | Power On (detection HDD present)                      |
|        | Red Light ON   | RAID HDD fail (HDD plug-in ready but detection error) |
|        | G/R Blinking   | RAID rebuilding                                       |
|        | OFF            | HDD not found   |
| Active | Green Blink    | Data read/write to HDD                                |

#### Figure 40. Hard Drive LED Identification

# 8.4 System Storage

The system can support up to eight 2.5-inch hot-swap SATA/SAS hard drives, four per server node. Each installed hard drive is tray mounted. Mounting the hard drive into the tray requires the use of four screws.



#### Figure 41. Hard Drive Assembly

The hard drive assembly, slides into a drive bay where the hard drive I/O and power connectors are blind-mated with matching connectors on a backplane.

Hard disk I/O cables from each server node are routed to connectors on the backplane. The cables can be attached to the SATA ports of each server node (default) or can be attached to add-in RAID cards. For backplane FRU replacement, the entire hard drive bay is modular and can be removed from the chassis by removing 6 screws and sliding the entire bay assembly forward, then up and out of the chassis. See the Intel<sup>®</sup> Server System SR1670HV Service Guide for more FRU replacement information.



Figure 42 Har driver Bay Assembly

# 8.5 System Cooling

The system provides a bank of four dual rotor system fans for each server node. Each bank of four system fans is independent of each other and controlled by the server node to which they are attached. In addition, the system also includes a fan in each power supply module.



Figure 43. System Fan Assembly

The system provides no redundant fan support. To prevent the system from over heating, a failed fan should be replaced as soon as possible.



Figure 44. System Fan Removal

Each bank of fans is monitored and controlled by the server node to which they are attached. Fan control is determined by selecting either of two fan control options in BIOS Setup: *Full Speed mode* or *High Density mode*.

In *Full Speed Mode*, system fans will only operate at the highest fan speed, allowing for maximum air flow.

In *High Density Mode*, fan speed is controlled, allowing for a quieter system. At nominal CPU temperatures, the fan speeds will operate at 50% of maximum. As CPU temperatures rise, the

fan speeds will gradually increase to a maximum 100%. As CPU temperatures fall, fan speeds will automatically readjust to a lower speed.

# 8.6 System Power

The system includes two 770-Watt power supply modules and a power distribution board. Each power supply module provides power to a single server node. The power supply modules provide no power redundancy.




Figure 45. Intel<sup>®</sup> Server System SR1670HV - Power Sub-system

Each power supply module can be cold swapped. The modules slide into the back of the system where an edge connector is blind-mated with a matching slot on the power distribution board.



#### Figure 46. Power Module Removal

## 8.6.1 Power Supply Module Specification

#### Table 21. Power Supply Module Specification

| Module Outputs      | 770 Watt: 62.5 Amps, 5VSB: 4 Amps  |
|---------------------|--|
| Module Efficiency   | ~85% efficiency @ 20%, 230VAC  |
|                     | ~89% efficiency @ 50%, 230VAC  |
|                     | ~85% efficiency @ 100% load, 230VAC  |
| AC Input            | 90VAC to 264VAC  |
|                     | Power Factor Corrected (EN61000-3-2)   |
|                     | IEC 320 inlet connector on module  |
| Hold up time        | 12msec @100% load (770W)   |
|                     | 20msec @ 60% load  |
| SMBUS (PSMI) Module | AC input voltage (Vrms), AC input current (Arms), Output<br>Power (12V), Output Current (12V), Fan speed control<br>and Temp Sensors, Critical and warning events, FRU<br>data |
| Protection          | Over Current, Over Temperature, Over Voltage   |

#### **Table 22. Over Current Protection Limits**

| Output Voltage | OCP Limits         |
|----------------|--------------------|
| +12V           | 69A min; 83A max   |
| +5VSB          | 5.0A min; 6.0A max |

#### Table 23. Over Voltage Protection Limits

| Output Voltage | OVP MIN (V) | OVP MAX (V) |
|----------------|-------------|-------------|
| +12V           | 13.3        | 14.5        |
| +5VSB          | 5.7         | 6.5         |

### 8.6.1.1 Over Temperature Protection (OTP)


The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition the PS module will shutdown. When the power supply temperature drops to within specified limits, the power supply shall restore power automatically, while the 5VSB remains always on. The OTP trop level shall have a minimum of 4 C of ambient temperature hysteresis, so the power supply will not oscillate on

and off due to a temperature recovery condition. The power supply shall alert the system of the OTP condition via the power supply FAIL signal and the PWR LED.

## 8.6.2 AC Power Cord Specification Requirements

#### Table 24. AC Cord Specification

| Cable Type         | SJT    |
|--------------------|--------|
| Wire Size          | 16 AWG |
| Temperature Rating | 105°C  |
| Amperage Rating    | 13 A   |



### Figure 47. AC Cord Specification

# 8.7 Add-in Card Support

Each server node can support a single low profile, half-height, PCI-Express\* Gen2, X16 add-in card. Add-in cards are installed into a riser assembly as shown in the following photographs.






Figure 48. Intel<sup>®</sup> Server System SR1670HV - Add-in card support

# 9. Environmental Specifications

# 9.1 Intel<sup>•</sup> Server Board S5500HV Environmental Specifications

The operation of the server board at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

| Operating Temperature     | 0° C to 55° C <sup>1</sup> (32° F to 131° F) |
|---------------------------|--|
| Non-Operating Temperature | -40° C to 70° C (-40° F to 158° F)           |
| DC Voltage                | ± 5% of all nominal voltages                 |
| Shock (Unpackaged)        | Trapezoidal, 50 G, 170 inches/sec            |
| Shock (Packaged)          |  |
| <20 pounds                | 36 inches                                    |
| 20 to <40 pounds          | 30 inches                                    |
| 40 to <80 pounds          | 24 inches                                    |
| 80 to <100 pounds         | 18 inches                                    |
| 100 to <120 pounds        | 12 inches                                    |
| 120 pounds                | 9 inches                                     |
| Vibration (Unpackaged)    | 5 Hz to 500 Hz 3.13 g RMS random             |

#### Table 25. Server Board Environmental Limits Summary

<sup>1</sup> Chassis design must provide proper airflow to avoid exceeding the Intel<sup>®</sup> Xeon<sup>®</sup> processor maximum case temperature.

**Disclaimer Note**: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

# 9.2 Processor Power Support (Server Board Only)

Electrically, the server board supports the Thermal Design Power (TDP) guideline for  $Intel^{\$}$  Xeon<sup>®</sup> processor 5500 series and 5600 series. The following table provides maximum values for Icc, TDP power and T<sub>CASE</sub> for the Intel<sup>®</sup> Xeon<sup>®</sup> processor 5500 series and 5600 series.

### Table 26. Intel<sup>®</sup> Xeon<sup>®</sup> Processor TDP Guidelines

| TDP Power | Maximum T <sub>CASE</sub> | lcc Maximum |
|-----------|---------------------------|-------------|
| 130 W     | 67.0º C                   | 150 A       |

**Note**: Intel<sup>®</sup> Server Systems processor support is limited to 95W TDP power.

# 9.3 Intel<sup>•</sup> Server System SR1670HV Environmental Specifications

The operation of the server system at conditions beyond those shown in the following table may cause permanent damage to the system. Exposure to absolute maximum rating conditions for extended periods may affect system reliability

| Parameter              | Limits  |
|------------------------|---|
| Operating Temperature  | +10°C to +35°C with the maximum rate of change not to exceed 10°C per hour                |
| Non-Operating          | -40°C to +70°C  |
| Temperature            |   |
| Non-Operating Humidity | 90%, non-condensing at 35°C   |
| Acoustic noise         | Idle = 67.3 dBA   |
|                        | Active = 73.5 dBA   |
| Shock, operating       | Half sine, 2 g peak, 11 milliseconds  |
| Shock, unpackaged      | Trapezoidal, 25 g, velocity change 136 inches/second ( $\geq$ 40 lbs to < 80 lbs)         |
| Shock, packaged        | Non-palletized free fall in height 24 inches ( $\geq$ 40 lbs to < 80 lbs)                 |
| Vibration, unpackaged  | 5 Hz to 500 Hz, 2.20 g RMS random   |
| Shock, operating       | Half sine, 2 g peak, 11 milliseconds  |
| ESD                    | +/-15 KV except I/O port +/- 8 KV per Intel <sup>®</sup> Environmental test specification |
| System Cooling         | 2550 BTU/hour   |
| Requirement in BTU/Hr  |   |
| Operating Temperature  | +10°C to +35°C with the maximum rate of change not to exceed 10°C per hour                |

#### Table 27. Server System Environmental Limits Summary

**Disclaimer Note**: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible, if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

# 9.4 Processor Power Support (Integrated System)

Thermally, the Intel Server System SR1670HV can support a maximum Thermal Design Power (TDP) rating of 95 Watts for Intel<sup>®</sup> Xeon<sup>®</sup> processor 5500 series and 5600 series.

# 10. Regulatory and Certification

# 10.1 Intel<sup>•</sup> Server Board S5500HV Regulatory and Certification

**Intended Application** – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

The following table references Server Baseboard Compliance and markings that may appear on the product. Markings below are typical markings however, may vary or be different based on how certification is obtained. Some markings may appear in product literature due to limited space on board for marking.

Note: Certifications Emissions requirements are to Class A.

| Compliance Regional<br>Description | Compliance<br>Reference   | Compliance Reference Marking Example  |
|------------------------------------|---|---|
| Australia/New Zealand              | AS/NZS 3548 (Emissions)   | N232  |
| Canada/USA                         | CSA 60950 – UL 60950 (Safety)<br>CONFORMS TO ANSI/UL STD.   |   |
|                                    | 60950-1 CERTIFIED TO CAN/CSA<br>STD. C22.2 No. 60950-1  | C. ISTED  |
|                                    | Industry Canada ICES-003<br>(Emissions)   | CANADA ICES-003 CLASS A<br>CANADA NMB-003 CLASSE A  |
|                                    | FCC<br>CFR 47, Part 15 (Emissions)  | This device complies with Part 15 of the<br>FCC Rules. Operation of this device is<br>subject to the following two conditions:<br>(1) This device may not cause harmful<br>interference, and (2) This device must<br>accept interference receive, including<br>interference that may cause undesired operation. |
|                                    |   |   |
| CENELEC Europe                     | Low Voltage Directive<br>EMC Directive EN55022<br>(Emissions)<br>EN55024 (Immunity)<br>CE Declaration of Conformity | CE  |
| International                      | CB Certification – IEC60950<br>CISPR 22/CISPR 24  | None Required   |

#### Table 28. Server Board Product Safety & Electromagnetic (EMC) Compliance

| Compliance Regional<br>Description | Compliance<br>Reference | Compliance Reference Marking Example  |
|------------------------------------|-------------------------|---|
| Japan                              | VCCI Certification      | この装置は、クラス A 情報技術<br>装置です。この装置を家庭環境で<br>使用すると電波妨害を引き起こす<br>ことがあります。この場合には使<br>用者が適切な対策を講ずるよう要<br>求されることがあります。VCCI-A  |
| Korea                              | KCC Certification       | 방송통신위원회<br>인증번호: CPU-Model Name (A)   |
| Taiwan                             | BSMI CNS13438           | <b>     ひろう (1997)</b> ひろう (1997)     ひろう (1997) |
|                                    |                         | 警告使用者:<br>這是甲類的資訊產品,在居住的環境中使用時,<br>可能會造成射頻干擾,在這種情況下,使用者會<br>被要求採取某些適當的對策  |

## 10.1.1 Electromagnetic Compatibility Notices

### 10.1.1.1 USA

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to an outlet on a circuit other than the one to which the receiver is connected.

• Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

### 10.1.2 FCC Verification Statement

Product Type: S5500HV

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497

Phone: 1 (800)-INTEL4U or 1 (800) 628-8686

### 10.1.3 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe A prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

(English translation of the notice above) This digital apparatus does not exceed the Class A limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

### 10.1.4 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

### 10.1.5 Japan EMC Compatibility

Electromagnetic Compatibility Notices (International)

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスA情報技術装置です。この装置を家庭環境で使用すると電波 妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ず るよう要求されることがあります。

English translation of the notice above:

This is a Class A product based on the standard of the Voluntary Control Council For Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

### 10.1.6 BSMI (Taiwan)

The BSMI Certification number and the following warning is located on the product safety label which is located on the bottom side (pedestal orientation) or side (rack mount configuration).

警告使用者: 類的資訊產品・在居住的環境中使用時・可能 會造成射頻干擾,在這種情況下,使用者會被要 取某些適當的對策。

### 10.1.7 RRL (Korea)

Following is the RRL certification information for Korea.



방송통신위원회

### English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

## 10.2 Intel<sup>•</sup> Server System SR1670HV Regulatory and Certification

### 10.2.1 Product Regulatory Compliance

The server system product, when correctly integrated, complies with the following safety and electromagnetic compatibility (EMC) regulations.

**Intended Application** – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

**Notifications to Users on Product Regulatory Compliance and Maintaining Compliance –** To ensure regulatory compliance, you must adhere to the assembly instructions documented in the product *Service Guide* to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in the product *Service Guide*. Use of other products/components will void the UL or other NRTL listings and other regulatory approvals of the product and will most likely result in noncompliance with product regulations in the region(s) in which the product is sold.

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information please contact your local Intel Representative. This is an FCC Class A device and its use is intended for a commercial type market place.

### 10.2.2 Use of Specified Regulated Components

To maintain the UL and/or other NRTL listings and compliance to other regulatory certifications and/or declarations, the following regulated components must be used and conditions adhered to. Interchanging or use of other component will void the UL listing and other product certifications and approvals.

Updated product information for configurations can be found on the Intel Server Builder Web site at the following URL:

http://channel.intel.com/go/serverbuilder

If you do not have access to Intel's Web address, please contact your local Intel representative.

- Server chassis (base chassis is provided with power supply and fans) UL listed.
- Server board you must use an Intel server board UL or other NRTL recognized.
- Add-in boards must have a printed wiring board flammability rating of minimum UL94V-1. Add-in boards containing external power connectors and/or lithium batteries must be UL recognized or UL listed. Any add-in board containing modem telecommunication circuitry must be UL listed. In addition, the modem must have the appropriate telecommunications, safety, and EMC approvals for the region in which it is sold.
- Peripheral Storage Devices must be UL recognized or UL listed accessory and TUV or VDE licensed. Maximum power rating of any one device or combination of devices can not exceed manufacturer's specifications. Total server configuration is not to exceed the maximum loading conditions of the power supply.

The following table references Server System Compliance and markings that may appear on the product. Markings below are typical markings however, may vary or be different based on how certification is obtained.

Note: Certifications Emissions requirements are to Class A.

| Compliance Regional<br>Description | Compliance<br>Reference   | Compliance Reference Marking Example  |
|------------------------------------|---|---|
| Australia/New Zealand              | AS/NZS 3548 (Emissions)   | <b>C</b><br>N232  |
| Argentina                          | IRAM Certification (Safety)   |   |
| Canada/USA                         | CSA 60950 – UL 60950 (Safety) -<br>CONFORMS TO ANSI/UL STD.<br>60950-1 CERTIFIED TO CAN/CSA<br>STD. C22.2 No. 60950-1   | North France  |
|                                    | Industry Canada ICES-003<br>(Emissions)   | CANADA ICES-003 CLASS A<br>CANADA NMB-003 CLASSE A  |
|                                    | FCC<br>CFR 47, Part 15 (Emissions)  | This device complies with Part 15 of the<br>FCC Rules. Operation of this device is<br>subject to the following two conditions:<br>(1) This device may not cause harmful<br>interference, and (2) This device must<br>accept interference receive, including<br>interference that may cause undesired operation.   |
| CENELEC Europe                     | Low Voltage Directive<br>EMC Directive EN55022<br>(Emissions)<br>EN55024 (Immunity)<br>EN61000-3-2 (Harmonics)<br>EN61000-3-3 (Voltage Flicker)<br>CE Declaration of Conformity | CE  |
| Germany                            | GS Certification – EN60950  | PT IN THE AND A DECEMBER OF A |
| International                      | CB Certification – IEC60950<br>CISPR 22/CISPR 24  | None Required   |
| Japan                              | VCCI Certification  | この装置は、クラス A 情報技術<br>装置です。この装置を家庭環境で<br>使用すると電波妨害を引き起こす<br>ことがあります。この場合には使<br>用者が適切な対策を講ずるよう要<br>求されることがあります。VCCI-A  |

| Table 29. Server System Product Safety & | Electromagnetic (EMC) Compliance |
|--|----------------------------------|
|  |                                  |

| Compliance Regional<br>Description | Compliance<br>Reference | Compliance Reference Marking Example                     |
|------------------------------------|-------------------------|--|
| Korea                              | KCC Certification       | 방송통신위원회<br>인증번호: CPU-Model Name (A)                      |
| Russia                             | GOST-R Certification    | PT   |
| Ukraine                            | Ukraine Certification   | None Required  |
| Taiwan                             | BSMI CNS13438           | 警告使用者:<br>這是甲類的資訊產品,在居住的環境中使用時,<br>可能命法时始張王语,在這種精明下,使用者命 |
|                                    |                         | 可能會造成射頻干擾,在這種情況下,使用者會被要求採取某些適當的對策                        |

### 10.2.3 Electromagnetic Compatibility Notices

### 10.2.3.1 USA

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

Reorient or relocate the receiving antenna.

Increase the separation between the equipment and the receiver.

Connect the equipment to an outlet on a circuit other than the one to which the receiver is connected.

Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

### 10.2.3.2 FCC Verification Statement

Product Type: SR1670HV

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497

Phone: 1 (800)-INTEL4U or 1 (800) 628-8686

### 10.2.3.3 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe A prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

(English translation of the notice above) This digital apparatus does not exceed the Class A limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

### 10.2.3.4 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

### 10.2.3.5 Japan EMC Compatibility

Electromagnetic Compatibility Notices (International)

この装置は、情報処理装置等電波障害自主規制協議会(VCCI)の基準 に基づくクラスA情報技術装置です。この装置を家庭環境で使用すると電波 妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ず るよう要求されることがあります。

English translation of the notice above:

This is a Class A product based on the standard of the Voluntary Control Council For Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

### 10.2.3.6 BSMI (Taiwan)

The BSMI Certification number and the following warning is located on the product safety label which is located on the bottom side (pedestal orientation) or side (rack mount configuration).

警告使用者: 這是甲類的資訊產品,在居住的環境中使用時,可能 會造成射頻干擾,在這種情況下,使用者會被要求 取某些適當的對策。

### 10.2.3.7 RRL (Korea)



방송통신위원회

Following is the RRL certification information for Korea.

### English translation of the notice above:

- 1. Type of Equipment (Model Name): On License and Product
- 2. Certification No.: On RRL certificate. Obtain certificate from local Intel representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

## 10.3 Product Ecology Compliance

Intel has a system in place to restrict the use of banned substances in accordance with world wide product ecology regulatory requirements. The following is Intel's product ecology compliance criteria.

| Compliance Regional<br>Description | Compliance Reference  | Compliance Reference Marking<br>Example  |
|------------------------------------|---|--|
| California                         | California Code of Regulations, Title 22, Division 4.5;<br>Chapter 33: Best Management Practices for Perchlorate<br>Materials.  | Special handling may apply.<br>See<br>www.dtsc.ca.gov/hazardousw<br><u>aste/perchlorate</u><br>This notice is required by<br>California Code of<br>Regulations, Title 22, Division<br>4.5; Chapter 33: Best<br>Management Practices for<br>Perchlorate Materials. This<br>product/part includes a<br>battery which contains<br>Perchlorate material. |
| China                              | <b>China RoHS</b><br>Administrative Measures on the Control of Pollution Caused<br>by Electronic Information Products" (EIP) #39. Referred to as<br>China RoHS.<br>Mark requires to be applied to retail products only. Mark<br>used is the Environmental Friendly Use Period (EFUP).<br>Number represents years.   |  |
|                                    | China Recycling (GB18455-2001)<br>Mark requires to be applied to be retail product only. Marking<br>applied to bulk packaging and single packages. Not applied<br>to internal packaging such as plastics, foams, etc.   | 3  |
| Intel Internal<br>Specification    | All materials, parts and subassemblies must not contain<br>restricted materials as defined in Intel's <i>Environmental</i><br><i>Product Content Specification</i> of Suppliers and<br>Outsourced Manufacturers –<br>http://supplier.intel.com/ehs/environmental.htm  | None Required  |
| Europe                             | Waste Electrical and Electronic Equipment (WEEE)<br>Directive 2002/96/EC – Mark applied to system level<br>products only.   | X  |
|                                    | European Directive 2002/95/EC -<br>Restriction of Hazardous Substances (RoHS)<br>Threshold limits and banned substances are<br>noted below.<br>Quantity limit of 0.1% by mass (1000 PPM) for:<br>Lead, Mercury, Hexavalent Chromium,<br>Polybrominated Biphenyls Diphenyl Ethers<br>(PBB/PBDE)<br>Quantity limit of 0.01% by mass (100 PPM) for:<br>Cadmium | None Required  |
| Germany                            | German Green Dot<br>Applied to Retail Packaging Only for Boxed Boards   | Ò  |
| Intel Internal<br>Specification    | All materials, parts and subassemblies must not contain<br>restricted materials as defined in Intel's <i>Environmental</i><br><i>Product Content Specification</i> of Suppliers and<br>Outsourced Manufacturers –<br><u>http://supplier.intel.com/ehs/environmental.htm</u>   | None Required  |

| Compliance Regional<br>Description | Compliance Reference   |       | ference Marking<br>mple |
|------------------------------------|--|-------|-------------------------|
| International                      | <b>ISO11469</b> - Plastic parts weighing >25gm are intended to be marked with per ISO11469.  | >PC/# | ABS<                    |
|                                    | Recycling Markings – Fiberboard (FB) and Cardboard (CB) are marked with international recycling marks. Applied to outer bulk packaging and single package. |       | Corrugated<br>Recycles  |
| Japan                              | Japan Recycling<br>Applied to Retail Packaging Only for Boxed Boards   | るのの思想 | É                       |

## 10.4 Other Markings

| Compliance<br>Description   | Compliance Reference   | Compliance Reference Marking<br>Example  |
|---|--|--|
| Stand-by Power  | 60950 Safety Requirement<br>Applied to product is stand-by power switch is used.       | Ċ  |
| Multiple Power Cords<br>(only for product with<br>more than 1 power cord) | 60950 Safety Requirement<br>Applied to product if more than one power cord is<br>used. | English:         This unit has more than one         power supply cord. To reduce the         risk of electrical shock,         disconnect (2) two power supply         cords before servicing.         Image: Service of the s |
|   |  | Stromkabeln bevor<br>Instandhaltung.   |
| Ground Connection   | 60950 Deviation for Nordic Countries   | Line1:<br>"WARNING:"<br>Swedish on line2:<br>"Apparaten skall anslutas till<br>jordat uttag, när den ansluts till<br>ett nätverk."   |

| Compliance<br>Description | Compliance Reference  | Compliance Reference Marking<br>Example  |
|---------------------------|---|--|
|                           |   | Finnish on line 3:<br>"Laite on liitettävä<br>suojamaadoituskoskettimilla<br>varustettuun pistorasiaan."<br>English on line 4:<br>"Connect only to a properly<br>earth grounded outlet." |
| Country of Origin         | Logistic Requirements<br>Applied to products to indicate where product was<br>made. | Made in XXXX   |

## 10.5 Component Regulatory Requirements to Support System and/or Baseboard Level Certifications

Various components and materials require component level certifications to support server system and/or server baseboard level certifications. Certification of components shall be at the most current certifications standard.

### **Power Supplies**

Minimum Certifications: UL, cUL Recognition (Canada/USA) CE DOC (Europe) CB Certificate & Report (International)

**Note:** CB to include all CB national deviations) Certification marks to be visible on power supply. Power supply is to comply with the Intel power supply specification.

### Peripheral Devices (e.g. Disk Drives, CD ROMs)

Minimum Certifications: UL, cUL Recognition (Canada/USA), CE DOC (Europe), One European Approval (e.g. TUV or VDE; or SEMKO, NEMKO or DEMKO). Certification marks to be visible on peripheral

### <u>Fans</u>

Minimum Certifications: UL and TUV or VDE. Certification marks to be visible on fan

### Current Limiting Devices (Used for Safety Purposes)

Such Devices may be fuse, PTC or other). Minimum Certifications: UL and TUV or VDE

### Lithium Batteries

Require being UL recognized; and battery circuits are to have suitable reverse bias current protection for the application it is used in. Certification marks to be visible on battery

### **Printed Wiring Boards**

Requires being UL Recognized board from a UL approved bare board fabricator/manufacturer. Ratings require being minimum V-0 and 130C. Fabricators name and/or trade mark; UL symbol

### **Connectors**

Requires being UL Recognized. Rated minimum V-0 and temperature wise suitably rated for its application.

### Cables/Wiring Harnesses (e.g. Ribbon cables)

Requires being UL Recognized and temperature wise suitably rated for its application. Certification marks to be visible on harness.

#### **Plastics**

Requires being UL Recognized and suitable flammability requirement for its application. For example:

Fire Enclosure >18Kg requires min 5V

Fire Enclosure <18Kg requires min V-1

All plastic parts require to be marked with Plastic Fabricators name and/or UL Fabricator ID Material Name (e.g. GE, C2800), Date Code

#### Labels Use for Product Safety

Require being purchased from UL approved label vendor, and suitable for the surface it is being applied to. Alternatively, labels may be printed from a UL approved label printing system and suitable for the surface it is being applied to.

# 11. Product Safety Information

This document applies to Intel<sup>®</sup> Server Boards, Intel<sup>®</sup> Server Chassis (pedestal and rack-mount) and installed peripherals. To reduce the risk of bodily injury, electrical shock, fire, and equipment damage, read this document and observe all warnings and precautions in this guide before installing or maintaining your Intel<sup>®</sup> server product.

In the event of a conflict between the information in this document and information provided with the product or on the website for a particular product, the product documentation takes precedence.

Your server should be integrated and serviced only by technically qualified persons. You must adhere to the guidelines in this guide and the assembly instructions in your server manuals to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in this guide. Use of other products/components will void the UL Listing and other regulatory approvals of the product, and may result in noncompliance with product regulations in the region(s) in which the product is sold.

## 11.1 Safety Warnings & Cautions

To avoid personal injury or property damage, before you begin installing the product, read, observe, and adhere to all of the following safety instructions and information. The following safety symbols may be used throughout the documentation and may be marked on the product and/or the product packaging.

| CAUTION    | Indicates the presence of a hazard that may cause minor personal injury or property damage if the CAUTION is ignored. |  |
|------------|---|--|
| WARNING    | Indicates the presence of a hazard that may result in serious personal injury if the WARNING is ignored.              |  |
|            | Indicates potential hazard if indicated information is ignored.   |  |
| <u>/</u> j | Indicates shock hazards that result in serious injury or death if safety instructions are not followed.               |  |
|            | Indicates hot components or surfaces.   |  |
|            | Indicates do not touch fan blades, may result in injury.  |  |
|            | Indicates to unplug all AC power cord(s) to disconnect AC power   |  |

## 11.2 Site Selection

The system is designed to operate in a typical office environment. Choose a site that is:

- Clean, dry, and free of airborne particles (other than normal room dust).
- Well-ventilated and away from sources of heat including direct sunlight and radiators.
- Away from sources of vibration or physical shock.
- Isolated from strong electromagnetic fields produced by electrical devices.

- In regions that are susceptible to electrical storms, we recommend you plug your system into a surge suppresser and disconnect telecommunication lines to your modem during an electrical storm.
- Provided with a properly grounded wall outlet.
- Provided with sufficient space to access the power supply cord(s), because they serve as the product's main power disconnect.

## 11.3 Equipment Handling Practices

Reduce the risk of personal injury or equipment damage:

- Conform to local occupational health and safety requirements when moving and lifting equipment.
- Use mechanical assistance or other suitable assistance when moving and lifting equipment.
- To reduce the weight for easier handling, remove any easily detachable components.

### 11.4 Power and Electrical Warnings

## 

The power button, indicated by the stand-by power marking, DOES NOT completely turn off the system AC power, 5V standby power is active whenever the system is plugged in. To remove power from system, you must unplug the AC power cord from the wall outlet. Your system may use more than one AC power cord. Make sure all AC power cords are unplugged. Make sure the AC power cord(s) is/are unplugged before you open the chassis, or add or remove any non hot-plug components.

Do not attempt to modify or use an AC power cord if it is not the exact type required. A separate AC cord is required for each system power supply.

The power supply in this product contains no user-serviceable parts. Do not open the power supply. Hazardous voltage, current and energy levels are present inside the power supply. Return to manufacturer for servicing.

When replacing a hot-plug power supply, unplug the power cord to the power supply being replaced before removing it from the server.

To avoid risk of electric shock, turn off the server and disconnect the power cord, telecommunications systems, networks, and modems attached to the server before opening it.

### 11.4.1 Replacing the Back up Battery

The lithium battery on the server board powers the real time clock (RTC) for up to 10 years in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (for example, the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.



Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.



Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.

# 

Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.

# 

Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.

# 

Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.

### 11.4.2 Power Cord Warnings

If an AC power cord was not provided with your product, purchase one that is approved for use in your country.

### 

To avoid electrical shock or fire, check the power cord(s) that will be used with the product as follows:

Do not attempt to modify or use the AC power cord(s) if they are not the exact type required to fit into the grounded electrical outlets The power cord(s) must meet the following criteria:

- The power cord must have an electrical rating that is greater than that of the electrical current rating marked on the product.
- The power cord must have safety ground pin or contact that is suitable for the electrical outlet.

The power supply cord(s) is/are the main disconnect device to AC power. The socket outlet(s) must be near the equipment and readily accessible for disconnection.

The power supply cord(s) must be plugged into socket-outlet(s) that is /are provided with a suitable earth ground.

## 11.5 System Access Warnings

### A CAUTION

To avoid personal injury or property damage, the following safety instructions apply whenever accessing the inside of the product:

Turn off all peripheral devices connected to this product.

Turn off the system by pressing the power button to off.

Disconnect the AC power by unplugging all AC power cords from the system or wall outlet.

Disconnect all cables and telecommunication lines that are connected to the system.

Retain all screws or other fasteners when removing access cover(s). Upon completion of accessing inside the product, refasten access cover with original screws or fasteners.

Do not access the inside of the power supply. There are no serviceable parts in the power supply. Return to manufacturer for servicing.

Power down the server and disconnect all power cords before adding or replacing any non hot-plug component.

When replacing a hot-plug power supply, unplug the power cord to the power supply being replaced before removing the power supply from the server.

## 

If the server has been running, any installed processor(s) and heat sink(s) may be hot. Unless you are adding or removing a hot-plug component, allow the system to cool before opening the covers. To avoid the possibility of coming into contact with hot component(s) during a hot-plug installation, be careful when removing or installing the hot-plug component(s).

# 

To avoid injury do not contact moving fan blades. If your system is supplied with a guard over the fan, do not operate the system without the fan guard in place.

## 11.6 Rack Mount Warnings

The equipment rack must be anchored to an unmovable support to prevent it from tipping when a server or piece of equipment is extended from it. The equipment rack must be installed according to the rack manufacturer's instructions.

Install equipment in the rack from the bottom up, with the heaviest equipment at the bottom of the rack.

Extend only one piece of equipment from the rack at a time.

You are responsible for installing a main power disconnect for the entire rack unit. This main disconnect must be readily accessible, and it must be labeled as controlling power to the entire unit, not just to the server(s).

To avoid risk of potential electric shock, a proper safety ground must be implemented for the rack and each piece of equipment installed in it.

## 11.7 Cooling and Airflow

# 

Carefully route cables as directed to minimize airflow blockage and cooling problems. For proper cooling and airflow, operate the system only with the chassis covers installed. Operating the system without the covers in place can damage system parts. To install the covers:

- 1. Check first to make sure you have not left loose tools or parts inside the system.
- 2. Check that cables, add-in boards, and other components are properly installed.
- 3. Attach the covers to the chassis according to the product instructions.

## 11.8 Laser Peripherals or Devices

# 

To avoid risk of radiation exposure and/or personal injury:

Do not open the enclosure of any laser peripheral or device Laser peripherals or devices have are not user serviceable Return to manufacturer for servicing

# Appendix A: Product Usage Tips

- When adding or removing components or peripherals from the server board, AC power must be removed. With AC power plugged into the server board, 5-Volt standby is still present even though the server board is powered off.
- Each time AC power is applied to the server, the Blue System ID LED will turn on, the power button will be disabled, and a delay of 30-45 seconds will occur before the system is able to power on. This delay is needed to reset the BMC controller on the BMC Management Module. Once the BMC reset has completed, the System ID LED will turn off, and the power button will be re-enabled allowing for the system to be powered on.
- Only the Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series with 130 Watt and less Thermal Design Power (TDP) are supported on the Intel<sup>®</sup> Server Board S5500HV. Previous generations of the Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported.
- Only the Intel<sup>®</sup> Xeon<sup>®</sup> Processor 5500 Series and 5600 Series with 95 Watt and less Thermal Design Power (TDP) are supported in the Intel<sup>®</sup> Server System SR1670HV. Previous generations of the Intel<sup>®</sup> Xeon<sup>®</sup> processors are not supported.
- Only registered DDR3 DIMMs (RDIMMs) and unbuffered DDR3 DIMMs (UDIMMs) are supported on this server board. Mixing of RDIMMs and UDIMMs is not supported.
- For the best performance, the number of DDR3 DIMMs installed should be balanced across both processor sockets and memory channels. For example, a two-DIMM configuration performs better than a one-DIMM configuration. In a two-DIMM configuration, DIMMs should be installed in DIMM sockets A1 and D1. A six-DIMM configuration (DIMM sockets A1, B1, C1, D1, E1, and F1) performs better than a three-DIMM configuration (DIMM sockets A1, B1, and C1).
- Due to thermal requirements needed to support Quad Rank x4 DDR3 DIMMs, this memory type is not supported in the Intel<sup>®</sup> Server System SR1670HV. Support for this memory type should be verified with other server chassis/system manufacturers planning to support this server board.
- Memory is only populated using DIMM slots associated with a given installed processor.
   Ie.) With only one processor installed, only the DIMM slots associated with that processor should be populated. Memory installed into DIMM slots for a processor that is not installed are non-functional.
- The Management NIC port is only enabled with the BMC Module installed on to the server board. With no BMC module installed, the Management NIC port, located above the rear external USB ports, will be non-functional.
- Reference the Intel<sup>®</sup> Server System SR1670HV Service Guide for RAID setup information
- Reference the Intel<sup>®</sup> Server System SR1670HV Service Guide for BIOS setup information
- Reference the Intel<sup>®</sup> Server System SR1670HV Service Guide for System Update Utility usage information
- Reference the Intel<sup>®</sup> Server System SR1670HV Service Guide for system service and support information

## Glossary

This appendix contains important terms used in this document. For ease of use, numeric entries are listed first (e.g., "82460GX") followed by alpha entries (e.g., "AGP 4x"). Acronyms are followed by non-acronyms.

| Term             | Definition  |
|------------------|---|
| ACPI             | Advanced Configuration and Power Interface  |
| AP               | Application Processor   |
| APIC             | Advanced Programmable Interrupt Control   |
| ARP              | Address Resolution Protocal   |
| ASIC             | Application Specific Integrated Circuit   |
| ASMI             | Advanced Server Management Interface  |
| BIOS             | Basic Input/Output System   |
| BIST             | Built-In Self Test  |
| BMC              | Baseboard Management Controller   |
| Bridge           | Circuitry connecting one computer bus to another, allowing an agent on one to access the other  |
| BSP              | Bootstrap Processor   |
| Byte             | 8-bit quantity  |
| CBC              | Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis.                    |
| CEK              | Common Enabling Kit   |
| CHAP             | Challenge Handshake Authentication Protocol   |
| CMOS             | Complementary Metal-oxide-semiconductor   |
|                  | In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board. |
| DHCP             | Dynamic Host Configuration Protocal   |
| DPC              | Direct Platform Control   |
| EEPROM           | Electrically Erasable Programmable Read-Only Memory   |
| EHCI             | Enhanced Host Controller Interface  |
| EMP              | Emergency Management Port   |
| EPS              | External Product Specification  |
| ESB2             | Enterprise South Bridge 2   |
| FBD              | Fully Buffered DIMM   |
| F MB             | Flexible Mother Board   |
| FRB              | Fault Resilient Booting   |
| FRU              | Field Replaceable Unit  |
| FSB              | Front Side Bus  |
| GB               | 1024 MB   |
| GPA              | Guest Physical Address  |
| GPIO             | General Purpose I/O   |
| GTL              | Gunning Transceiver Logic   |
| HPA              | Host Physical Address   |
| HSC              | Hot-swap Controller   |
| Hz               | Hertz (1 cycle/second)  |
| I <sup>2</sup> C | Inter-Integrated Circuit Bus  |

| Term  | Definition   |
|-------|--|
| IA    | Intel <sup>®</sup> Architecture                        |
| IBF   | Input Buffer   |
| ICH   | I/O Controller Hub                                     |
| ICMB  | Intelligent Chassis Management Bus                     |
| IERR  | Internal Error   |
| IFB   | I/O and Firmware Bridge                                |
| ILM   | Independent Loading Mechanism                          |
| IMC   | Integrated Memory Controller                           |
| INTR  | Interrupt  |
| I/OAT | I/O Acceleration Technology                            |
| IOH   | I/O Hub  |
| IP    | Internet Protocol                                      |
| IPMB  | Intelligent Platform Management Bus                    |
| IPMI  | Intelligent Platform Management Interface              |
| IR    | Infrared   |
| ITP   | In-Target Probe  |
| KB    | 1024 bytes   |
| KCS   | Keyboard Controller Style                              |
| KVM   | Keyboard, Video, Mouse                                 |
| LAN   | Local Area Network                                     |
| LCD   | Liquid Crystal Display                                 |
| LDAP  | Local Directory Authentication Protocol                |
| LED   | Light Emitting Diode                                   |
| LPC   | Low Pin Count  |
| LUN   | Logical Unit Number                                    |
| MAC   | Media Access Control                                   |
| MB    | 1024 KB  |
| MCH   | Memory Controller Hub                                  |
| MD2   | Message Digest 2 – Hashing Algorithm                   |
| MD5   | Message Digest 5 – Hashing Algorithm – Higher Security |
| ME    | Management Engine                                      |
| MMU   | Memory Management Unit                                 |
| ms    | Milliseconds   |
| MTTR  | Memory Type Range Register                             |
| Mux   | Multiplexor  |
| NIC   | Network Interface Controller                           |
| NMI   | Nonmaskable Interrupt                                  |
| OBF   | Output Buffer  |
| OEM   | Original Equipment Manufacturer                        |
| Ohm   | Unit of electrical resistance                          |
| OVP   | Over-voltage Protection                                |
| PECI  | Platform Environment Control Interface                 |
| PEF   | Platform Event Filtering                               |
| PEP   | Platform Event Paging                                  |

| Term    | Definition   |
|---------|--|
| PIA     | Platform Information Area (This feature configures the firmware for the platform hardware) |
| PLD     | Programmable Logic Device  |
| PMI     | Platform Management Interrupt  |
| POST    | Power-On Self Test   |
| PSMI    | Power Supply Management Interface  |
| PWM     | Pulse-Width Modulation   |
| QPI     | QuickPath Interconnect   |
| RAM     | Random Access Memory   |
| RASUM   | Reliability, Availability, Serviceability, Usability, and Manageability                    |
| RISC    | Reduced Instruction Set Computing  |
| RMII    | Reduced Media-Independent Interface  |
| ROM     | Read Only Memory   |
| RTC     | Real-Time Clock (Component of ICH peripheral chip on the server board)                     |
| SDR     | Sensor Data Record   |
| SECC    | Single Edge Connector Cartridge  |
| SEEPROM | Serial Electrically Erasable Programmable Read-Only Memory                                 |
| SEL     | System Event Log   |
| SIO     | Server Input/Output  |
| SMBUS   | System Management BUS  |
| SMI     | Server Management Interrupt (SMI is the highest priority non-maskable interrupt)           |
| SMM     | Server Management Mode   |
| SMS     | Server Management Software   |
| SNMP    | Simple Network Management Protocol   |
| SPS     | Server Platform Services   |
| SSE2    | Streaming SIMD Extensions 2  |
| SSE3    | Streaming SIMD Extensions 3  |
| SSE4    | Streaming SIMD Extensions 4  |
| TBD     | To Be Determined   |
| TDP     | Thermal Design Power   |
| ТІМ     | Thermal Interface Material   |
| UART    | Universal Asynchronous Receiver/Transmitter  |
| UDP     | User Datagram Protocol   |
| UHCI    | Universal Host Controller Interface  |
| URS     | Unified Retention System   |
| UTC     | Universal time coordinare  |
| VID     | Voltage Identification   |
| VRD     | Voltage Regulator Down   |
| VT      | Virtualization Technology  |
| Word    | 16-bit quantity  |
| WS-MAN  | Web Services for Management  |
| ZIF     | Zero Insertion Force   |

## **Reference Documents**

Refer to the following documents for additional product information:

- Intel<sup>®</sup> Server System SR1670HV Service Guide
- Intel<sup>®</sup> Server Board S5500HV/Intel<sup>®</sup> Server System SR1670HV Configuration Guide
- Intel<sup>®</sup> Matrix Storage Manager 8.x Users Manual
- LSI\* Embedded MegaRAID Software Users Guide