



# Intel® Server System SR1695WB

## *Technical Product Specification*

*Intel order number: E92079-004*



**Revision 1.3**

**January, 2011**

**Enterprise Platforms and Services Division**

## **Revision History**

Date	Revision Number	Modifications
21 <sup>st</sup> April, 2010	1.0	Initial Release.
24 <sup>th</sup> May, 2010	1.1	Updated Figure 13. Power Supply Device Address.
15 <sup>th</sup> October, 2010	1.2	Updated Figure 5. Intel® Server Board S5500WB 12V only Components and Figure 6. Back Panel Feature Overview.
1 <sup>st</sup> January, 2011	1.3	Updated Table 1. System Feature Set.

## **Disclaimers**

Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® Server System SR1695WB may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Intel, Pentium and Xeon are trademarks or registered trademarks of Intel Corporation.

\*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2011. Portions Copyright © 2011 by LSI Corporation\*.

# Table of Contents

- 1. Introduction ..... 1**
  - 1.1 Chapter Outline ..... 1
  - 1.2 Server Board Use Disclaimer ..... 1
- 2. Product Overview ..... 2**
  - 2.1 System Views ..... 4
  - 2.2 System Dimensions ..... 4
  - 2.3 System Components ..... 5
  - 2.4 Hard Drive and Peripheral Bays ..... 5
  - 2.5 Server Board Overview ..... 6
  - 2.6 Rack and Cabinet Mounting Options ..... 9
- 3. Power Sub-System ..... 10**
  - 3.1 Mechanical Overview ..... 10
    - 3.1.1 AC Power Supply Module Dimension Overview ..... 10
    - 3.1.2 AC input connector ..... 10
    - 3.1.3 AC Power Cord Specification Requirements ..... 10
    - 3.1.4 DC Power Supply Module Dimension Overview ..... 11
    - 3.1.5 DC input connector ..... 11
    - 3.1.6 Power Supply Module DC Output Connector ..... 12
    - 3.1.7 Power Distribution Board Mechanic Outline ..... 12
    - 3.1.8 Power Distribution Board Output connectors ..... 12
  - 3.2 AC Voltage Input Specification ..... 13
    - 3.2.1 Input Voltage And Frequency ..... 13
    - 3.2.2 Input Current ..... 13
    - 3.2.3 Input Current Harmonics ..... 13
    - 3.2.4 AC Line Fuse ..... 14
    - 3.2.5 AC Line Inrush ..... 14
    - 3.2.6 Input Power Factor ..... 14
    - 3.2.7 AC Line Dropout ..... 14
    - 3.2.8 Brownout ..... 14
    - 3.2.9 Efficiency ..... 14
  - 3.3 DC Voltage Input Specification ..... 15
    - 3.3.1 Input Voltage ..... 15
    - 3.3.2 Input Current ..... 15
    - 3.3.3 DC Line Fuse ..... 15
    - 3.3.4 DC Line Inrush ..... 15
    - 3.3.5 Brownout ..... 15
    - 3.3.6 Efficiency ..... 15
  - 3.4 Control And Indicator Functions ..... 16
    - 3.4.1 PSON#(Power supply enable) ..... 16
    - 3.4.2 PSKILL/A1 ..... 16
    - 3.4.3 PWOK (power good) ..... 17
    - 3.4.4 B/P Fail function ..... 17

3.4.5	LED indicators .....	17
3.5	DC output voltages .....	18
3.5.1	Output rating .....	18
3.5.2	Remote Sensing (+12VRS) .....	18
3.5.3	No load operation .....	18
3.5.4	Regulation, ripple and noise .....	18
3.5.5	Ripple and noise .....	18
3.5.6	Transient loading .....	19
3.5.7	Capacitive load .....	19
3.5.8	Maximum load change.....	19
3.5.9	Load sharing control(+12V load sharing).....	19
3.5.10	Output voltage rise time.....	19
3.5.11	Output voltage hold-up time.....	20
3.5.12	Overshoot .....	20
3.5.13	Temperature coefficient .....	20
3.6	Protection circuits .....	20
3.6.1	+12V Over voltage protection .....	20
3.6.2	Over current/short circuit protection.....	20
3.6.3	Thermal protection.....	20
3.6.4	Thermal Fan Speed Control(External Control) .....	21
3.7	PMBus*.....	21
<b>4.</b>	<b>Cooling Sub-System .....</b>	<b>22</b>
4.1	CPU Heatsink .....	22
4.2	Four-Fan Module .....	23
4.3	Power Supply Fan .....	24
4.4	Air Duct Module .....	24
4.5	Drive Bay Population Requirement.....	25
<b>5.</b>	<b>Peripheral Drive Support .....</b>	<b>26</b>
<b>6.</b>	<b>Hard Disk Drive Support.....</b>	<b>27</b>
6.1	Hard Disk Drive Bays.....	27
6.2	Hard Drive Trays.....	27
6.3	Hot-Swap Hard Drive Support .....	28
6.3.1	Backplane Feature set:.....	28
6.3.2	Backplane Block Diagram:.....	29
6.3.3	Backplane Connector Definition .....	29
6.3.4	Backplane LED Support .....	30
6.3.5	Backplane Connector Definition .....	31
<b>7.</b>	<b>Front Panel Control and Indicators .....</b>	<b>34</b>
7.1	Control Panel Button.....	34
7.2	Control Panel LED Indicators .....	34
7.2.1	Power/Sleep LED .....	35
7.2.2	System Status LED.....	36
7.2.3	System Status LED – BMC Initialization.....	37
7.2.4	System Identification LED.....	37

- 7.3 Front Panel Connectors ..... 37
- 8. Configuration Jumpers ..... 39**
  - 8.1 Force Integrated BMC Update (J1B5) ..... 40
  - 8.2 Password Clear (J1C2)..... 40
    - 8.2.1 Clearing the BIOS Password ..... 40
  - 8.3 BIOS Recovery Mode (J1C3) ..... 41
  - 8.4 Reset BIOS Configuration (J1B4)..... 41
    - 8.4.1 Clearing the CMOS..... 41
  - 8.5 Video Master (J6A3) ..... 42
  - 8.6 Serial Interface (J6A2) ..... 42
- 9. PCI Riser Card and Assembly ..... 43**
- 10. Environmental and Regulatory Specifications ..... 44**
  - 10.1 System Level Environmental Limits ..... 44
  - 10.2 Serviceability and Availability ..... 44
  - 10.3 Replacing the Backup Battery ..... 45
  - 10.4 Product Regulatory Compliance ..... 45
  - 10.5 Use of Specified Regulated Components ..... 46
  - 10.6 Electromagnetic Compatibility Notices ..... 48
    - 10.6.1 USA ..... 48
    - 10.6.2 ICES-003 (Canada) ..... 49
    - 10.6.3 Europe (CE Declaration of Conformity) ..... 49
    - 10.6.4 Japan EMC Compatibility ..... 49
    - 10.6.5 BSMI (Taiwan) ..... 49
    - 10.6.6 KCC (Korea) ..... 50
  - 10.7 Rack Mount Installation Guidelines ..... 50
    - 10.7.1 If AC power supplies are installed: ..... 50
    - 10.7.2 If DC power supplies are installed: ..... 51
  - 10.8 Power Cord Usage Guidelines ..... 51
  - 10.9 Product Ecology Compliance..... 51
  - 10.10 Other Markings ..... 52
- Appendix A: Integration and Usage Tips..... 54**
- Appendix B: POST Code LED Decoder ..... 55**
- Appendix C: Video POST Code Errors ..... 60**
- Appendix D: Jumper Block Settings and Usage..... 65**
- Glossary..... 69**
- Reference Documents ..... 72**

## List of Figures

Figure 1. System Overview (HDD and Memory DIMMs are not included in package) .....	4
Figure 2. Major Chassis Components.....	5
Figure 3. Drive Bay Overview .....	6
Figure 4. Intel® Server Board S5500WB 12V only .....	6
Figure 5. Intel® Server Board S5500WB 12V only Components.....	7
Figure 6. Back Panel Feature Overview .....	8
Figure 7. Light-Guided Diagnostic LED Locations .....	9
Figure 8. AC Power Supply Module Dimension Overview .....	10
Figure 9. DC Power Supply Module Overview.....	11
Figure 10. Mating Male and Female Connector.....	11
Figure 11. DC Output Power Connector .....	12
Figure 12. Power Distribution Board Overview .....	12
Figure 13. Power Supply Device Address .....	21
Figure 14. CPU Heatsink Overview .....	22
Figure 15. Fan Module Assembly .....	23
Figure 16. Air Duct Module .....	24
Figure 17. Air Duct Module assembly process .....	25
Figure 18. Hot-swap HDD Tray with SAS/SATA HDD Installed .....	25
Figure 19. View of Slim-line Drive Bay (in Deep Black) .....	26
Figure 20. HDD Bays and Numbering .....	27
Figure 21. 3.5-inch HDD Assembly Overview.....	27
Figure 22. 2.5-inch HDD Assembly Overview.....	28
Figure 23. Passive Backplane Block Diagram .....	29
Figure 24. Backplane Component and Connectors (Front View) .....	29
Figure 25. Backplane Component and Connectors (Back View).....	30
Figure 26. Hard Drive Tray LED Locations .....	30
Figure 27. Front Control Panel.....	34
Figure 28. Jumper Locations and Functions.....	39
Figure 29. 1U PCI Express* Riser Card Mechanical Drawing .....	43
Figure 30. Intel® Server System SR1695WB PCI Express* Riser Assembly.....	43
Figure 31. Diagnostic LED Placement Diagram .....	55

## List of Tables

Table 1. System Feature Set .....	2
Table 2. Chassis Dimensions .....	4
Table 3. Connector and Component Definitions .....	7
Table 4. AC power cord specification .....	10
Table 5. P1 – Main Power Connector Pin-out.....	12
Table 6. P3 – PMBus*/Power Signal Connector Pin-out .....	13
Table 7. Rated output power for each input voltage range. ....	13
Table 8. Maximum input current. ....	13
Table 9. AC Brownout and Recover .....	14
Table 10. Power Supply Efficiency .....	14
Table 11. Power Supply Fan Power Loss.....	14
Table 12. DC Voltage Input Range .....	15
Table 13. Maximum Input Current .....	15
Table 14. DC Brownout And Recover.....	15
Table 15. PS ON# Signal Characteristics .....	16
Table 16. PSKILL# Signal Characteristics .....	16
Table 17. PWOK Signal Characteristics .....	17
Table 18. Power Supply Module LED Indicator .....	17
Table 19. DC Power Supply Module LED Indicator.....	17
Table 20. Output rating .....	18
Table 21. Output voltage regulation.....	18
Table 22. Ripple and Noise.....	18
Table 23. Transient loading .....	19
Table 24. Capacitive Load .....	19
Table 25. +12V Over voltage protection requirements .....	20
Table 26. Over current/short circuit protection.....	20
Table 27. Fan Speed Control.....	21
Table 28. 4-pin Connector Pin-Out for Processor Cooling Fan .....	24
Table 29. 8-pin Connector Pin-Out for Memory Cooling Fan.....	24
Table 30. Optical Drive SATA Connector Pin-out .....	26
Table 31. Optical Drive SATA Power Connector Pin-out.....	26
Table 32. Hard Drive Tray LED Functions .....	30
Table 33. Backplane Power Connector Pin-out .....	31
Table 34. Hot-Swap SATA/SAS Connector Pin-out.....	31
Table 35. SATA/SAS Drive Control Connector Pin-out .....	32
Table 36. IPMB Connector Pin-out .....	32
Table 37. SMBus Connector Pin-out .....	32
Table 38. SGPIO Connector Pin-out.....	32
Table 39. SES Connector Pin-out.....	33
Table 40. Front Control Button Function.....	34
Table 41. Front LED Indicator Functions .....	34
Table 42. SSI Power LED Operation .....	35

Table 43. System Status LED Operation ..... 36

Table 44. System ID LED Indicator States ..... 37

Table 45. Front Panel SSI connector pin-out ..... 37

Table 46. Front Panel USB connector pin-out ..... 38

Table 47. Force Integrated BMC Update Jumper ..... 40

Table 48. BIOS Password Clear Jumper ..... 40

Table 49. BIOS Recovery Mode Jumper ..... 41

Table 50. Reset BIOS Jumper ..... 41

Table 51. Video Master Jumper ..... 42

Table 52. Serial Interface Jumper ..... 42

Table 53. System Office Environmental Summary ..... 44

Table 54. Maintenance Activity Duration ..... 44

Table 55. Product Safety and Electromagnetic (EMC) Compliance ..... 47

Table 56. POST Progress Code LED Example ..... 56

Table 57. POST Progress Code LED Example ..... 56

Table 58. POST Error Message and Handling ..... 60

Table 59. BIOS Recovery Mode (J1C3) ..... 66

Table 60. Reset BIOS Configuration (J1B4) ..... 67

Table 61. Video Master (J6A3) ..... 67

Table 62. Serials Interface Setting (J6A2) ..... 68



**< This page intentionally left blank >**

# 1. Introduction

---

This Technical Product Specification (TPS) provides system specific information detailing the features, functionality, and high-level architecture of the Intel® Server System SR1695WB. You should also reference the *Intel® Server Board S5500WB Technical Product Specification* to obtain greater detail of functionality and architecture of the server board integrated in this server system.

In addition, you can obtain design-level information for specific sub-systems by ordering the External Product Specifications (EPS) or External Design Specifications (EDS) for a given sub-system. EPS and EDS documents are not publicly available. They are only made available under NDA with Intel and must be ordered through your local Intel representative. For a complete list of available documents, refer to the *Reference Documents* section at the end of this document.

The Intel® Server System SR1695WB may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Refer to the *Intel® Server Board S5500WB/Intel® Server System SR1695WB Specification Update* for published errata.

## 1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 – Introduction
- Chapter 2 – Product Overview
- Chapter 3 – Power Sub-System
- Chapter 4 – Cooling Sub-System
- Chapter 5 – Peripheral Driver Support
- Chapter 6 – Hard Disk Driver Support
- Chapter 7 – Front Panel Control and Indicators
- Chapter 8 – Configuration Jumpers
- Chapter 9 – PCI Riser Card and Assembly
- Chapter 10 – Environmental and Regulatory Specifications
- Appendix A – Integration and Usage Tips
- Appendix B – POST code LED Decoder
- Appendix C – Video POST Code Errors
- Appendix D – Jumper Block Settings and Usage
- Glossary
- Reference Documents

## 1.2 Server Board Use Disclaimer

Intel Corporation server boards support add-in peripherals and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel ensures through its own chassis development and testing that when Intel server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

## 2. Product Overview

The Intel® Server System SR1695WB is a rack mount 1U server system, purpose-built for high-energy efficiency and lowest total cost of ownership in dense computing applications. The system is integrated with an Intel® Server Board S5500WB and supports up to four hot-swap SAS or SATA hard drives.

This chapter provides a high-level overview of the system features. The following chapters provide greater detail for each major system component or feature.

**Table 1. System Feature Set**


Feature	Description
Raw Storage Capacity	System raw storage capacity is based on the HDD capacity and number of HDDs used in the system. Raw storage capacity is the sum of single HDD capacity used in system. For example: if four 1 TB HDDs are used in system, the system raw storage capacity is 4.0 TB
External Drive Bays	Four hot-pluggable external drive bays
Hard Disk Drive Supported	3.5-inch SATA, SAS HDD. 2.5-inch SATA, SAS HDD.
Processor	Support for one or two Intel® Xeon® Processor 5500 or 5600 series processors in FC-LGA 1366 Socket B package with up to 95 W Thermal Design Power (TDP) . Supports future processor compatibility guidelines 4.8 GT/s, 5.86 GT/s, and 6.4 GT/s Intel® Quick Path Interconnect (Intel® QPI). Meets EVRD11.1
Memory Capacity	Expandable to 64 GB maximum.
Memory Type	240-pin keyed support for 800/166/1333 MT/s ECC Registered (RDIMM) or Unbuffered (UDIMM) DDR3 memory. 8 DIMMs total across six memory channels (three channels per processor in a 2:1:1 configuration). No support for Quad-Rank x4 DIMMs.
DIMM Slots	Eight
Chipset	Intel® chipset which includes the following components: Intel® 5500 chipset IOH (IOH24D) Intel® 82801Jx I/O Controller Hub (ICH10R)
System Connectors / Headers	External I/O connectors: <ul style="list-style-type: none"> <li>• DB-15 Video connectors</li> <li>• RJ-45 serial Port A connector</li> <li>• RJ-45 connector for 10/100/1000 LAN</li> <li>• One 2x USB 2.0 connectors</li> <li>• One RJ-45 over USB for 10/100/1000 LAN</li> </ul> Internal connectors/headers: <ul style="list-style-type: none"> <li>• Two USB 2x5 pin header, supporting up to four USB 2.0 ports</li> <li>• One low-profile USB 2x5 pin</li> <li>• One DH-10 Serial Port B header</li> <li>• One 2x8 pin VGA header with presence detection to switch from rear I/O video connector</li> <li>• Six SATA II connectors</li> <li>• Dual Connectors for Intel® I/O Expansion Module</li> <li>• One RMM3 connector to support optional Intel® Remote Management Module 3</li> </ul>

Feature	Description
	<ul style="list-style-type: none"> <li>• SATA SW RAID 5 Activation Key Connector</li> <li>• One front panel header</li> </ul>
System Fan Support	Two sets of CPU fans Two sets of DIMM fans
Add-in Adapter Support	One riser slot supporting full-height or low-profile 1U and 1U MD2 PCI Express* x16 riser cards. Two connectors supporting double- and single-wide Intel® I/O Expansion Modules.
On-board Video	<b>On-board Server Engines* LLC Pilot II Controller</b> Matrox* G200 2D Video Graphics controller Uses 8 MB of the BMC 64 MB DDR2 Memory
LAN Support	Two 10/100/1000 ports provided by Intel® 82575 PHYs with Intel® I/O Acceleration Technology 2 support
System Power	1+1 450W AC or 1 450W DC power supply, 80 plus silver with PFC
System Management	<b>On-board Server Engines* LLC Pilot II Controller.</b> Integrated Baseboard Management Controller (Integrated BMC), IPMI 2.0 compliant <b>Basic</b> <ul style="list-style-type: none"> <li>• BMC Controller: ARC 926E-S microcontroller</li> <li>• Super IO: Serial Port logic, legacy interfaces, LPC interface, Port80</li> <li>• Hardware Monitoring: Fan speed control and voltage monitoring</li> </ul> <b>Advanced</b> <ul style="list-style-type: none"> <li>• Video and USB compression and redirection</li> <li>• NC-SI port, a high-speed sideband management interface</li> <li>• Integrated Super I/O on LPC interface</li> </ul>

The Intel® Server System SR1695WB system is supporting all Intel® Xeon® 5500 and 5600 series processors with TDP 95 W and below. You can find a full list of supported processors at the Intel Support Website:

<http://www.intel.com/support/motherboards/server/S5500WB/sb/CS-030205.htm>

## 2.1 System Views




**Figure 1. System Overview (HDD and Memory DIMMs are not included in package)**

## 2.2 System Dimensions

**Table 2. Chassis Dimensions**

Height	43 mm	1.69 inches
Width without rails	451.17 mm	17.76 inches
Width with rails	482 mm	18.97 inches
Depth without CMA	671.08 mm	26.42 inches
Weight		
Chassis – basic configured (1 PSU, 0 drives)	9.92 kg	21.85 lbs
Chassis – fully configured (2 PSU, 4 drives)	15.09 kg	33.25 lbs

## 2.3 System Components



AF003479

<b>A</b>	Mother Board	<b>F</b>	1U Chassis
<b>B</b>	Power Supply Module	<b>G</b>	Air Duct
<b>C</b>	External hot-swap HDD Carriers	<b>H</b>	Front Panel and Front USB module
<b>D</b>	Slim-line Optical Drive	<b>I</b>	Optional BBU Assembly Position
<b>E</b>	System Fans Module	<b>J</b>	Optional PCI Express* Add-in Card

**Not shown:** Rack slide rail, front bezel, and top cover.

**Figure 2. Major Chassis Components**

## 2.4 Hard Drive and Peripheral Bays

	Intel® Server System SR1695WB
Slim-line SATA Optical Drive	Supported
Slim-line USB Floppy Drive	No Support
SATA Drives (3.5-inch or 2.5-inch)	Up to four
SAS Drives (3.5-inch or 2.5-inch)	Up to four




Figure 3. Drive Bay Overview

## 2.5 Server Board Overview

The chassis is mechanically and functionally designed to support the Intel® Server Board S5500WB 12V only. The following sections provide an overview of the server board feature sets.





Figure 4. Intel® Server Board S5500WB 12V only

The following figure shows the layout of the server board. Each connector and major component is identified by a number or letter, and a description is given below the figure.



AF003212


**Figure 5. Intel® Server Board S5500WB 12V only Components**

**Table 3. Connector and Component Definitions**

	Description		Description
A	Dual Intel® I/O Expansion Module Connectors	V	Processor Socket 1
B	PCI Express* x16 Gen2	W	8-pin CPU Connector
C	Remote Management Module 3	X	Processor Socket 2
D	POST Code LEDs	Y	4-pin Fan Connector (CPU2)
E	External I/O	Z	4-pin Fan Connector (CPU2A)
F	USB Connector	AA	4-pin Fan Connector (MEM2)
G	Battery	BB	8-pin Fan Connector (MEM2R)
H	SATA Connectors 0~5	CC	DIMM Slot D2
I	N/A	DD	DIMM Slot D1
J	8-pin Power Connector	EE	DIMM Slot E1
K	Aux Power	FF	DIMM Slot F1
L	RAID Key	GG	Front Panel Connector
M	DIMM Slot C1	HH	HDD LED Header
N	DIMM Slot B1	II	Low-Profile USB Connector



	Description		Description
O	DIMM Slot A1	JJ	Internal VGA Connector
P	DIMM Slot A2	KK	BMC Power Cycle Header
Q	8-pin Fan Connector (MEM1R)	LL	USB Connector
R	4-pin Fan Connector (MEM1)	MM	Slot 1 PCI Express* x8 Gen2
S	4-pin Fan Connector (CPU1A)	NN	SGPIO Connector
T	4-pin Fan Connector (CPU1)	OO	IPMB Connector
U	HDD Power Connector	PP	Serial Port B




AF003449

A	Power In	G	RJ-45 Serial
B	PS Status LED	H	NIC 2 connector RJ-45
C	NIC 1 connector RJ-45	I	Dual USB 8/9
D	Thumb Screw	J	Dual USB 2/5
E	PCIe Add-in Card Slot	K	Status LED
F	Video Out	L	ID LED

Figure 6. Back Panel Feature Overview

**Important Note:** The Intel® Server System SR1695WB requires the use of shielded LAN cable to comply with Emission/Immunity regulatory requirements. Use of non shield cables may result in product non-compliance.



AF003455

	Description		Description
A	Diagnostic LED	E	CPU1 DIMM fault LED
B	System Status LED	F	Fan Fault LED
C	System ID LED	G	CPU2 DIMM Fault LED
D	5V Standby LED		

Figure 7. Light-Guided Diagnostic LED Locations

## 2.6 Rack and Cabinet Mounting Options

The chassis was designed to support 19 inches wide by up to 30 inches deep server cabinets. The system supports the following Intel rack mount options:

- A basic slide rail kit (Product order code – **AXXBASICRAIL**) is designed to mount the chassis into a standard (19 inches by up to 30 inches deep) EIA-310D compatible server cabinet.
- A tool-less slide rail kit (Product order code – **AXXHERAIL2**) is designed to mount the chassis into a standard (19 inches by up to 30 inches deep) EIA-310D compatible server cabinet.

### 3. Power Sub-System

The system includes 450W 1+1 hot swap power supply module and one power distribution board which can support 1U rack server system. Power supply modules have two SKUs: AC module and DC module. AC module is 80 plus energy efficiency, demonstrating climate saver with silver rating.

#### 3.1 Mechanical Overview

Both AC and DC power supply modules are in same form factor. The module has a simple retention mechanism to retain the module self once it is inserted. This mechanism shall withstand the specified mechanical shock and vibration requirements. The power distribution board will be fixed on the chassis with screws. This specification defines a 450W 1+1 hot swap redundancy power supply that supports a 1U server system. Using existing power supply module provided by vendor with updated PMBus\* and custom-made power connector board to support Intel® S5500 Series Server Boards. The power supply shall have 2 outputs: 12V and 5VSB. The input shall be auto ranging and power factor corrected. The PMBus\* features included in this specification are requirements for AC/DC silver box power supply for use in server systems based on Intel® S5500 Series Server Platforms. This specification is based on the PMBus\* specifications part I and II, revision 1.1.

##### 3.1.1 AC Power Supply Module Dimension Overview

The casing dimension is W 50.5mm x L 310mm x H 40.2mm:




Figure 8. AC Power Supply Module Dimension Overview

##### 3.1.2 AC input connector

The power supply shall have an internal IEC320 C14 power inlet.

##### 3.1.3 AC Power Cord Specification Requirements

The AC power cord used must meet the following specification requirements:

Table 4. AC power cord specification

Cable Type	SJT
Wire Size	16 AWG
Temperature Rating	105° C

Amperage Rating	13A
Cable Type	SJT

### 3.1.4 DC Power Supply Module Dimension Overview

The casing dimension is W 50.5mm x L 310mm x H 40.2mm:





Figure 9. DC Power Supply Module Overview

### 3.1.5 DC input connector

The power supply shall have an internal Positronic Industries PLA03M3BN0A1/AA DC inlet. The mating female connector is Positronic Industries PLA03F7000/AA.




Pin	Wire Spec	Color	Length (mm)
1	UL1015 12AWG	GRN/YEL	500
2	UL1015 12AWG	Black	500
3	UL1015 12AWG	Red	500

Figure 10. Mating Male and Female Connector

### 3.1.6 Power Supply Module DC Output Connector

Both AC and DC Power Supply Module have a same DC output connector. The DC output connector is the FCI#51731-042LF or equivalent.



Signal Pins				Power Blade			
	1	2	3	P1	P2	P3	P4
D	A0	PWOK	+5VSB	RTN	RTN	+12V	+12V
C	12VLS	+15Vcc	+12VRS				
B	PS-ON	SCL	B/P Fail				
A	PS-Kill/A1	SDA	+5VSB				

Figure 11. DC Output Power Connector

### 3.1.7 Power Distribution Board Mechanic Outline




Figure 12. Power Distribution Board Overview

### 3.1.8 Power Distribution Board Output connectors

The power distribution board provides two output connectors to the various system boards.

#### P1 – Main Power Connector

Connector housing: 24-Pin

Table 5. P1 – Main Power Connector Pin-out

Pin	Signal	Pin	Signal
1	5V	13	5V
2	GND	14	GND
3	3.3V	15	3.3V
4	GND	16	GND
5	GND	17	12V
6	GND	18	12V
7	GND	19	12V
8	GND	20	12V

Pin	Signal	Pin	Signal
9	GND	21	12V
10	GND	22	12V
11	GND	23	12V
12	GND	24	12V

**P2 –PMBus\*/Power Signal Connector**

Connector housing: 7-Pin

**Table 6. P3 – PMBus\*/Power Signal Connector Pin-out**

Pin	Signal
1	SCL
2	SDA
3	PWR_Alert
4	GND
5	12V_sense
6	PS_ON
7	5VSB

### 3.2 AC Voltage Input Specification

---

*Note: This section is suitable only for system inserted AC Power Supply Module.*

---

#### 3.2.1 Input Voltage And Frequency

The power supply shall be capable of supplying the rated power as specified in Table 7 in the voltage range of 90VAC to 264VAC.

**Table 7. Rated output power for each input voltage range.**

Input Voltage Range	Nominal Voltage	Max Power
90 – 132VAC	115VAC	450W
180 – 264VAC	230VAC	450W

The power supply shall operate at any input frequency between 47Hz and 63Hz.

#### 3.2.2 Input Current

The maximum input current shall be 15A for each input voltage range of Table 8.

**Table 8. Maximum input current.**

Input Voltage	Input Current
90 – 132V	8A
180 – 264V	4A

#### 3.2.3 Input Current Harmonics

The input current drawn on the power line shall not exceed the limits set by IEC-61000-3-2 and JEIDA MIT1 standards.

### 3.2.4 AC Line Fuse

The power supply shall incorporate one input fuse on the line side for input over-current protection to prevent damage to the power supply and meet product safety requirement. Fuse should be slow blow type or equivalent to prevent nuisance trips. AC inrush current shall not cause the AC line fuse to blow under any conditions. All protection circuits in the power supply shall not cause the AC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

### 3.2.5 AC Line Inrush

The maximum AC line inrush current shall be 60A peak at an input voltage of 264VAC. Inrush current shall be measured at an ambient temperature of 25 deg C after the input voltage has been removed from the power supply for a minimum of 10 minutes.

### 3.2.6 Input Power Factor

The input power factor shall be greater than 0.98/115Vac and 0.94/230Vac over all input voltage at loads greater than 50% of the power supply's rated output.

### 3.2.7 AC Line Dropout

An AC line dropout is a transient condition defined as the AC input to the power supply drops to 0Vrms for one AC cycle or less. An AC line dropout shall not damage the power supply under any load condition. During an AC line dropout, the power supply must meet voltage regulation requirements in section 3.5.4 over the rated load. An AC line dropout shall not cause any power supply protection circuit to trip.

If the AC line dropout transient lasts longer than one input frequency period, the power supply may shutdown or go out of regulation. A dropout period of any length shall not cause damage to the power supply.

### 3.2.8 Brownout

The power supply should withstand a brownout and recover from it without any damage stated in Table 9:

**Table 9. AC Brownout and Recover**

0 – 115VAC	Shut Down	Recover
Full Load	80Vac	88Vac

### 3.2.9 Efficiency

The Efficiency should meet at least Climate Saver 2/80Plus Silver rating, specified in below table 8 and 9. The efficiency should be measured at 230VAC and with external fan power source or deduction of the power consumed by the fan at specified loading, according to Climate Saver/80Plus efficiency measurement specifications.

**Table 10. Power Supply Efficiency**

Input	20%	50%	100%
230VAC	85%	89%	85%

**Table 11. Power Supply Fan Power Loss**

Input 230VAC/Load	20%	50%	100%
Fan(Power Loss)	2W	5W	10W

The minimum efficiency at 90~264VAC for the Max load shall be at least 83%.

### 3.3 DC Voltage Input Specification

*Note: This section is suitable only for system inserted DC Power Supply Module.*

#### 3.3.1 Input Voltage

The power supply input DC voltage shall be taken to -75Vdc for 1sec. The range is in Table 12.

**Table 12. DC Voltage Input Range**

	Minimum	Nominal	Maximum	Peak
Range 1	-36V	-48V	-72V	-75V

#### 3.3.2 Input Current

The maximum input current shall be 20A for each input voltage range of Table 13.

**Table 13. Maximum Input Current**

Input Voltage	Maximum Input Current	Max Power
-36 -- -72VDC	20 – 9A	100A 2u second

#### 3.3.3 DC Line Fuse

The power supply shall incorporate one input fuse on the return side for input over-current protection to prevent damage to the power supply and meet product safety requirements. Fuses should be slow blow type or equivalent to prevent nuisance trips. DC inrush current shall not cause the DC line fuse to blow under any conditions. All protection circuits in the power supply shall not cause the DC fuse to blow unless a component in the power supply has failed. This includes DC output load short conditions.

#### 3.3.4 DC Line Inrush

The maximum DC line inrush current shall be 100A peak at an input voltage of -48VDC. Inrush current shall be measured at an ambient temperature of 25 deg C after the input voltage has been removed from the power supply for a minimum of 10 minutes.

#### 3.3.5 Brownout

The power supply should withstand a brownout and recover from it without any damage stated in Table 14:

**Table 14. DC Brownout And Recover.**

-36 -- -72Vin Full Load	Shut Down -33 +/-1V Vin	Recover -35 +/-1V Vin

#### 3.3.6 Efficiency

85% minimum at -48V ~ -72V for the max load.



### 3.4 Control And Indicator Functions

Signals that can be defined as low true or high true shall adopt the following conversion:  
signal# = low true.

#### 3.4.1 PSON#(Power supply enable)

Both AC and DC power supply module's PSON# signal is required to remotely turn on/off the +12V output in the power supply. When the power supply is in standby mode the power supply fan shall be OFF. PSON# is pulled to a standby voltage by a pull-up resistor internal to the power supply. See Table 15.

**Table 15. PS ON# Signal Characteristics.**

Signal Type	Pull-up To Housekeeping Voltage In Power Supply	
PSON# =Low, PSKILL=Low	ON	
PSON# =Open, PSKILL=Low or Open	OFF	
PSON# =Low, PSKILL=Open	OFF	
	Min	Max
Logic level low(power supply ON)	0V	1.0V
Logic level high(power supply OFF)	2.0V	5.25V
Source current, Vpson=low	N/A	1mA

#### 3.4.2 PSKILL/A1

The purpose of the PSKILL/A1 pin is to allow for hot swapping of the power supply. The PSKILL/A1 pin on the power supply is shorter than the other signal pins. The mating pin of this signal in the system shall be tied to ground. Internal to the power supply, the PSKILL/A1 pin shall be connected to a standby voltage through a pull-up resistor. Upon receiving a <4.1V state at the PSKILL/A1 pin, a PSON# signal shall enable the power supply to turn on. See Table 16.

**Table 16. PSKILL# Signal Characteristics**

Signal Type(Input Signal To Supply)	Accepts A Ground Input From The System. Pull-up To VSB Located In The Power Supply	
PSON# =Low, PSKILL/A1=Low	ON	
PSON# =Open, PSKILL/A1=Low or Open	OFF	
PSON# =Low, PSKILL/A1=Open	OFF	
	Min	Max
Logic level low(power supply ON)	0V	4.1V(for AC Module)/1.0V(For DC Module)
Logic level high(power supply OFF)	4.1V(For AC Module)/2.0V(For DC Module)	5.25V
Source current, Vpskill/A1=low	N/A	4mA

### 3.4.3 PWOK (power good)

PWOK is a power good signal and shall be pulled HIGH by the power supply to indicate that all outputs are above their respective lower regulation limits. See Table 17.

**Table 17. PWOK Signal Characteristics**

Signal Types	Open Collector/Drain Output From Power Supply. Pull-up To VSB Located Power Supply	
PWOK=High	Power Good	
PWOK=Low	Power Not Good	
	Min	Max
Logic level lowvoltage, Isink=4mA	0V	0.4V
Logic level high voltage, Isource=200uA	2.4V	5.25V
Sink current, PWOK=Low		4mA
Source current, PWOK=High		2mA

### 3.4.4 B/P Fail function

The pin senses the backplane fail signal, when the backplane outputs causes OCP, OVP, or any other fail, the B/P fail signal pin goes HIGH, the module will shut down and the LED will indicate “red”.

### 3.4.5 LED indicators

These will be a bi-color LED to indicate power supply status, Refer to the tables below for AC power supply module and DC power supply modules.

**Table 18. Power Supply Module LED Indicator**

Power Supply Condition	Power Supply LED
No AC power to all PSU	OFF
No AC power to this PSU only	Flashing RED*
AC present/only standby output on	Flashing GREEN*
Power supply DC output ON and OK	GREEN
Power supply failure	RED
Power supply warning	Flashing RED/GREEN*

---

*Note: \*Flashing frequency: 1 sec on/ 1 sec off*

---

**Table 19. DC Power Supply Module LED Indicator.**

Power Supply Condition	Power Supply LED
No DC power to all PSU	OFF
No DC power to this PSU only	Flashing RED*
DC present/only standby output on	Flashing BIUE*
Power supply DC output ON and OK	BLUE
Power supply failure	RED
Power supply warning	Flashing RED/BLUE*

---

*Note: \*Flashing frequency: 1 sec on/ 1 sec off*

---

### 3.5 DC output voltages

#### 3.5.1 Output rating

Each DC output shall be capable of supplying the output current shown in Table 20.

**Table 20. Output rating**

Output	Min	Max
+12V	2A	37A
+5VSB	0	3A

#### 3.5.2 Remote Sensing (+12VRS)

The power supply shall have remote sense (ReturnS) to compensate for output ground drops for output voltages: +12V. The power supply system output shall have remote sense (12VRS) to compensate for drops in the system for the +12V output. The remote sense input impedance to the power supply shall be greater than 200ohms on +12VRS. Remote sense shall be able to compensate for a minimum of 400mV drop on the +12V output. The current in any remote sense line shall be less than 5mA to minimum voltage sensing errors.

#### 3.5.3 No load operation

The power supply shall meet all requirements except for the transient loading requirements when operated at no load on all outputs.

#### 3.5.4 Regulation, ripple and noise

The power supply shall meet the regulation, ripple and noise limit under all operating conditions (AC/DC line, transient loading, output loading). The regulation of Table 21 shall be measured at the output connector of the power supply, subject to the cross loading condition in Table 21.

**Table 21. Output voltage regulation**

Output	Output Voltage Limits(Vdc)			
	Minimum	Nominal	Maximum	REG
+12V	11.64V	12V	12.36V	+/-3%
+5VSB	4.8V	5V	5.2V	+/-4%

#### 3.5.5 Ripple and noise

Ripple and noise shall be measured with 0.1uF of ceramic capacitance and 10uF of tantalum capacitance on each of the power supply output connector terminal. The ripple and noise shall be met over all load ranges and AC/DC line voltages with 1 to 2 power supplies in parallel operation. The output noise requirements shall apply over a 0Hz to 20MHz bandwidth. Table 22 the ripple and noise.

**Table 22. Ripple and Noise**

Output	+12V	5VSB
Maximum ripple/noise	150mVp-p	50mVp-p

### 3.5.6 Transient loading

The power supply shall operate within specified limits and meet regulation requirements over the following transient loading conditions anywhere within the specified load range of the power supply. This shall be tested with no additional bulk capacitance added to the load.

Table 23 shows the transient loading.

**Table 23. Transient loading**

Output	Step Size	Slew Rate	Capacitive Load
+12V	60% of max	0.5A/usec	2200uF
+5VSB	25% of max	0.5A/usec	1uF

---

*Note: when test the transient loading, the 12V limit is +/-5%*

---

### 3.5.7 Capacitive load

The power supply shall operate within specifications over the capacitive load defined. shows the capacitive load. The power supply shall operate within specifications over the capacitive load defined. Table 24 shows the capacitive load.

**Table 24. Capacitive Load**

Output	Min	Max
+12V	10uF	11,000uF
+5VSB	1uF	350uF

### 3.5.8 Maximum load change

The power supply shall continue to operate normally when there is a step change < 1 A/uS between minimum load and maximum load.

### 3.5.9 Load sharing control(+12V load sharing)

The +12V output shall have active load sharing. When operating at 50% of full load, the output current of any two power supplies shall be within (+/-6.5%). For example, if power supply #1 is operating at 20A, then all other power supplies within the system shall be operating between 18.7A to 21.3A (+/-6.5% of 20A). all current sharing functions shall be implemented internal to the power supply by making use of the 12VLS signal. The power supply must connect the 12VLS signals between the power supplies together. The power supply shall be able to share with up to 1+1 power supply in parallel.

If the load sharing is disabled by shorting the load share bus to ground, the power supply shall continue to operate within regulation limits for loads less than or equal to the rating of one power supply.

### 3.5.10 Output voltage rise time

The turn on waveform for the +12V output shall be monotonic with less than 5% of overshoot. The rise time from 10 % (1.2V) to 90% (10.8V) shall be less than 50msec for a single power supply.

### 3.5.11 Output voltage hold-up time

Upon loss of input voltage (at nominal), the output voltages shall remain in regulation for at least 16msec.

### 3.5.12 Overshoot

Any output overshoot at turn on shall be less than 10% of the nominal output value. Any overshoot shall recover to within the specified regulation in less than 0.5mS.

### 3.5.13 Temperature coefficient

After operating for 30 minutes or longer at 25°C ambient, the output voltages shall not change by more than +/-0.05% per degree C for any given line and load conditions.

## 3.6 Protection circuits

The 5VSB output shall remain on if the failure does not involve this output. When a protection circuit shuts down a power supply, all the LED show a failed status and shall be active, if the power supply latched off due to a protection circuit tripping. For AC power supply module, an AC cycle off for 15 sec and PSON cycle high for 1 sec shall reset the power supply, while For DC power supply module, a DC cycle off for 15 sec and PSON cycle high for 1 sec shall reset the power supply. Else the power should auto-recover, when the fail had been cleared or the power supply is within specification again.

### 3.6.1 +12V Over voltage protection

An over voltage condition shall measured on the +12V output of the power supply DC connector. The power supply must shutdown and latch off when the +12V reaches the voltage shown in Table 25. The latch can be cleared by toggging the PSON signal or by an AC or DC cycle off.

**Table 25. +12V Over voltage protection requirements**

Output	Min	Max	Units
+12V	13.3V	14.5V	VOLTS

### 3.6.2 Over current/short circuit protection

The power supply shall have current limit to prevent the +12V output from exceeding the value shown in Table 26. The current limiting shall be of the constant current type for the +12V. The power supply shall auto-recover, when OCP/SCP had been cleared. The power supply shall not be damaged power cycling in this condition.

**Table 27. Over current/short circuit protection**

Voltage	Over current limit
+12V	110% MIN; 150% MAX

### 3.6.3 Thermal protection

The power supply shall be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an over temperature condition the PSU shall be shut down with the exception of the 5VSB output. The power supply shall alert the system of the OTP condition via the power supply the fail LED indicator. The power supply

will auto recover from this condition, when the temperature is within specification again. In case of a fan fail, the power supply will latch off.

- Warning: 80°C (+/-6°C)
- Critical shut down: 90°C (+/-6°C)
- Re-start PSU: 75°C (+/-6°C)

### 3.6.4 Thermal Fan Speed Control(External Control)


The power supply Fan shall be external control able through a hardware pin on the connector. This function allows overwriting the MCU Fan control due to thermal stress at the PDB. In normal operation the MCU controls the fan depending on Loading and internal temperature. The Pin B3 (B/P fail) controls the internal Fan duty depending on voltage level recognized, corresponding to Table 28.

**Table 29. Fan Speed Control**

Voltage @ Pin B3	Fan Duty
< 1.00V	MCU controlled
1.25V	50%
1.5V	60%
1.75V	70%
2.00V	80%
2.5V	100%

### 3.7 PMBus\*

The PMBus\* features are requirements for AC/DC silver box power supply for use in server systems. It is also required to enable Intel® Intelligent Power Node Manager. This specification is based on the PMBus\* specifications part I and II, revision 1.1. The power supply device address locations are shown below:



**Figure 13. Power Supply Device Address**

## 4. Cooling Sub-System

Several components and configuration requirements make up the cooling sub-system of the chassis. These include processors, chipsets, VR heatsinks, system fan module, power supply fans, CPU air duct, and drive bay population. All are necessary to provide and regulate the air flow and air pressure needed to maintain the system's thermals when operating at or below the maximum specified thermal limits.

In order to maintain the necessary airflow within the system, you must properly install the air duct and the top cover.

The chassis uses a variable fan speed control engine to provide adequate cooling for the system at various ambient temperature conditions, under various server workloads, and with the least amount of acoustic noise possible. The fans operate at the lowest speed for any given condition to minimize acoustics.


---

*Note: The server system does not support redundant cooling fans. If any of the fans fail, you must power down the system as soon as possible to replace the fan.*

---

### 4.1 CPU Heatsink

Two heatsinks are included in the system package. These heatsinks are designed for optimal cooling and performance. Each processor is cooled by a passive heatsink. To achieve better cooling performance, you must properly attach the heatsink bottom base with TIM (thermal interface material). ShinEtsu\* G-751 or 7783D or Honeywell\* PCM45F TIM is recommended. The mechanical performance of the heatsink must satisfy mechanical requirement of Intel® Xeon® processors. To keep chipsets and VR temperature at or below maximum temperature limit, the heatsink is required if necessary.



**Figure 14. CPU Heatsink Overview**

---

*Note: The passive heatsink is Intel® standard thermal solution for 1U/2U rack chassis.*

---

## 4.2 Four-Fan Module

The system includes a fan assembly consisting of four managed 40x40x56 mm dual-rotor, multi-speed fans. Four fans are separated into two types with different fan connectors.

The center two fans use two 4-pin connectors; each matches the processor fan header on the server board. The outer two fans use one 8-pin connector; each matches the memory fan header on the server board.

They provide the primary cooling for the processors, memory, and the hard drive bays on the front panel. Each fan is designed for tool-less insertion to or removal from the fan module housing.

The system fan module is designed for ease of use and supports several management features that the server board management system can use.

---

*Note: The fans are NOT hot-swappable. You must turn off the system to replace a failed fan.*

---


Each fan within the module is capable of supporting multiple speeds. Fan speed changes automatically when internal ambient temperature of the system or processor temperature changes. The fan speed control algorithm is programmed into the server board's BIOS.

Each fan connector within the module supplies a tachometer signal that allows the BMC to monitor the status of each fan. If one of the fans should fail, the system fault LED on front panel will light.

---

*Note: There is a spare fan kit that contains one CPU cooling fan and one memory cooling fan.*

---



A	Memory Cooling Fans
B	Processor Cooling Fans

**Figure 15. Fan Module Assembly**



Each memory fan (Group A) uses 8-pin connector, which is connected to fan connector on mother board (Connector BB and Q in Figure 5).

Each processor fan (Group B) uses 4-pin connector, which is connected to processor fan connector on mother board (Connector S, T and Y, Z in Figure 5).

The fan connector pin-out definition is as follows:

**Table 30. 4-pin Connector Pin-Out for Processor Cooling Fan**

Pin	Signal Name	Description
1	GND	Ground
2	12V	Power Supply +12 V
3	Tach Out	FAN_TACH signal output
4	PWM In	PWM signal input

**Table 31. 8-pin Connector Pin-Out for Memory Cooling Fan**


Pin	Signal Name	Description
1	GND	Ground
2	12V	Power Supply 12 V
3	Tach0	Tach signal output from FAN0
4	PMW0	PWM control signal input for FAN0
5	GND	Ground
6	12V	Power Supply 12 V
7	Tach1	Tach signal output from FAN1
8	PWM1	PWM control signal input for FAN1

### 4.3 Power Supply Fan

Each power supply module supports one non-redundant 40 mm fan. The fans control the cooling of the power supply and some drive bays. These fans are not replaceable. Therefore, if a power supply fan fails, you must replace the power supply module.

### 4.4 Air Duct Module

The chassis requires the use of an air duct module to direct airflow over critical areas within the system. The following provides a summary and description of Air Duct Module.



**Figure 16. Air Duct Module**

The following provides a description for Air Duct module assembling process.




Figure 17. Air Duct Module assembly process

#### 4.5 Drive Bay Population Requirement

In order to maintain system thermal requirements, you must fully populate all hard drive bays. Hard drive trays used for hot-swap drives must either have a hard drive installed or not have a hard drive installed.

---

**Important:** *If the drive bay is missing or not fully populated, the system will not meet the thermal cooling requirements of the processor, which will most likely result in degraded performance as a result of throttling or thermal shutdown of the system. It is recommended to apply the air block on the blank HDD carrier if the installed HDD quantity is less than four pieces.*

---




Figure 18. Hot-swap HDD Tray with SAS/SATA HDD Installed

## 5. Peripheral Drive Support

The system provides a slim-line drive bay that can populate with a SATA optical drive (CD-ROM, DVD, and DVD/CD-R). The drive is mounted on a tool-less tray, which allows for easy installation into and removal from the system. The slim-line device is not hot-swappable. It is recommended to use Intel® validated optical drive.




Figure 19. View of Slim-line Drive Bay (in Deep Black)

The drive is directly connected to a SATA cable and a SATA power cable. The other end of the SATA cable is connected to one SATA port on the server board.

Table 32. Optical Drive SATA Connector Pin-out

Pin	Signal Name	Description
1	GND	Ground
2	SATA_TX_P	Positive side of transmit differential pair
3	SATA_TX_N	Negative side of transmit differential pair
4	GND	Ground
5	SATA_RX_N	Negative side of receive differential pair
6	SATA_RX_P	Positive side of receive differential pair
7	GND	Ground

Table 33. Optical Drive SATA Power Connector Pin-out

Pin	Signal Name	Description
P1	Not Used	-
P2	Not Used	-
P3	Not Used	-
P4	GND	Ground
P5	GND	Ground
P6	GND	Ground
P7	P5V	Power supply 5V
P8	P5V	Power supply 5V
P9	P5V	Power supply 5V
P10	GND	Ground
P11	Reserved	-
P12	GND	Ground
P13	P12V	Power supply 12V
P14	P12V	Power supply 12V
P15	P12V	Power supply 12V

## 6. Hard Disk Drive Support

The server system provides four hard drive bays at the front of the chassis. You can populate all hard drive bays with a carrier-mounted 3.5-inch or 2.5-inch SATA or SAS hard disk drives.

### 6.1 Hard Disk Drive Bays

The server system 1U chassis can support up to four carrier-mounted SATA or SAS 3.5-inch or 2.5-inch hard disk drives. The drives may be “electrically” hot-swapped while the system power is applied, but you must take caution before hot-swapping while the system is functioning under operating system/application control or data may be lost.

*Note: All drive bays (0 through 3) are controlled by the server board or the RAID controller card.*




Figure 20. HDD Bays and Numbering

If a failed drive needs replacing, it is recommended you replace it with the same manufacturer, model, and capacity.

### 6.2 Hard Drive Trays

You can use hard drive trays for 3.5-inches or 2.5-inches hot-swap hard drive configurations.

Hot-swap drive trays make insertion and extraction of the drive from the system very simple. Each drive tray has its own latching mechanism, which is used to both insert and extract drives from the chassis and lock the tray in place. Each drive tray supports two light pipes to direct light from the drive status LEDs on the backplane to the tray’s face allowing it to be viewable from the front of the system.





Figure 21. 3.5-inch HDD Assembly Overview



**Figure 22. 2.5-inch HDD Assembly Overview**

## 6.3 Hot-Swap Hard Drive Support

The Intel® Server System SR1695WB can support up to four hot-swap SATA or SAS hard drives. Hard drives interface with the passive backplane through a blind mate connection when drives are installed into a hard drive bay using hot-swap drive trays.

The passive backplane acts as an intermediate pass-through interface board where SATA ports of the server board or add-in SAS/SATA controller are cabled to the backplane. The on board Intel® 82801Jx I/O Controller Hub provides the necessary drive interface. You can also connect the passive backplane to an add-in PCI Express\* based SAS/SATA RAID card.

The following sections describe the feature and connections between the backplane and server board.

### 6.3.1 Backplane Feature set:

- Vitesse\* VSC410 enclosure management controller
  - Integrated v3000 32 bit RISC microprocessor core
  - External non-volatile Flash ROM
  - Four I<sup>2</sup>C interfaces
  - 44 GPIO pins
- Four drive control connectors supporting either SATA ports from the server board or SAS/SATA ports from an add-in RAID card
- Support for up to four hot-swap SAS/SATA drives
- 4x2 hard drive activity/fault LEDs
- 2x4 pin power connector
- One 4-pin IPMB connector
- One 4-pin SMBus connector
- One 4-pin SGPIO connector
- One 3-pin SES connector
- Four internal SAS/SATA connectors

### 6.3.2 Backplane Block Diagram:





Figure 23. Passive Backplane Block Diagram


### 6.3.3 Backplane Connector Definition

The following diagrams show the layout of major components and connectors for backplane.



A	HDD Connectors 0~3 (left to right)
B	HDD On-line LEDs 0~3 (left to right)
C	HDD Act/Fault LEDs 0~3 (left to right)

Figure 24. Backplane Component and Connectors (Front View)




A	4-pin power connectors 1~2 for backplane
B	SATA/SAS connectors 0~3 (right to left)
C	4-pin SGPIO connector
D	4-pin SMBus connector
E	3-pin SES connector
F	4-pin IPMB connector

**Figure 25. Backplane Component and Connectors (Back View)**

### 6.3.4 Backplane LED Support

The backplanes support both HDD online and activity/fault LEDs for each of the hard drive connectors. A light duct in HDD tray is used to conduct LED light to front panel. The following lists LED functionality.



**Figure 26. Hard Drive Tray LED Locations**

**Table 34. Hard Drive Tray LED Functions**

	LED color	Condition	Description
Power LED	Blue	ON	HDD On-line
		OFF	HDD Not On-line
Activity LED	Green	OFF	Standby/Stopped
		Flashing(on 0.5s off 0.5s)	Spin-Up/Spin-Down
		ON	Active/Idle power
		Flashing(on 1s off 1s)	Formatting
	Amber	ON	Fault
		Flashing(on 0.5s off 0.5s)	Rebuild

### 6.3.5 Backplane Connector Definition

The backplanes include several different connectors. This section defines the purpose and pin out associated with each.

#### 1) Power Connector(J1A1, J5A1)

The backplane provides power to the three hard drive bays and the slim-line drive bay. An 8-pin power cable is routed from the power supply and plugs into two 4-pin shrouded plastic PC power connector on the backplane. The following table shows the power connector pin-out.

**Table 35. Backplane Power Connector Pin-out**

Pin	Signal	Pin	Signal
1	COM	3	+5VDC
2	+12VDC	4	+3V3DC

#### 2) Hot-Swap SATA/SAS Drive Connectors(JC2L1, JC4L1, JC6L1, JC9L1)

The backplanes provide four hot-swap SATA/SAS connectors, which provide power and signals using a single docking connector. Each drive attaches to the backplane using one of these connectors.

**Table 36. Hot-Swap SATA/SAS Connector Pin-out**

Pin#	Signal Description
S1	Ground
S2	SAS# TX_DP (# = 0...2)
S3	SAS# TX_DN (# = 0...2)
S4	Ground
S5	SAS# RX_DN (# = 0...2)
S6	SAS# RX_DP (# = 0...2)
S7	Ground
S8	Not Used
S9	Not Used
S10	Not Used
S11	Not Used
S12	Not Used
S13	Not Used
S14	Not Used
P1	Not Used
P2	Not Used
P3	Not Used
P4	Ground
P5	Ground
P6	P3V3
P7	P5V
P8	P5V
P9	P5V
P10	Ground
P11	LED_SAS#_ACT_L (# = 0...2)
P12	Ground
P13	P12V
P14	P12V
P15	P12V
PTH0	Ground
PTY1	Ground



### 3) SATA/SAS Drive Control Connectors (J1A2, J4A1, J6A2, and J8A2)

The passive backplane includes four drive control connectors. These are used to attach SATA/SAS cables from the backplane to either the SATA ports on the server board, or to SAS/SATA ports from an add-in card. Each drive control connector has the following pin-out.

**Table 37. SATA/SAS Drive Control Connector Pin-out**

Pin#	Description
1	GROUND
2	SATA # TX DP (# = 0,1,2)
3	SATA # TX DN (# = 0,1,2)
4	GROUND
5	SATA # RX DN (# = 0,1,2)
6	SATA # RX DP (# = 0,1,2)
7	GROUND

### 4) System Management(IPMB) Connector(J9A1)

The backplanes provide connectors to interface with system management buses. The following tables define the pin-out for each of these connectors.

**Table 38. IPMB Connector Pin-out**

Pin #	Description
1	SMB_5VSB_IPMB_DAT
2	GND
3	SMB_5VSB_IPMB_CLK
4	SMB_PWR_IPMB_CONN

### 5) System Management Bus (SMBus) Connector (J8A1)

The backplanes provide connectors to interface with System Management Bus. The following tables define the pin-out for each of this connector.

**Table 39. SMBus Connector Pin-out**

Pin #	Description
1	SMB_5V_DAT
2	GND
3	SMB_5V_CLK
4	GND

### 6) System General Purpose IO (SGPIO) Connector (J4A2)

The backplanes provide connectors to interface with System General Purpose IO control. The following tables define the pin-out for each of this connector.

**Table 40. SGPIO Connector Pin-out**

Pin #	Description
1	Data In
2	Data Out
3	End Control
4	Clock

**7) SCSI Enclosure Services (SES) Connector (J9A2)**


The backplanes provide connectors to interface with SCSI Enclosure Services (SES) signals. The following tables define the pin-out for each of this connector.

**Table 41. SES Connector Pin-out**

Pin #	Description
1	SMB_HBA_I2C_DAT
2	GND
3	SMB_HBA_I2C_CLK

## 7. Front Panel Control and Indicators

The Intel® Server System SR1695WB Front Control Panel integrates control buttons, LEDs, and USB ports. The control panel assembly is pre-assembled and fixed to the chassis.



A	Power/Sleep Button
B	System Reset Button
C	Power/Sleep LED
D	System NIC 1 Activity LED
E	System NIC 2 Activity LED
F	System Identification LED
G	System Status LED
H	System Identification Button
I	USB 2.0 Connectors – Port 0/1

Figure 27. Front Control Panel

### 7.1 Control Panel Button

The following table lists the control panel features and functions. The control panels features a system power button.

Table 42. Front Control Button Function

Feature	Function
Power/Sleep Button	Toggles the system power on/off. This button also functions as a Sleep Button if enabled by an ACPI-compliant operating system.
System Reset Button	Reset system to reboot
System ID Button	Turn On/turn off ID LED

### 7.2 Control Panel LED Indicators

The control panel houses five LEDs, which are viewable to display the system’s operating status.

The following table identifies each LED and describes their functionality.

Table 43. Front LED Indicator Functions

LED Indicator	Color	Condition	What it describes
Power/Sleep	Green	On	Power On/ACPI S0 state
	Green	Blink	Sleep /ACPI S1 state

LED Indicator	Color	Condition	What it describes
	-	Off	Power Off /ACPI S5 state
LAN 1 and LAN 2	Green	On	LAN Link no Access
	Green	Blink	LAN Activity
	-	Off	No Link
System ID	Blue	On	Identify Active via command or button
	-	Off	No Identification
System Status	Green	On	System Ready/No Alarm
	Green	Blink	System ready, but degraded: redundancy lost such as the power supply or fan failure; non-critical temp/voltage threshold; battery failure; or predictive power supply failure.
	Amber	On	Critical Alarm: Critical power modules failure, critical fans failure, voltage (power supply), critical temperature and voltage
	Amber	Blink	Non-Critical Alarm: Redundant fan failure, redundant power module failure, non-critical temperature and voltage
	-	Off	Power off: System unplugged Power on: System powered off and in standby, no prior degraded\non-critical\critical state

**Note:**

Blink rate is ~1 Hz at 50% duty cycle.

It is also off when the system is powered off (S5) or in a sleep state (S1).

The power LED sleep indication is maintained on standby by the chipset. If the system is powered down without going through the BIOS, the LED state in effect at the time of power off is restored when the system is powered on until the BIOS clear it.

If the system is not powered down normally, it is possible the Power LED will blink at the same time the system status LED is off due to a failure or configuration change that prevents the BIOS from running.

## 7.2.1 Power/Sleep LED

**Table 44. SSI Power LED Operation**

State	Power Mode	LED	Description
Power Off	Non-ACPI	Off	System power is off and the BIOS has not initialized the chipset.
Power On	Non-ACPI	Solid On	System power is on but the BIOS has not yet initialized the chipset.
S5	ACPI	Off	Mechanical is off and the operating system has not saved any context to the hard disk.
S1 Sleep	ACPI	Blink	DC power is still on. The operating system has saved context and gone into a level of low-power state.
S0	ACPI	Solid On	System and the operating system are up and running.

*Note: Blink rate is ~ 1Hz at 50% duty cycle.*

## 7.2.2 System Status LED

**Table 45. System Status LED Operation**

Color	State	Criticality	Description
Off	N/A	Not ready	Power off or BMC initialization completes if no degraded, non-critical, critical, or non-recoverable conditions exist after power cable plug in
Green/ Amber	Both Solid On	Not ready	Pre DC Power On – 15-20 second BMC Initialization when AC is applied to the server. The system will not POST until BMC initialization completes.
Green	Solid on	Ok	System ready
Green	Blink	Degraded	<p>BIOS detected</p> <ol style="list-style-type: none"> <li>1. Unable to use all of the installed memory (more than one DIMM installed).<sup>1</sup></li> <li>2. In a mirrored configuration, when memory mirroring takes place and system loses memory redundancy. This is not covered by (2).<sup>1</sup></li> <li>3. PCI Express* correctable link errors.</li> </ol> <p>Integrated BMC detected</p> <ol style="list-style-type: none"> <li>1. Redundancy loss such as a power supply or fan. Applies only if the associated platform subsystem has redundancy capabilities.</li> <li>2. CPU disabled – if there are two CPUs and one CPU is disabled.</li> <li>3. Fan alarm – Fan failure. Number of operational fans should be more than minimum number needed to cool the system.</li> <li>4. Non-critical threshold crossed – Temperature, voltage, power nozzle, power gauge, and PROCHOT2 (Therm Ctrl) sensors.</li> <li>5. Battery failure.</li> <li>6. Predictive failure when the system has redundant power supplies.</li> </ol>
Amber	Blink	Non-critical	<p>Non-fatal alarm – system is likely to fail</p> <p><b>BIOS Detected</b></p> <ol style="list-style-type: none"> <li>1. In non-mirroring mode, if the threshold of ten correctable errors is crossed within the window.<sup>1</sup></li> <li>2. PCI Express* uncorrectable link errors.</li> </ol> <p><b>Integrated BMC Detected</b></p> <ol style="list-style-type: none"> <li>1. Critical threshold crossed – Voltage, temperature, power nozzle, power gauge, and PROCHOT (Therm Ctrl) sensors.</li> <li>2. VRD Hot asserted.</li> <li>3. Minimum number of fans to cool the system are not present or have failed.</li> </ol>
Amber	Solid on	Critical, non-recoverable	<p>Fatal alarm – system has failed or shutdown</p> <p><b>BIOS Detected</b></p> <ol style="list-style-type: none"> <li>1. DIMM failure when there is one DIMM present and no good memory is present.<sup>1</sup></li> <li>2. Run-time memory uncorrectable error in non-redundant mode.<sup>1</sup></li> <li>3. CPU configuration error (for instance, processor stepping mismatch).</li> </ol> <p><b>Integrated BMC Detected</b></p> <ol style="list-style-type: none"> <li>1. CPU CATERR signal asserted.</li> <li>2. CPU 1 is missing.</li> <li>3. CPU THERMTRIP.</li> <li>4. No power good – power fault. <ul style="list-style-type: none"> <li>• Power Unit Redundancy sensor – Insufficient resources offset (indicates not enough power supplies are present).</li> </ul> </li> </ol>

**Notes:**

1. The BIOS detects these conditions and sends a *Set Fault Indication* command to the Integrated BMC to provide the contribution to the system status LED
2. Blink rate is ~ 1Hz at 50% duty cycle.

### 7.2.3 System Status LED - BMC Initialization

When power is first applied to the system and 5V-STBY is present, the BMC controller on the server board requires 15-20 seconds to initialize. During this time, the system status LED will be solid on, both amber and green. Once BMC initialization has completed, the status LED will stay green solid on. If power button is pressed before BMC initialization completes, the system will not boot to POST.

### 7.2.4 System Identification LED

The system ID LED provides a visual indication of a system being serviced. The state of the system ID LED is affected by the following:

- Toggled by the system ID button
- Controlled by *the Chassis Identify command (IPMI)*
- Controlled by *the Chassis Identify LED command (OEM)*

**Table 46. System ID LED Indicator States**

State	LED State
Identify active via button	Solid on
Identify active via command	~1 Hz blink
Off	Off

There is no precedence or lock-out mechanism for the control sources. When a new request arrives, all previous requests are terminated. For example, if the system ID LED is blinking and the system ID button is pressed, then the system ID LED changes to solid on. If the button is pressed again with no intervening commands, the system ID LED turns off.

## 7.3 Front Panel Connectors

Front Panel uses 2 cables to connect with motherboard, one is 24-pin SSI control panel cable to J1D3 on motherboard, another is 10-pin 2 ports USB cable to J9A2 (USB port 0/1) on motherboard.

The pin-out for SSI control cable is as follows:

**Table 47. Front Panel SSI connector pin-out**

Pin	Signal Name	Pin	Signal Name
1	P3V3_STBY (Power LED Anode)	2	P3V3_STBY (Front Panel Power)
3	Key	4	P5V_STBY (ID LED Anode)
5	FP_PWR_LED_N	6	FP_ID_LED_BUF_N
7	P3V3 (HDD Activity LED Anode)	8	FP_LED_STATUS_GREEN_N
9	LED_HDD_ACTIVITY_N	10	FP_LED_STATUS_AMBER_N
11	FP_PWR_BTN_N	12	NIC1_ACT_LED_N
13	GND (Power Button GND)	14	NIC1_LINK_LED_N
15	BMC_RST_BTN_N	16	SMB_SENSOR_3V3STB_DATA

Pin	Signal Name	Pin	Signal Name
17	GND (Reset GND)	18	SMB_SENSOR_3V3STB_CLK
19	FP_ID_BTN_N	20	FP_CHASSIS_INTRU
21	NC	22	NIC2_ACT_LED_N
23	FP_NMI_BTN_N	24	NIC2_LINK_LED_N

Front panel USB connector pin-out is as follows:

**Table 48. Front Panel USB connector pin-out**

Pin	Signal Name	Pin	Signal Name
1	NC	2	Key Pin
3	GND	4	GND
5	USB_P	6	USB_P
7	USB_N	8	USB_N
9	+5V	10	+5V

## 8. Configuration Jumpers

The following table provides a summary and description of configuration, test, and debug jumpers on the Intel® Server Board S5500WB, which is used in Intel® Server System SR1695WB.




Figure 28. Jumper Locations and Functions



## 8.1 Force Integrated BMC Update (J1B5)

When performing a standard BMC firmware update procedure, the update utility places the BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event the BMC firmware update process fails due to the BMC not being in the proper update state, the server board provides a BMC Force Update jumper (J1B5) that forces the BMC into the proper update state. You must complete the following procedure in the event the standard BMC firmware update process fails.

**Table 49. Force Integrated BMC Update Jumper**

Jumper Position	Mode of Operation	Note
1-2	Normal	Integrated BMC GPIO [1] is pulled HIGH. Default position.
2-3	Update	Integrated BMC GPIO [1] is pulled LOW.

1. Power down and remove the power cord.
2. Open the server chassis. Refer to your server chassis documentation for instructions.
3. Move the jumper from the default operating position, covering pins 1 and 2, to the enabled position, covering pins 2 and 3.
4. Close the server chassis.
5. Reconnect the power cord and power up the server.
6. Perform the BMC firmware update procedure as documented in the README.TXT file included in the given BMC firmware update package. After the successful completion of the firmware update process, the firmware update utility may generate an error stating the BMC is still in update mode.
7. Power down and remove the power cord.
8. Open the server chassis.
9. Move the jumper from the enabled position, covering pins 2 and 3 to the disabled position, covering pins 1 and 2.
10. Close the server chassis.
11. Reconnect the power cord and power up the server.

*Note: Normal BMC functionality is disabled when the Force BMC Update jumper is set to the enabled position. You should never run the server with the BMC Force Update jumper set in this position. You should only use this jumper setting when the standard firmware update process fails. This jumper should remain in the default/disabled position when the server is running normally.*

## 8.2 Password Clear (J1C2)

This 3-pin jumper is used to clear the BIOS password.

**Table 50. BIOS Password Clear Jumper**

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R INTRUDER# pin is pulled HIGH. Default position.
2-3	Clear Password	ICH10R INTRUDER# pin is pulled LOW.

### 8.2.1 Clearing the BIOS Password

1. Power down server. Do not unplug the power cord.
2. Open the chassis. For instructions, refer to your server chassis documentation.
3. Move the jumper (J1B6) from the default operating position, covering pins 1 and 2, to the password clear position, covering pins 2 and 3.
4. Close the server chassis.

5. Power up the server, wait 10 seconds or until POST completes.
6. Power down the server.
7. Open the chassis and move the jumper back to default position, covering pins 1 and 2.
8. Close the server chassis.
9. Power up the server. The password is now cleared and you can reset it by going into the BIOS setup. The BIOS password is now cleared.

### 8.3 BIOS Recovery Mode (J1C3)

The Intel® Server Board S5500WB uses the BIOS recovery to repair the system BIOS from flash corruption in the main BIOS and Boot Block. This 3-pin jumper is used to reload the BIOS when the image is suspected to be corrupted. For instructions on how to recover the BIOS, refer to the specific BIOS release notes.

**Table 51. BIOS Recovery Mode Jumper**

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R GPIO [55] is pulled HIGH. Default position.
2-3	Recovery	ICH10R GPIO [55] is pulled LOW.

### 8.4 Reset BIOS Configuration (J1B4)

This jumper used to be the CMOS Clear jumper. The BIOS has moved CMOS data to the NVRAM region of the BIOS flash since the previous generation. The BIOS checks during boot to determine if the data in the NVRAM must be set to default.

**Table 52. Reset BIOS Jumper**

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R RTCRST# pin is pulled HIGH. Default position.
2-3	Reset BIOS Configuration	ICH10R RTCRST# pin is pulled LOW.

#### 8.4.1 Clearing the CMOS

1. Power down server. Do not unplug the power cord.
2. Open the server chassis. For instructions, refer to your server chassis documentation.
3. Move the jumper (J1B4) from the default operating position, covering pins 1 and 2, to the reset/clear position, covering pins 2 and 3.
4. Wait five seconds.
5. Remove power cable.
6. Move the jumper back to default position, covering pins 1 and 2.
7. Close the server chassis.
8. Power up the server.

The CMOS settings are now cleared.

---

*Note: Removing power before performing the CMOS Clear operation causes the system to automatically power up and immediately power down, after the procedure is followed and power is re-applied. If this happens, remove the power cord again, wait 30 seconds, and re-install the power cord. Power up system and proceed to the <F2> BIOS Setup Utility to reset the preferred settings.*

---

## 8.5 Video Master (J6A3)

This jumper is used to set the video output port if both internal and external add-in video card are used.

**Table 53. Video Master Jumper**

Jumper Position	Mode of Operation	Note
1-2	Internal	Internal connector overrides if both connectors are used.
2-3	External	External connector overrides if both connectors are used.

## 8.6 Serial Interface (J6A2)

This jumper is used to set the communication mode of serial port.

**Table 54. Serial Interface Jumper**

Pins	Mode	Description
1 – 2	DTR	Data Terminal Ready
2 – 3	DCD	Data Carrier Detect
None	DSR	Data Set Ready

## 9. PCI Riser Card and Assembly

Each Intel® Server System SR1695WB includes one PCI Express\* riser slot that accepts one PCI Express\* x16 full height or low profile adapter card. The riser also accommodates PCI Express x8, x4, and x1 adapters.




Figure 29. 1U PCI Express\* Riser Card Mechanical Drawing




Figure 30. Intel® Server System SR1695WB PCI Express\* Riser Assembly

*Note: The PCI Express\* riser card is separately orderable as spare.*

## 10. Environmental and Regulatory Specifications

### 10.1 System Level Environmental Limits

The following table defines the system level operating and non-operating environmental limits.

**Table 55. System Office Environmental Summary**

Parameter	Limits
Operating Temperature	+10°C to +35°C with the maximum rate of change not to exceed 10°C per hour
Non-Operating Temperature	-40°C to +70°C
Non-Operating Humidity	50%- 90%, non-condensing with a maximum wet bulb of 28°C
Acoustic noise	Sound Pressure: 55 dBA (Rackmount) in an idle state at typical office ambient temperature. (23°C +/- 2°C) Sound Power: 7.0 BA in an idle state at typical office ambient temperature. (23 +/- 2 degrees C)
Shock, operating	Half sine, 2 g peak, 11 mSec
Shock, unpackaged	Trapezoidal, 25 g, velocity change 136 inches/sec (≧40 lbs to > 80 lbs)
Shock, packaged	Non-palletized free fall in height 24 inches (≧40 lbs to > 80 lbs)
Vibration, unpackaged	5 Hz to 500 Hz, 2.20 g RMS random
Shock, operating	Half sine, 2 g peak, 11 mSec
ESD	+/-15kV except I/O port +/-8KV per Intel® Environmental test specification
System Cooling Requirement in BTU/Hr	2050 BTU/hour
EMI operating	Required to meet EMI emission requirements, tested as part of system

### 10.2 Serviceability and Availability

The system is designed to be serviced by qualified technical personnel only.

The desired Mean Time To Repair (MTTR) the system is 30 minutes, which includes diagnosing the system’s problem. To meet this goal, the system enclosure and hardware was designed to minimize the MTTR.

The following are the maximum time a trained field service technician should take to perform the listed system maintenance procedures after diagnosing the system and identifying the failed component(s).

**Table 56. Maintenance Activity Duration**

Activity	Time Estimate
Remove and replace top cover	26 sec
Remove and replace hard disk drive	1 min
Remove and replace power supply module(include cable routing)	4 min 3sec
Remove and replace system fan(each)	1 min 10sec
Remove and replace backplane board(include cable routing)	8 min 20 sec
Remove and replace server board(include cable routing)	15 min 40 sec

### 10.3 Replacing the Backup Battery

The lithium battery on the server board powers the real time clock (RTC) for up to 10 years in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (for example, the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.

**WARNING**

---

**Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.**

**ADVARSEL!**

---

**Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.**

**ADVARSEL**

---

**Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.**

**WARNING**

---

**Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.**

**VAROITUS**

---

**Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.**

### 10.4 Product Regulatory Compliance

The server chassis product, when correctly integrated per this guide, complies with the following safety and electromagnetic compatibility (EMC) regulations.

**Intended Application** – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as: medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

**Notifications to Users on Product Regulatory Compliance and Maintaining**

**Compliance** – To ensure regulatory compliance, you must adhere to the assembly instructions in this guide to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in this guide. Use of other products/components will void the UL listing and other regulatory approvals of the product and will most likely result in noncompliance with product regulations in the region(s) in which the product is sold.

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information please contact your local Intel Representative. This is an FCC Class A device and its use is intended for a commercial type market place.

## 10.5 Use of Specified Regulated Components

To maintain the UL listing and compliance to other regulatory certifications and/or declarations, the following regulated components must be used and conditions adhered to. Interchanging or use of other component will void the UL listing and other product certifications and approvals.

Updated product information for configurations can be found on the Intel Server Configurator Tool web site at the following URL: <http://serverconfigurator.intel.com/>.

If you do not have access to Intel's Web address, please contact your local Intel representative.

**Server chassis** (base chassis is provided with power supply and fans) – NRTL listed.

**Server board** – you must use an Intel server board – UL recognized.

**Add-in boards** – must have a printed wiring board flammability rating of minimum UL94V-1. Add-in boards containing external power connectors and/or lithium batteries must be UL recognized or UL listed. Any add-in board containing modem telecommunication circuitry must be UL listed. In addition, the modem must have the appropriate telecommunications, safety, and EMC approvals for the region in which it is sold.

**Peripheral Storage Devices** – must be UL recognized or UL listed accessory and TUV or VDE licensed. Maximum power rating of any one device or combination of devices cannot exceed manufacturer's specifications. Total server configuration is not to exceed the maximum loading conditions of the power supply.

The following table references Server Chassis Compliance and markings that may appear on the product. Markings below are typical markings however, may vary or be different based on how certification is obtained.

---


*Note: Certifications Emissions requirements are to Class A.*

---

**Table 57. Product Safety and Electromagnetic (EMC) Compliance**

Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
Australia/New Zealand	AS/NZS CISPR22 (Emissions)	 N232
Argentina	IRAM Certification (Safety)	
Canada/USA	CSA 60950-1 – UL 60950-1 (Safety) Listing	 3178574
	Industry Canada ICES-003 (Emissions)	CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A
	FCC CFR 47, Part 15 (Emissions)	This device complies with Part 15 of the FCC Rules. Operation of this device is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept interference receive, including interference that may cause undesired operation.
CENELEC Europe Germany	Low Voltage Directive 2006/95/EC(Europe – EN60950-1); EMC Directive 2004/108/EEC EN55022 (Emissions) EN55024 (Immunity) EN61000-3-2 (Harmonics) EN61000-3-3 (Voltage Flicker) CE Declaration of Conformity GS Certification – EN60950-1	
		
International	CB Certification – IEC60950-1 CISPR 22/CISPR 24	None Required
Japan	VCCI Certification	この装置は、クラス A 情報技術装置です。この装置を家庭環境で使用すると電波妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ずるよう要求されることがあります。VCCI-A
Korea	KCC Certification MIC Notice No. 1997-41 (EMC) & 1997-42 (EMI)	 인증번호: CPU-SR1695(A)
Russia	GOST-R 50377-92 Certification GOST R 29216-91 (Emissions) GOST R 50628-95 (Immunity)	 MO04
Ukraine	Ukraine Certification	None Required



Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
Taiwan	BSMI CNS13438 BSMI CNS14336	 <div data-bbox="915 348 1325 449" style="border: 1px solid black; padding: 5px;"> <p>警告使用者： 這是甲類的資訊產品，在居住的環境中使用時，可能會造成射頻干擾，在這種情況下，使用者會被要求採取某些適當的對策</p> </div>

## 10.6 Electromagnetic Compatibility Notices

### 10.6.1 USA

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

For questions related to the EMC performance of this product, contact:

Intel Corporation  
5200 N.E. Elam Young Parkway  
Hillsboro, OR 97124  
1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment to an outlet on a circuit other than the one to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

### 10.6.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe A prescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadien des Communications.

(English translation of the notice above) This digital apparatus does not exceed the Class A limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

### 10.6.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

### 10.6.4 Japan EMC Compatibility

Electromagnetic Compatibility Notices (International)

この装置は、情報処理装置等電波障害自主規制協議会（VCCI）の基準に基づくクラス A 情報技術装置です。この装置を家庭環境で使用すると電波妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ずるよう要求されることがあります。

English translation of the notice above:

This is a Class A product based on the standard of the Voluntary Control Council For Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.

### 10.6.5 BSMI (Taiwan)

The BSMI Certification number and the following warning is located on the product safety label which is located on the bottom side (pedestal orientation) or side (rack mount configuration).

警告使用者：

這是甲類的資訊產品，在居住的環境中使用時，可能會造成射頻干擾，在這種情況下，使用者會被要求採取某些適當的對策。

## 10.6.6 KCC (Korea)

Following is the KCC certification information for Korea.



인증번호: CPU-SR1695 (A)

## 10.7 Rack Mount Installation Guidelines

**Anchor the equipment rack:** The equipment rack must be anchored to an unmovable support to prevent it from falling over when one or more servers are extended in front of the rack on slides. You must also consider the weight of any other device installed in the rack. A crush hazard exists should the rack tilt forward which could cause serious injury.

**Temperature:** The temperature, in which the server operates when installed in an equipment rack, must not go below 5 °C (41 °F) or rise above 40 °C (104 °F). Extreme fluctuations in temperature can cause a variety of problems in your server.

**Ventilation:** The equipment rack must provide sufficient airflow to the front of the server to maintain proper cooling. The rack must also include ventilation sufficient to exhaust a maximum of 1023 BTUs (British Thermal Units) per hour for the server. The rack selected and the ventilation provided must be suitable to the environment in which the server will be used.

### 10.7.1 If AC power supplies are installed:

**Mains AC power disconnection:** The AC power cord(s) is considered the mains disconnect for the server and must be readily accessible when installed. If the individual server power cord(s) will not be readily accessible for disconnection then you are responsible for installing an AC power disconnect for the entire rack unit. This main disconnect must be readily accessible, and it must be labeled as controlling power to the entire rack, not just to the server(s).

**Grounding the rack installation:** To avoid the potential for an electrical shock hazard, you must include a third wire safety ground conductor with the rack installation. If the server power cord is plugged into an AC outlet that is part of the rack, then you must provide proper grounding for the rack itself. If the server power cord is plugged into a wall AC outlet, the safety ground conductor in the power cord provides proper grounding only for the server. You must provide additional, proper grounding for the rack and other devices installed in it.

**Overcurrent protection:** The server is designed for an AC line voltage source with up to 20 amperes of overcurrent protection per cord feed. If the power system for the equipment rack is installed on a branch circuit with more than 20 amperes of protection, you must provide supplemental protection for the server.

### 10.7.2 If DC power supplies are installed:

Connection with a DC (Direct Current) source should only be performed by trained service personnel. The server with DC input is to be installed in a Restricted Access Location in accordance with articles 110-16, 110-17, and 110-18 of the National Electric Code, ANSI/NFPA 70. The DC source must be electrically isolated by double or reinforced insulation from any hazardous AC source.

Main DC power disconnect: You are responsible for installing a properly rated DC power disconnect for the server system. This mains disconnect must be readily accessible, and it must be labeled as controlling power to the server. The circuit breaker of a centralized DC power system may be used as a disconnect device when easily accessible and should be rated no more than 10 amps.

Grounding the server: To avoid the potential for an electrical shock hazard, you must reliably connect an earth grounding conductor to the server. The earth grounding conductor must be a minimum 18AWG connected to the earth ground stud(s) on the rear of the server. The safety ground conductor should be connected to the chassis stud with a Listed closed two-hole crimp terminal having 5/8 inch pitch. The nuts on the chassis earth ground studs should be installed with a 10 in/lbs torque. The safety ground conductor provides proper grounding only for the server. You must provide additional, proper grounding for the rack and other devices installed in it.

Overcurrent protection: Overcurrent protection circuit breakers must be provided as part of each host equipment rack and must be incorporated in the field wiring between the DC source and the server. The branch circuit protection shall be rated minimum 75Vdc, 10 A maximum per feed pair. If the DC power system for the equipment rack is installed with more than 10 amperes of protection, you must provide supplemental protection for the server.

## 10.8 Power Cord Usage Guidelines




**Warning:** Do not attempt to modify or use a power cord set that is not the exact type required.

You must use a power cord set that meets the following criteria:


- **Rating:** In the U.S. and Canada, cords must be UL (Underwriters Laboratories, Inc.) Listed/CSA (Canadian Standards Organization) Certified type SJT, 18-3 AWG (American Wire Gauge). Outside of the U.S. and Canada, cords must be flexible harmonized (<HAR>) or VDE (Verband Deutscher Elektrotechniker, German Institute of Electrical Engineers) certified cord with 3 x 0.75 mm conductors rated 250 VAC (Volts Alternating Current).
- **Connector, wall outlet end:** Cords must be terminated in grounding-type male plug designed for use in your region. The connector must have certification marks showing certification by an agency acceptable in your region and for U.S. must be Listed and rated 125% of overall current rating of the server.
- **Connector, server end:** The connectors that plug into the AC receptacle on the server must be an approved IEC (International Electrotechnical Commission) 320, sheet C13, type female connector.
- **Cord length and flexibility:** Cords must be less than 4.5 meters (14.76 feet) long.

## 10.9 Product Ecology Compliance

Intel has a system in place to restrict the use of banned substances in accordance with world wide product ecology regulatory requirements. The following is Intel's product ecology compliance criteria.

Compliance Regional Description	Compliance Reference	Compliance Reference Marking Example
California	<p><b>CA. Lithium Perchlorate insert</b>                      California Code of Regulations, Title 22, Division 4.5; Chapter 33: Best Management Practices for Perchlorate Materials.</p>	<p>Special handling may apply. See <a href="http://www.dtsc.ca.gov/hazardouswaste/perchlorate">www.dtsc.ca.gov/hazardouswaste/perchlorate</a></p> <p>This notice is required by California Code of Regulations, Title 22, Division 4.5; Chapter 33: Best Management Practices for Perchlorate Materials. This product/part includes a battery which contains Perchlorate material.</p>
China	<p><b>China RoHS</b>                      China RoHS (MII Measure 39)</p> <p>Product marked with the Environmental Friendly Usage Period (EFUP) label of 20yrs, substance table in Simplified Chinese either placed with the product documentation or separate insert.</p> <p><b>China Recycling (GB18455-2001)</b>                      Mark requires to be applied to be retail product only. Marking applied to bulk packaging and single packages. Not applied to internal packaging such as plastics, foams, etc.</p>	
		
Intel Internal Specification	<p>All materials, parts and subassemblies must not contain restricted materials as defined in Intel's <b>Environmental Product Content Specification</b> of Suppliers and Outsourced Manufacturers – <a href="http://supplier.intel.com/ehs/environmental.htm">http://supplier.intel.com/ehs/environmental.htm</a></p>	None Required.
Europe	<p><b>European Directive 2002/95/EC -</b>                      Restriction of Hazardous Substances (RoHS)                      Threshold limits and banned substances are noted below.                      Quantity limit of 0.1% by mass (1000 PPM) for:                      Lead, Mercury, Hexavalent Chromium, Polybrominated Biphenyls Diphenyl Ethers (PBB/PBDE)                      Quantity limit of 0.01% by mass (100 PPM) for:                      Cadmium</p>	None Required.
Intel Internal Specification	<p><b>ISO11469</b> - Plastic parts weighing &gt;25gm are intended to be marked with per ISO11469.</p>	>PC/ABS<
International	<p>Recycling Markings – Fiberboard (FB) and Cardboard (CB) are marked with international recycling marks. Applied to outer bulk packaging and single package.</p>	

**10.10 Other Markings**

Compliance Description	Compliance Reference	Compliance Reference Marking Example
Stand-by Power	<p>60950 Safety Requirement                      Applied to product is stand-by power switch is used.</p>	
Multiple Power Cords	60950 Safety Requirement	English:

Compliance Description	Compliance Reference	Compliance Reference Marking Example
	Applied to product if more than one power cord is used.	<p>This unit has more than one power supply cord. To reduce the risk of electrical shock, disconnect (2) two power supply cords before servicing.</p> <p>Simplified Chinese: 注意： 本设备包括多条电源系统电缆。为避免遭受电击，在进行维修之前应断开两（2）条电源系统电缆。</p> <p>Traditional Chinese: 注意： 本設備包括多條電源系統電纜。為避免遭受電擊，在進行維修之前應斷開兩（2）條電源系統電纜。</p> <p>German: Dieses Geräte hat mehr als ein Stromkabel. Um eine Gefahr des elektrischen Schlages zu verringern trennen sie beide (2) Stromkabeln bevor Instandhaltung.</p>
Ground Connection	60950 Deviation for Nordic Countries	<p>Line1 : "WARNING:" Swedish on line2: "Apparaten skall anslutas till jordat uttag, när den ansluts till ett nätverk." Finnish on line 3: "Laite on liitettävä suojavaadoituskoskettimilla varustettuun pistorasiaan." English on line 4: "Connect only to a properly earth grounded outlet."</p>
Country of Origin	Logistic Requirements Applied to products to indicate where product was made.	Made in China.

## Appendix A: Integration and Usage Tips

Before attempting to integrate and configure your system, you should reference this section, which provides a list of useful information.

- After the system is integrated with processors, memory, and peripheral devices, the FRUSDR utility **must** be run to load the proper Sensor Data Record data to the integrated Server Management subsystem. Failure to run this utility may prevent Server Management from accurately monitoring system health and may affect system performance. The FRUSDR utility for this server system can either be run from the Intel Deployment CDROM that came with your system, or can be downloaded from the Intel website referenced at the bottom of this page.
- To ensure the highest system reliability, make sure the latest system software is loaded on the server before deploying the system onto a live networking environment. This includes system BIOS, FRUSDR, BMC firmware, and hot-swap controller firmware. The system software can be updated using the Intel Deployment CDROM that came with your system or can be downloaded from the Intel website referenced at the bottom of this page.
- System fans are not hot-swappable.
- Only supported memory validated by Intel should be used in this server system. A list of supported memory can be found in the Intel® Server System SR1695WB Tested Memory List which can be downloaded from the Intel website referenced at the bottom of this page.
- This system supports the Intel® Xeon® processor 5500 and 5600 sequence. You cannot use Intel® Xeon® processors not referenced on the supported processor list in this server system.
- You must use the CPU/memory air duct to maintain system thermals.
- To maintain system thermals, you must populate all hard drive bays with either a hard drive or drive blank.
- You must remove power from the system prior to opening the chassis for service


You can download the latest system documentation, drivers, and system software from the Intel Support website [http://www.intel.com/p/en\\_US/support/highlights/server/ss-sr1695wb](http://www.intel.com/p/en_US/support/highlights/server/ss-sr1695wb).

## Appendix B: POST Code LED Decoder

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, you can use the diagnostic LEDs to identify the last POST process executed.

Each POST code is represented by the eight amber diagnostic LEDs. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. The upper nibble bits are represented by diagnostic LEDs #4, #5, #6, and #7. The lower nibble bits are represented by diagnostics LEDs #0, #1, #2, and #3. If the bit is set in the upper and lower nibbles, then the corresponding LED is lit. If the bit is clear, then the corresponding LED is off.

The diagnostic LED #7 is labeled as “MSB” (Most Significant Bit), and the diagnostic LED #0 is labeled as “LSB” (Least Significant Bit).



AF003480

**Figure 31. Diagnostic LED Placement Diagram**

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:



**Table 58. POST Progress Code LED Example**

LEDs	Upper Nibble LEDs				Lower Nibble LEDs			
	MSB							LSB
	LED #7	LED #6	LED #5	LED #4	LED #3	LED #2	LED #1	LED #0
	8h	4h	2h	1h	8h	4h	2h	1h
Status	ON	OFF	ON	OFF	ON	ON	OFF	OFF
Results	1	0	1	0	1	1	0	0
	Ah				Ch			

Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.

**Table 59. POST Progress Code LED Example**

Checkpoint	Diagnostic LED Decoder								Description
	1 = On, 0=Off								
	Upper Nibble				Lower Nibble				
	MSB							LSB	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
<b>Host Processor</b>									
0x10h	0	0	0	1	0	0	0	0	Power-on initialization of the host processor (bootstrap processor)
0x11h	0	0	0	1	0	0	0	1	Host processor cache initialization (including AP)
0x12h	0	0	0	1	0	0	1	0	Starting application processor initialization
0x13h	0	0	0	1	0	0	1	1	SMM initialization
0x14h	0	0	0	1	0	1	0	0	Selection of Processor with least features to be used as Boot Strap Processor
0x15h	0	0	0	1	0	1	0	1	Switch an AP processor to become the new Boot Strap Processor
<b>Chipset</b>									
0x21h	0	0	1	0	0	0	0	1	Initializing a chipset component
<b>Memory</b>									
0x22h	0	0	1	0	0	0	1	0	Reading configuration data from memory (SPD on FBDIMM)
0x23h	0	0	1	0	0	0	1	1	Detecting presence of memory
0x24h	0	0	1	0	0	1	0	0	Programming timing parameters in the memory controller
0x25h	0	0	1	0	0	1	0	1	Configuring memory parameters in the memory controller
0x26h	0	0	1	0	0	1	1	0	Optimizing memory controller settings
0x27h	0	0	1	0	0	1	1	1	Initializing memory, such as ECC init
0x28h	0	0	1	0	1	0	0	0	Testing memory
0xE4h	1	1	1	0	0	1	0	0	BIOS cannot communicate with DIMM (serial channel hardware failure)
0xE6h	1	1	1	0	0	1	1	0	DIMM(s) failed Memory iBIST or Memory Link Training failure
0xE8h	1	1	1	0	1	0	0	0	No memory available (system halted)
0xE9h	1	1	1	0	1	0	0	1	Unsupported or invalid DIMM configuration (system halted)
0xEAh	1	1	1	0	1	0	1	0	DIMM training sequence failed (system halted)
0xEBh	1	1	1	0	1	0	1	1	Memory test failed (system halted)
0xECh	1	1	1	0	1	1	0	0	Unsupported or invalid DIMM configuration (system halted)
0xEDh	1	1	1	0	1	1	0	1	Unsupported or invalid DIMM configuration (system halted)
0xEBh	1	1	1	0	1	0	1	1	DIMM with corrupted SPD data detected (system halted)
<b>QuickPath Interconnect (QPI)</b>									
0xA0h	1	0	1	0	0	0	0	0	QPI Initialization
0xA1h	1	0	1	0	0	0	0	1	QPI Initialization
0xA2h	1	0	1	0	0	0	1	0	QPI Initialization
0xA3h	1	0	1	0	0	0	1	1	QPI Initialization
0xA4h	1	0	1	0	0	1	0	0	QPI Initialization
0xA5h	1	0	1	0	0	1	0	1	QPI Initialization
0xA6h	1	0	1	0	0	1	1	0	QPI Initialization
0xA7h	1	0	1	0	0	1	1	1	QPI Initialization
0xA8h	1	0	1	0	1	0	0	0	QPI Initialization
0xA9h	1	0	1	0	1	0	0	1	QPI Initialization

Checkpoint	Diagnostic LED Decoder								Description
	1 = On, 0=Off								
	Upper Nibble				Lower Nibble				
	MSB							LSB	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
0xAAh	1	0	1	0	1	0	1	0	QPI Initialization
0xABh	1	0	1	0	1	0	1	1	QPI Initialization
0xACH	1	0	1	0	1	1	0	0	QPI Initialization
0xADh	1	0	1	0	1	1	0	1	QPI Initialization
0xAEh	1	0	1	0	1	1	1	0	QPI Initialization
0xAFh	1	0	1	0	1	1	1	1	QPI Initialization
<b>Integrated Memory Controller (IMC)</b>									
0xB0h	1	0	1	1	0	0	0	0	Memory Initialization of Integrated Memory Controller
0xB1h	1	0	1	1	0	0	0	1	Memory Initialization of Integrated Memory Controller
0xB2h	1	0	1	1	0	0	1	0	Memory Initialization of Integrated Memory Controller
0xB3h	1	0	1	1	0	0	1	1	Memory Initialization of Integrated Memory Controller
0xB4h	1	0	1	1	0	1	0	0	Memory Initialization of Integrated Memory Controller
0xB5h	1	0	1	1	0	1	0	1	Memory Initialization of Integrated Memory Controller
0xB6h	1	0	1	1	0	1	1	0	Memory Initialization of Integrated Memory Controller
0xB7h	1	0	1	1	0	1	1	1	Memory Initialization of Integrated Memory Controller
0xB8h	1	0	1	1	1	0	0	0	Memory Initialization of Integrated Memory Controller
0xB9h	1	0	1	1	1	0	0	1	Memory Initialization of Integrated Memory Controller
0xBAh	1	0	1	1	1	0	1	0	Memory Initialization of Integrated Memory Controller
0xBBh	1	0	1	1	1	0	1	1	Memory Initialization of Integrated Memory Controller
0xBCh	1	0	1	1	1	1	0	0	Memory Initialization of Integrated Memory Controller
0xBDh	1	0	1	1	1	1	0	1	Memory Initialization of Integrated Memory Controller
0xBEh	1	0	1	1	1	1	1	0	Memory Initialization of Integrated Memory Controller
0xBFh	1	0	1	1	1	1	1	1	Memory Initialization of Integrated Memory Controller
<b>PCI Bus</b>									
0x50h	0	1	0	1	0	0	0	0	Enumerating PCI buses
0x51h	0	1	0	1	0	0	0	1	Allocating resources to PCI buses
0x52h	0	1	0	1	0	0	1	0	Hot Plug PCI controller initialization
0x53h	0	1	0	1	0	0	1	1	Reserved for PCI bus
0x54h	0	1	0	1	0	1	0	0	Reserved for PCI bus
0x55h	0	1	0	1	0	1	0	1	Reserved for PCI bus
<b>USB</b>									
0x56h	0	1	0	1	0	1	1	0	Initializing USB host controllers
0x57h	0	1	0	1	0	1	1	1	Detecting USB devices
0x58h	0	1	0	1	1	0	0	0	Resetting USB bus
0x59h	0	1	0	1	1	0	0	1	Reserved for USB devices
<b>ATA/ATAPI/SATA</b>									
0x5Ah	0	1	0	1	1	0	1	0	Resetting SATA bus and all devices
0x5Bh	0	1	0	1	1	0	1	1	Detecting the presence of ATA device
0x5Ch	0	1	0	1	1	1	0	0	Enable SMART if supported by ATA device
0x5Dh	0	1	0	1	1	1	0	1	Reserved for ATA
<b>SMBUS</b>									
0x5Eh	0	1	0	1	1	1	1	0	Resetting SMBUS
0x5Fh	0	1	0	1	1	1	1	1	Reserved for SMBUS
<b>I/O Controller Hub</b>									
0x61h	0	1	1	0	0	0	0	1	Initializing I/O Controller Hub
<b>Super I/O</b>									
0x63h	0	1	1	0	0	0	1	1	Initializing Super I/O
<b>Local Console</b>									
0x70h	0	1	1	1	0	0	0	0	Resetting the video controller (VGA)
0x71h	0	1	1	1	0	0	0	1	Disabling the video controller (VGA)
0x72h	0	1	1	1	0	0	1	0	Enabling the video controller (VGA)
0x73h	0	1	1	1	0	0	1	1	Reserved for video controller (VGA)
<b>Remote Console</b>									
0x78h	0	1	1	1	1	0	0	0	Resetting the console controller
0x79h	0	1	1	1	1	0	0	1	Disabling the console controller

Checkpoint	Diagnostic LED Decoder								Description
	1 = On, 0=Off								
	Upper Nibble				Lower Nibble				
	MSB							LSB	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
0x7Ah	0	1	1	1	1	0	1	0	Enabling the console controller
0x7Bh	0	1	1	1	1	0	1	1	Reserved for console controller
<b>Keyboard (only USB)</b>									
0x90h	1	0	0	1	0	0	0	0	Resetting the keyboard
0x91h	1	0	0	1	0	0	0	1	Disabling the keyboard
0x92h	1	0	0	1	0	0	1	0	Detecting the presence of the keyboard
0x93h	1	0	0	1	0	0	1	1	Enabling the keyboard
0x94h	1	0	0	1	0	1	0	0	Clearing keyboard input buffer
0x96h	1	0	0	1	0	1	1	0	Reserved for keyboard
<b>Mouse (only USB)</b>									
0x98h	1	0	0	1	0	0	1	0	Resetting the mouse
0x99h	1	0	0	1	0	0	1	1	Detecting the mouse
0x9Ah	1	0	0	1	0	1	1	0	Detecting the presence of mouse
0x9Bh	1	0	0	1	0	1	1	1	Enabling the mouse
0x9Ch	1	0	0	1	0	0	1	0	Reserved for mouse
<b>Serial Port</b>									
0xA8h	1	0	1	0	1	0	0	0	Resetting the serial port
0xA9h	1	0	1	0	1	0	0	1	Disabling the serial port
0xAAh	1	0	1	0	1	0	1	0	Detecting the presence of the serial port
0xABh	1	0	1	0	1	0	1	1	Clearing serial port buffer
0xACh	1	0	1	0	1	1	0	0	Enabling serial port
0ADh	1	0	1	0	1	1	0	1	Reserved for serial port
<b>Fixed Media</b>									
0xB0h	1	0	1	1	0	0	0	0	Resetting fixed media device
0xB1h	1	0	1	1	0	0	0	1	Disabling fixed media device
0xB2h	1	0	1	1	0	0	1	0	Detecting presence of a fixed media device (SATA hard drive detection, and so forth)
0xB3h	1	0	1	1	0	0	1	1	Enabling/configuring a fixed media device
0xB4h	1	0	1	1	0	1	0	0	Reserved for fixed media
<b>Removable Media</b>									
0xB8h	1	0	1	1	1	0	0	0	Resetting removable media device
0xB9h	1	0	1	1	1	0	0	1	Disabling removable media device
0xBAh	1	0	1	1	1	0	1	0	Detecting presence of a removable media device (SATA CDROM detection, and so forth)
0xBCh	1	0	1	1	1	1	0	0	Enabling/configuring a removable media device
0xBDh	1	0	1	1	1	1	0	1	Reserved for removable media device
<b>Boot Device Selection (BDS)</b>									
0xD0	1	1	0	1	0	0	0	0	Entered the Boot Device Selection phase (BDS)
0xD1	1	1	0	1	0	0	0	1	Return to last good boot device
0xD2	1	1	0	1	0	0	1	0	Setup boot device selection policy
0xD3	1	1	0	1	0	0	1	1	Connect boot device controller
0xD4	1	1	0	1	0	1	0	0	Attempt flash update boot mode
0xD5	1	1	0	1	0	1	0	1	Transfer control to EFI boot
0xD6	1	1	0	1	0	1	1	0	Trying to boot device selection
0xDF	1	1	0	1	1	1	1	1	Reserved for boot device selection
<b>Pre-EFI Initialization (PEI) Core</b>									
0xE0h	1	1	1	0	0	0	0	0	Entered Pre-EFI Initialization phase (PEI)
0xE1h	1	1	1	0	0	0	0	1	Started dispatching early initialization modules (PEIM)
0xE2h	1	1	1	0	0	0	1	0	Initial memory found, configured, and installed correctly
0xE3h	1	1	1	0	0	0	1	1	Transfer control to the DXE Core
<b>PEI Modules</b>									
0xF0h	1	1	1	1	0	0	0	0	Install PEIM for Platform Status Codes
0xF1h	1	1	1	1	0	0	0	1	Detecting Platform Type
0xF2h	1	1	1	1	0	0	1	0	Early Platform Initialization
0xF3h	1	1	1	1	0	0	1	1	PEI Modules initialized
<b>Driver eXecution Environment (DXE) Core</b>									

Checkpoint	Diagnostic LED Decoder								Description
	1 = On, 0=Off								
	Upper Nibble				Lower Nibble				
	MSB							LSB	
LED	#7	#6	#5	#4	#3	#2	#1	#0	
0xE4h	1	1	1	0	0	1	0	0	Entered EFI driver execution phase (DXE)
0xE5h	1	1	1	0	0	1	0	1	Started dispatching drivers
0xE6h	1	1	1	0	0	1	1	0	Started connecting drivers
<b>DXE Drivers</b>									
0xE7h	1	1	1	0	1	1	0	1	Waiting for user input
0xE8h	1	1	1	0	1	0	0	0	Checking password
0xE9h	1	1	1	0	1	0	0	1	Entering BIOS setup
0xEAh	1	1	1	0	1	1	0	0	Flash Update
0xEBh	1	1	1	0	1	1	0	1	Legacy Option ROM initialization
0xECh	1	1	1	0	1	0	0	0	DXE Drivers initialized
0xEDh	1	1	1	0	1	0	0	1	Transfer control to Boot Device Selection (BDS)
0xEEh	1	1	1	0	1	1	0	0	Calling Int 19. One beep unless silent boot is enabled.
0xEFh	1	1	1	0	1	1	0	1	Unrecoverable boot failure
<b>Pre-EFI Initialization Module (PEIM)/Recovery</b>									
0x30h	0	0	1	1	0	0	0	0	Crisis recovery initiated because of a user request
0x31h	0	0	1	1	0	0	0	1	Crisis recovery initiated by software (corrupt flash)
0x34h	0	0	1	1	0	1	0	0	Loading crisis recovery capsule
0x35h	0	0	1	1	0	1	0	1	Handing off control to the crisis recovery capsule
0x36h	0	0	1	1	0	1	1	0	Begin crisis recovery
0x3Eh	0	0	1	1	1	1	1	0	No crisis recovery capsule detected
0x3Fh	0	0	1	1	1	1	1	1	Crisis recovery capsule failed integrity check of capsule descriptors

## Appendix C: Video POST Code Errors

Whenever possible, the BIOS outputs the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The Response section in the following table is divided into three types:

**No Pause:** The message is displayed on the local Video screen during POST or in the Error Manager. The system continues booting with a degraded state. The user may want to replace the erroneous unit. The setup POST error Pause setting does not have any effect with this error.

**Pause:** The message is displayed on the Error Manager screen, and an error is logged to the SEL. The setup POST error Pause setting determines whether the system pauses to the Error Manager for this type of error, where the user can take immediate corrective action or choose to continue booting.

**Halt:** The message is displayed on the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system. The setup POST error Pause setting does not have any effect with this error.

**Table 60. POST Error Message and Handling**

Error Code	Error Message	Response
0012	CMOS date/time not set	Pause
0048	Password check failed	Halt
0108	Keyboard component encountered a locked error	No Pause
0109	Keyboard component encountered a stuck key error	No Pause
0113	Fixed Media The SAS RAID firmware cannot run properly. The user should attempt to re-flash the firmware.	Pause
0140	PCI component encountered a PERR error	Pause
0141	PCI resource conflict	Pause
0146	PCI out of resources error	Pause
0192	L3 cache size mismatch	Halt
0194	CPUID, processor family are different	Halt
0195	Front side bus mismatch	Pause
0196	Processor model mismatch	Pause
0197	Processor speed mismatch	Pause
0198	Processor family is unsupported	Pause
019F	Processor and chipset stepping configuration is unsupported	Pause
5220	CMOS/NVRAM configuration cleared	Pause
5221	Password cleared by jumper	Pause
5224	Password clear jumper is set	Pause
8110	Processor 01 internal error (IERR) on last boot	Pause
8111	Processor 02 internal error (IERR) on last boot	Pause
8120	Processor 01 thermal trip error on last boot	Pause
8121	Processor 02 thermal trip error on last boot	Pause
8130	Processor 01 disabled	Pause
8131	Processor 02 disabled	Pause
8140	Processor 01 Failed FRB-3 Timer.	No Pause

Error Code	Error Message	Response
8141	Processor 02 Failed FRB-3 Timer.	No Pause
8160	Processor 01 unable to apply BIOS update	Pause
8161	Processor 02 unable to apply BIOS update	Pause
8170	Processor 01 failed Self Test (BIST).	Pause
8171	Processor 02 failed Self Test (BIST).	Pause
8180	Processor 01 BIOS does not support the current stepping for processor	No Pause
8181	Processor 02 BIOS does not support the current stepping for processor	No Pause
8190	Watchdog timer failed on last boot	Pause
8198	Operating system boot watchdog timer expired on last boot	Pause
8300	Integrated Baseboard Management Controller failed self-test	Pause
84F2	Integrated Baseboard Management Controller failed to respond	Pause
84F3	Integrated Baseboard Management Controller in update mode	Pause
84F4	Sensor data record empty	Pause
84FF	System event log full	No Pause
8500	Memory component could not be configured in the selected RAS mode.	Pause
8520	DIMM_A1 failed Self Test (BIST).	Pause
8521	DIMM_A2 failed Self Test (BIST).	Pause
8522	DIMM_A3 failed Self Test (BIST).	Pause
8523	DIMM_A4 failed Self Test (BIST).	Pause
8524	DIMM_B1 failed Self Test (BIST).	Pause
8525	DIMM_B2 failed Self Test (BIST).	Pause
8526	DIMM_B3 failed Self Test (BIST).	Pause
8527	DIMM_B4 failed Self Test (BIST).	Pause
8528	DIMM_C1 failed Self Test (BIST).	Pause
8529	DIMM_C2 failed Self Test (BIST).	Pause
852A	DIMM_C3 failed Self Test (BIST).	Pause
852B	DIMM_C4 failed Self Test (BIST).	Pause
852C	DIMM_D1 failed Self Test (BIST).	Pause
852D	DIMM_D2 failed Self Test (BIST).	Pause
852E	DIMM_D3 failed Self Test (BIST).	Pause
852F	DIMM_D4 failed Self Test (BIST).	Pause
8540	DIMM_A1 Disabled.	Pause
8541	DIMM_A2 Disabled.	Pause
8542	DIMM_A3 Disabled.	Pause
8543	DIMM_A4 Disabled.	Pause
8544	DIMM_B1 Disabled.	Pause
8545	DIMM_B2 Disabled.	Pause
8546	DIMM_B3 Disabled.	Pause
8547	DIMM_B4 Disabled.	Pause
8548	DIMM_C1 Disabled.	Pause
8549	DIMM_C2 Disabled.	Pause
854A	DIMM_C3 Disabled.	Pause
854B	DIMM_C4 Disabled.	Pause
854C	DIMM_D1 Disabled.	Pause
854D	DIMM_D2 Disabled.	Pause
854E	DIMM_D3 Disabled.	Pause
854F	DIMM_D4 Disabled.	Pause
8560	DIMM_A1 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8561	DIMM_A2 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8562	DIMM_A3 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8563	DIMM_A4 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8564	DIMM_B1 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8565	DIMM_B2 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8566	DIMM_B3 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8567	DIMM_B4 Component encountered a Serial Presence Detection (SPD) fail error.	Pause

Error Code	Error Message	Response
8568	DIMM_C1 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8569	DIMM_C2 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856A	DIMM_C3 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856B	DIMM_C4 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856C	DIMM_D1 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856D	DIMM_D2 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856E	DIMM_D3 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
856F	DIMM_D4 Component encountered a Serial Presence Detection (SPD) fail error.	Pause
8580	DIMM_A1 Correctable ECC error encountered.	Pause after 10 Occurrence
8581	DIMM_A2 Correctable ECC error encountered.	Pause after 10 Occurrence
8582	DIMM_A3 Correctable ECC error encountered.	Pause after 10 Occurrence
8583	DIMM_A4 Correctable ECC error encountered.	Pause after 10 Occurrence
8584	DIMM_B1 Correctable ECC error encountered.	Pause after 10 Occurrence
8585	DIMM_B2 Correctable ECC error encountered.	Pause after 10 Occurrence
8586	DIMM_B3 Correctable ECC error encountered.	Pause after 10 Occurrence
8587	DIMM_B4 Correctable ECC error encountered.	Pause after 10 Occurrence
8588	DIMM_C1 Correctable ECC error encountered.	Pause after 10 Occurrence
8589	DIMM_C2 Correctable ECC error encountered.	Pause after 10 Occurrence
858A	DIMM_C3 Correctable ECC error encountered.	Pause after 10 Occurrence
858B	DIMM_C4 Correctable ECC error encountered.	Pause after 10 Occurrence
858C	DIMM_D1 Correctable ECC error encountered.	Pause after 10 Occurrence
858D	DIMM_D2 Correctable ECC error encountered.	Pause after 10 Occurrence
858E	DIMM_D3 Correctable ECC error encountered.	Pause after 10 Occurrence
858F	DIMM_D4 Correctable ECC error encountered.	Pause after 10 Occurrence
85A0	DIMM_A1 Uncorrectable ECC error encountered.	Pause
85A1	DIMM_A2 Uncorrectable ECC error encountered.	Pause
85A2	DIMM_A3 Uncorrectable ECC error encountered.	Pause
85A3	DIMM_A4 Uncorrectable ECC error encountered.	Pause
85A4	DIMM_B1 Uncorrectable ECC error encountered.	Pause
85A5	DIMM_B2 Uncorrectable ECC error encountered.	Pause
85A6	DIMM_B3 Uncorrectable ECC error encountered.	Pause
85A7	DIMM_B4 Uncorrectable ECC error encountered.	Pause
85A8	DIMM_C1 Uncorrectable ECC error encountered.	Pause
85A9	DIMM_C2 Uncorrectable ECC error encountered.	Pause
85AA	DIMM_C3 Uncorrectable ECC error encountered.	Pause
85AB	DIMM_C4 Uncorrectable ECC error encountered.	Pause
85AC	DIMM_D1 Uncorrectable ECC error encountered.	Pause
85AD	DIMM_D2 Uncorrectable ECC error encountered.	Pause
85AE	DIMM_D3 Uncorrectable ECC error encountered.	Pause
85AF	DIMM_D4 Uncorrectable ECC error encountered.	Pause

Error Code	Error Message	Response
8601	Override jumper is set to force boot from lower alternate BIOS bank of flash ROM	No Pause
8602	Watchdog timer expired (secondary BIOS may be bad!)	No Pause
8603	Secondary BIOS checksum fail	No Pause
8604	Chipset Reclaim of non critical variables complete.	No Pause
9000	Unspecified processor component has encountered a non specific error.	Pause
9223	Keyboard component was not detected.	No Pause
9226	Keyboard component encountered a controller error.	No Pause
9243	Mouse component was not detected.	No Pause
9246	Mouse component encountered a controller error.	No Pause
9266	Local Console component encountered a controller error.	No Pause
9268	Local Console component encountered an output error.	No Pause
9269	Local Console component encountered a resource conflict error.	No Pause
9286	Remote Console component encountered a controller error.	No Pause
9287	Remote Console component encountered an input error.	No Pause
9288	Remote Console component encountered an output error.	No Pause
92A3	Serial port component was not detected	Pause
92A9	Serial port component encountered a resource conflict error	Pause
92C6	Serial Port controller error	No Pause
92C7	Serial Port component encountered an input error.	No Pause
92C8	Serial Port component encountered an output error.	No Pause
94C6	LPC component encountered a controller error.	No Pause
94C9	LPC component encountered a resource conflict error.	Pause
9506	ATA/ATPI component encountered a controller error.	No Pause
95A6	PCI component encountered a controller error.	No Pause
95A7	PCI component encountered a read error.	No Pause
95A8	PCI component encountered a write error.	No Pause
9609	Unspecified software component encountered a start error.	No Pause
9641	PEI Core component encountered a load error.	No Pause
9667	PEI module component encountered an illegal software state error.	Halt
9687	DXE core component encountered an illegal software state error.	Halt
96A7	DXE boot services driver component encountered an illegal software state error.	Halt
96AB	DXE boot services driver component encountered invalid configuration.	No Pause
96E7	SMM driver component encountered an illegal software state error.	Halt
0xA022	Processor component encountered a mismatch error.	Pause
0xA027	Processor component encountered a low voltage error.	No Pause
0xA028	Processor component encountered a high voltage error.	No Pause
0xA421	PCI component encountered a SERR error.	Halt
0xA500	ATA/ATPI ATA bus SMART not supported.	No Pause
0xA501	ATA/ATPI ATA SMART is disabled.	No Pause
0xA5A0	PCI Express* component encountered a PERR error.	No Pause
0xA5A1	PCI Express* component encountered a SERR error.	Halt
0xA5A4	PCI Express* IBIST error.	Pause
0xA6A0	DXE boot services driver Not enough memory available to shadow a legacy option ROM.	No Pause





## Appendix D: Jumper Block Settings and Usage

The server board has several 2-pin and 3-pin jumper blocks that can be used to configure, protect, or recover specific features of the server board. Pin 1 on each jumper block is denoted by an “\*” or “▼”.

### Force Integrated BMC Update (J1B5)

When performing a standard BMC firmware update procedure, the update utility places the BMC into an update mode, allowing the firmware to load safely onto the flash device. In the unlikely event the BMC firmware update process fails due to the BMC not being in the proper update state, the server board provides a BMC Force Update jumper (J1B5) which will force the BMC into the proper update state. The following procedure should be followed in the event the standard BMC firmware update process fails.

Jumper Position	Mode of Operation	Note
1-2	Normal	Integrated BMC GPIO [1] is pulled HIGH. Default position.
2-3	Update	Integrated BMC GPIO [1] is pulled LOW.

1. Power down and remove the power cord.
2. Open the server chassis. See your server chassis documentation for instructions.
3. Move jumper from the default operating position, covering pins 1 and 2, to the enabled position, covering pins 2 and 3.
4. Close the server chassis.
5. Reconnect the power cord and power up the server.
6. Perform the BMC firmware update procedure as documented in the README.TXT file included in the given BMC firmware update package. After successful completion of the firmware update process, the firmware update utility may generate an error stating the BMC is still in update mode.
7. Power down and remove the power cord.
8. Open the server chassis.
9. Move the jumper from the enabled position, covering pins 2 and 3 to the disabled position, covering pins 1 and 2.
10. Close the server chassis.
11. Reconnect the power cord and power up the server.

*Note: Normal BMC functionality is disabled with the Force BMC Update jumper is set to the enabled position. You should never run the server with the BMC Force Update jumper set in this position. You should only use this jumper setting when the standard firmware update process fails. This jumper should remain in the default/disabled position when the server is running normally.*

### Password Clear (J1C2)

The user sets this 3-pin jumper to clear the password.

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R INTRUDER# pin is pulled HIGH. Default position.
2-3	Clear Password	ICH10R INTRUDER# pin is pulled LOW.

1. Power down server. Do not unplug the power cord.
2. Open the chassis. For instructions, see your server chassis documentation.

3. Move jumper (J1B6) from the default operating position, covering pins 1 and 2, to the password clear position, covering pins 2 and 3.
4. Close the server chassis.
5. Power up the server, wait 10 seconds or POST completes.
6. Power down the server.
7. Open the chassis and move the jumper back to default position, covering pins 1 and 2.
8. Close the server chassis.
9. Power up the server.

### BIOS Recovery Mode (J1C3)

The Intel® Server Board S5500WB uses BIOS recovery to repair the system BIOS from flash corruption in the main BIOS and Boot Block. This 3-pin jumper is used to reload the BIOS when the image is suspected to be corrupted. For directions on how to recover the BIOS, refer to the specific BIOS release notes.

**Table 61. BIOS Recovery Mode (J1C3)**

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R GPIO [55] is pulled HIGH. Default position.
2-3	Recovery	ICH10R GPIO [55] is pulled LOW.

You can accomplish a BIOS recovery from the SATA CD and USB Mass Storage device. Please note that this platform does not support recovery from a USB floppy.

The recovery media must contain the following files under the root directory:

1. FVMAIN.FV
2. UEFI iFlash32 2.6 Build 9
3. \*Rec.CAP
4. Startup.nsh (update accordingly to use proper \*Rec.CAP file)

The BIOS starts the recovery process by first loading and booting to the recovery image file (FVMAIN.FV) on the root directory of the recovery media (SATA CD or USB disk).

This process takes place before any video or console is available. Once the system boots to this recovery image file (FVMAIN.FV), it boots automatically into the EFI Shell to invoke the Startup.nsh script and start the flash update application (IFlash32.efi).

IFlash32.efi requires the supporting BIOS Capsule image file (\*Rec.CAP).

After the update is complete, a message displays, stating the "BIOS has been updated successfully". This indicates the recovery process is finished.

The user should then switch the recovery jumper back to normal operation and restart the system by performing a power cycle.

The following steps demonstrate this recovery process:

1. Power OFF the system.
2. Insert recovery media.
3. Switch the recovery jumper. Details regarding the jumper ID and location can be obtained from the Board EPS for that Platform.

4. Power ON the system.
5. The BIOS POST screen will appear displaying the progress, and the system automatically boots to the EFI SHELL.
6. The Startup.nsh file executes, and initiates the flash update (IFlash32.efi) with a new capsule file (\*Rec.CAP). The regular IFlash message displays at the end of the process—once the flash update succeeds.
7. Power OFF the system, and revert the recovery jumper position to "normal operation".
8. Power ON the system.
9. Do NOT interrupt the BIOS POST during the first boot.

### Reset BIOS Configuration (J1B4)

This jumper used to be the CMOS Clear jumper. Since the previous generation, the BIOS has moved CMOS data to the NVRAM region of the BIOS flash. The BIOS checks during boot to determine if the data in the NVRAM needs to be set to default.

**Table 62. Reset BIOS Configuration (J1B4)**

Jumper Position	Mode of Operation	Note
1-2	Normal	ICH10R RTCRST# pin is pulled HIGH. Default position.
2-3	Reset BIOS Configuration	ICH10R RTCRST# pin is pulled LOW.

1. Power down server. Do not unplug the power cord.
2. Open the server chassis. For instructions, see your server chassis documentation.
3. Move jumper (J1B4) from the default operating position, covering pins 1 and 2, to the reset/clear position, covering pins 2 and 3.
4. Wait five seconds.
5. Remove power cable.
6. Move the jumper back to default position, covering pins 1 and 2.
7. Close the server chassis.
8. Power up the server.

The CMOS is now cleared and you can reset it by going into the BIOS setup.

---

*Note: Removing power before performing the CMOS Clear operation causes the system to automatically power up and immediately power down, after the procedure is followed and power is re-applied. If this happens, remove the power cord again, wait 30 seconds, and re-install the power cord. Power-up the system and proceed to the <F2> BIOS Setup Utility to reset the desired settings.*

---

### Video Master (J6A3)

This jumper determines which video is the primary.

**Table 63. Video Master (J6A3)**

Jumper Position	Mode of Operation	Notes
1-2	Internal	Internal connector will override if both connectors are used.
2-3	External	External connector will override if both connectors are used.

J6A3, 1-2 jumpered: Internal video connector is primary, but video can come out of external video connector if you connect to it.

J6A3, 2-3 jumpered: External video connector is primary, but video can come out of internal video connector if you connect to it.

### Serials Interface Setting (J6A2)

**Table 64. Serials Interface Setting (J6A2)**

Pins	Mode	Description
1 – 2	DCD to DTR	Data Carrier Detect
3 – 4	DSR to DTR	Data Set Ready

## Glossary

Term	Definition
ACPI	Advanced Configuration and Power Interface
AP	Application Processor
APIC	Advanced Programmable Interrupt Control
ASIC	Application Specific Integrated Circuit
ASMI	Advanced Server Management Interface
BIOS	Basic Input/Output System
BIST	Built-In Self Test
BMC	Baseboard Management Controller
Bridge	Circuitry connecting one computer bus to another, allowing an agent on one to access the other
BSP	Bootstrap Processor
Byte	8-bit quantity.
CBC	Chassis Bridge Controller (A microcontroller connected to one or more other CBCs, together they bridge the IPMB buses of multiple chassis.)
CEK	Common Enabling Kit
CHAP	Challenge Handshake Authentication Protocol
CMOS	In terms of this specification, this describes the PC-AT compatible region of battery-backed 128 bytes of memory, which normally resides on the server board.
DPC	Direct Platform Control
EEPROM	Electrically Erasable Programmable Read-Only Memory
EHCI	Enhanced Host Controller Interface
EMP	Emergency Management Port
EPS	External Product Specification
ESB2-E	Enterprise South Bridge 2
FBD	Fully Buffered DIMM
FMB	Flexible Mother Board
FRB	Fault Resilient Booting
FRU	Field Replaceable Unit
FSB	Front Side Bus
GB	1024MB
GPIO	General Purpose I/O
GTL	Gunning Transceiver Logic
HSC	Hot-Swap Controller
Hz	Hertz (1 cycle/second)
I <sup>2</sup> C	Inter-Integrated Circuit Bus
IA	Intel® Architecture
IBF	Input Buffer
ICH	I/O Controller Hub
ICMB	Intelligent Chassis Management Bus
IERR	Internal Error
IFB	I/O and Firmware Bridge
INTR	Interrupt
IP	Internet Protocol
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface

Term	Definition
IR	Infrared
ITP	In-Target Probe
KB	1024 bytes
KCS	Keyboard Controller Style
LAN	Local Area Network
LCD	Liquid Crystal Display
LED	Light Emitting Diode
LPC	Low Pin Count
LUN	Logical Unit Number
MAC	Media Access Control
MB	1024KB
MCH	Memory Controller Hub
MD2	Message Digest 2 – Hashing Algorithm
MD5	Message Digest 5 – Hashing Algorithm – Higher Security
ms	milliseconds
MTTR	Memory Type Range Register
Mux	Multiplexor
NIC	Network Interface Controller
NMI	Nonmaskable Interrupt
OBF	Output Buffer
OEM	Original Equipment Manufacturer
Ohm	Unit of electrical resistance
PEF	Platform Event Filtering
PEP	Platform Event Paging
PIA	Platform Information Area (This feature configures the firmware for the platform hardware)
PLD	Programmable Logic Device
PMI	Platform Management Interrupt
POST	Power-On Self Test
PSMI	Power Supply Management Interface
PWM	Pulse-Width Modulation
RAM	Random Access Memory
RASUM	Reliability, Availability, Serviceability, Usability, and Manageability
RISC	Reduced Instruction Set Computing
RMM3	Remote Management Module – 3 <sup>rd</sup> generation
RMM3 NIC	Remote Management Module – 3 <sup>rd</sup> generation dedicated management NIC
ROM	Read Only Memory
RTC	Real-Time Clock (Component of ICH peripheral chip on the server board)
SDR	Sensor Data Record
SECC	Single Edge Connector Cartridge
SEEPROM	Serial Electrically Erasable Programmable Read-Only Memory
SEL	System Event Log
SIO	Server Input/Output
SMI	Server Management Interrupt (SMI is the highest priority nonmaskable interrupt)
SMM	Server Management Mode
SMS	Server Management Software
SNMP	Simple Network Management Protocol

Term	Definition
SSI	Server System Infrastructure
TBD	To Be Determined
TIM	Thermal Interface Material
UART	Universal Asynchronous Receiver/Transmitter
UDP	User Datagram Protocol
UHCI	Universal Host Controller Interface
UTC	Universal time coordinate
VID	Voltage Identification
VRD	Voltage Regulator Down
Word	16-bit quantity
ZIF	Zero Insertion Force



## ***Reference Documents***

Refer to the following documents for additional information:

- *Intel® Server Board S5500WB Technical Product Specification*
- *Intel® Server System SR1695WB Service Guide*