

Intel[®] Server System SR2625UR

Technical Product Specification

Intel order number E46130-010

Revision 1.8

May, 2011

(intel) Xeon^{*}

Enterprise Platforms and Services Division - Marketing

Revision History

| Date | Revision Number | Modifications |
|---------------|--------------------|---|
| March 2009 | 1.0 | Initial release. |
| October 2009 | 1.1 | Updated section - 7.3 Control Panel Connectors. |
| January 2010 | 1.2 | Added security feature for SR2625URLXT. |
| | | Update section 2.6 - NIC Connectors. |
| | | Added section 2.9 - Trusted Platform Module. |
| | | Updated section 6.4.2 - Intel[®] IT/IR RAID. |
| March 2010 | 1.3 | Updated section 2.1.1 - Processor Support. |
| April 2010 | 1.4 | Updated section 2.6 - System Board Overview. |
| | | Removed CCC Certification. |
| July 2010 | 1.5 | Updated section 2 - Product Overview. |
| December 2010 | 1.6 | Updated section 5.1 - Midplane. |
| | | Removed section 4.5 - Memory Slot Population. |
| | 1.7 | Updated section 2 - Product Overview. |
| May 2011 | 1.8 | Updated section 2- Product Overview. |
| | | Added section 3.11- Cold Redundant Power Supply Module. |

Disclaimers

Information in this document is provided in connection with Intel[®] products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel[®]'s Terms and Conditions of Sale for such products, Intel[®] assumes no liability whatsoever, and Intel[®] disclaims any express or implied warranty, relating to sale and/or use of Intel[®] products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel[®] products are not intended for use in medical, life saving, or life sustaining applications. Intel[®] may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel[®] reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel[®] Server System SR2625UR may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document and the software described in it are furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Intel, Pentium, Itanium, and Xeon are trademarks or registered trademarks of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2008-2011.

Table of Contents

| 1. | Introduc | ction | 1 |
|----|----------|---|----|
| | 1.1 | Chapter Outline | 1 |
| | 1.2 | Server Board Use Disclaimer | 2 |
| 2. | Product | : Overview | 3 |
| | 2.1.1 | Processor Support | 5 |
| | 2.2 | System Overview | 7 |
| | 2.3 | System Dimensions | 7 |
| | 2.4 | System Components | 8 |
| | 2.5 | Hard Drive and Peripheral Bays | 9 |
| | 2.6 | System Board Overview | 10 |
| | 2.7 | Front Bezel Features | 14 |
| | 2.8 | Rack and Cabinet Mounting Options | 15 |
| | 2.9 | Trusted Platform Module (TPM) – Supported only on SR2625URLXT | 15 |
| | 2.9.1 | Overview | 15 |
| | 2.9.2 | TPM security BIOS | 16 |
| 3. | Power S | Subsystem | 19 |
| | 3.1 | Mechanical Overview | 19 |
| | 3.2 | Single Power Supply Module Population | 21 |
| | 3.3 | Handle and Retention Mechanism | 21 |
| | 3.4 | Hot-swap Support | 21 |
| | 3.5 | Airflow | 22 |
| | 3.6 | AC Power Cord Specification Requirements | 22 |
| | 3.7 | Output Cable Harness | 22 |
| | 3.7.1 | P1 – Server Board Power Connector | 23 |
| | 3.7.2 | P2 – Processor Power Connector | 23 |
| | 3.7.3 | P3 – Power Signal Connector | 24 |
| | 3.7.4 | P4 – Backplane Power Connector | 24 |
| | 3.7.5 | P5 – Midplane Power Connector | 24 |
| | 3.8 | AC Input Requirements | 25 |
| | 3.8.1 | Efficiency | 25 |
| | 3.8.2 | AC Input Voltage Specification | 25 |

| | 3.8.3 | AC Line Dropout/Holdup | 26 |
|----|---------|---|----|
| | 3.8.4 | AC Line 5 VSB Holdup | 26 |
| | 3.8.5 | AC Inrush | 26 |
| 3 | .9 | Protection Circuits | 26 |
| | 3.9.1 | Over-current Protection (OCP) | 26 |
| | 3.9.2 | Over-voltage Protection (OVP) | 27 |
| | 3.9.3 | Over-temperature Protection (OTP) | 27 |
| 3 | .10 | DC Output Specification | 28 |
| | 3.10.1 | Output Power/Currents | 28 |
| | 3.10.2 | Standby Output/Standby Mode | 28 |
| 3 | .11 | Cold Redundant Power Supply Module | 28 |
| | 3.11.1 | Overview | 28 |
| | 3.11.2 | Signals | 29 |
| | 3.11.3 | Cold Redundancy Enabling / Disabling | 30 |
| | 3.11.4 | System Power on timing | 30 |
| | 3.11.5 | Power supply fan(s) | 30 |
| | 3.11.6 | Failure Detection and Protection | 30 |
| | 3.11.7 | Power Supply Control based on output load | 31 |
| | 3.11.8 | Backward Compatibility | 31 |
| 3 | .12 | Power Supply Status LED | 32 |
| 4. | Cooling | Subsystem | 33 |
| 4 | .1 | Non-redundant Fan Module | 34 |
| 4 | .2 | Redundant System Fan Module | 38 |
| 4 | .3 | Airflow Support | 40 |
| | 4.3.1 | Power Supply Zone | 40 |
| | 4.3.2 | Full-height Riser Zone | 40 |
| | 4.3.3 | CPU/Memory/Low-profile PCI Zone | 41 |
| 4 | .4 | Drive Bay Population | 41 |
| 4 | .5 | Sata HDD Support | 42 |
| 5. | System | Board Interconnects | 43 |
| 5 | .1 | Midplane | 43 |
| 5 | .2 | Bridge Board | 50 |
| 5 | .3 | Hot-swap SAS/SATA Backplane | 50 |
| 6. | Periphe | ral and Hard Drive Subsystem | 57 |

| 6.1 | Slimline Drive Bay | 57 |
|-------------------------|--|----|
| 6.2 | Hard Drive Bays | 58 |
| 6.2.1 | Hot-swap Drive Carriers | |
| 6.3 | Optional Tape Drive or Additional Hard Drives Flex Bay | 60 |
| 6.4 | Midplane Options | 61 |
| 6.4.1 | Passive Midplane | 61 |
| 6.4.2 | Active Midplane with SAS/SAS RAID Support | 62 |
| 6.5 | Hot-swap SAS/SATA Backplane | 64 |
| 6.5.1 | SAS/SATA Backplane Layout | 65 |
| 6.5.2 | SAS/SATA Backplane Functional Architecture | 67 |
| 6.6 | Enclosure Management Cabling for Passive Midplane | 68 |
| 7. Standa | ard Control Panel | 69 |
| 7.1 | Control Panel Buttons | 69 |
| 7.2 | Control Panel LED Indicators | 70 |
| 7.2.1 | Power/Sleep LED | 72 |
| 7.2.2 | System Status LED | 72 |
| 7.2.3 | Drive Activity LED | 73 |
| 7.2.4 | System Identification LED | 73 |
| 7.3 | Control Panel Connectors | 74 |
| 7.4 | Internal Control Panel Interconnect | 75 |
| 8. Intel [®] I | Local Control Panel | 77 |
| 8.1 | LED Functionality | |
| 8.1.1 | Power/Sleep LED | 79 |
| 8.1.2 | System Status LED | 79 |
| 8.1.3 | Drive Activity LED | |
| 8.1.4 | System Identification LED | 80 |
| 8.2 | Intel [®] Local Control Panel Interconnects | |
| 9. PCI Ri | ser Cards and Assembly | 82 |
| 9.1 | Riser Card Options | 83 |
| 9.2 | PCI Riser Card Mechanical Drawings | 84 |
| 10. Enviro | onmental Specifications | 88 |
| 10.1 | System Level Environmental Limits | |
| 10.2 | Serviceability and Availability | |
| 10.3 | Replacing the Backup Battery | |

| 11. Regulat | ory and Certification Information | 90 |
|-------------|---|-----|
| 11.1 | Product Regulatory Compliance | 90 |
| 11.1.1 | Product Safety Compliance | 90 |
| 11.1.2 | Product EMC Compliance – Class A Compliance | 91 |
| 11.1.3 | Product Ecology Compliance | 91 |
| 11.1.4 | Certifications/Registrations/Declarations | 92 |
| 11.2 | Product Regulatory Compliance Markings | 92 |
| 11.3 | Rack Mount Installation Guidelines | 94 |
| 11.4 | Power Cord Usage Guidelines | 96 |
| 11.5 | Electromagnetic Compatibility Notices | 96 |
| 11.5.1 | FCC Verification Statement (USA) | 96 |
| 11.5.2 | ICES-003 (Canada) | 97 |
| 11.5.3 | Europe (CE Declaration of Conformity) | 97 |
| 11.5.4 | VCCI (Japan) | 97 |
| 11.5.5 | BSMI (Taiwan) | 98 |
| 11.5.6 | KCC (Korea) | 98 |
| 11.6 | Regulated Specified Components | 99 |
| Appendix A | : Integration and Usage Tips | 100 |
| Appendix B | : POST Code Diagnostic LED Decoder | 101 |
| Appendix C | : POST Code Errors | 106 |
| Glossary | | 111 |
| Reference D | Documents | 113 |

List of Figures

| Figure 1. Top Down View – Passive System SKU (SR2625URBRP) Shown | 7 |
|---|----|
| Figure 2. Major System Components | 8 |
| Figure 3. Front Panel Feature Overview | 9 |
| Figure 4. Intel [®] Server Board S5520UR | 10 |
| Figure 5. Intel [®] Server Board S5520UR Components | 11 |
| Figure 6. Back Panel Feature Overview | 12 |
| Figure 7. Intel [®] Light-Guided Diagnostic LEDs - Server Board | 13 |
| Figure 8. Optional Front Bezel | 14 |
| Figure 9. Front Bezel Supporting Standard Control Panel | 14 |
| Figure 10. Front Bezel Supporting Intel [®] Local Control Panel | 15 |
| Figure 11. Setup Utility – TPM Configuration Screen | 17 |
| Figure 12. Mechanical Drawing for Power Supply Module | 19 |
| Figure 13. Mechanical Drawing for Power Distribution Module | 20 |
| Figure 14. Power Supply Blank | 21 |
| Figure 15. AC Power Cord | 22 |
| Figure 16. Cold Redundant Power Supply Module | 29 |
| Figure 17. Non-redundant Fan Module | 34 |
| Figure 18. Non-redundant Fan Header Assignments on Midplane | 37 |
| Figure 19. Fan Module Assembly | 38 |
| Figure 20. Redundant Fan Header Assignments on Midplane | 39 |
| Figure 21. CPU Air Duct with Air Baffle | 41 |
| Figure 22. 2.5-inch Drive Carrier with a Blank | 41 |
| Figure 23. Passive Midplane Board | 43 |
| Figure 24. Active SAS/SAS RAID Midplane Board | 44 |
| Figure 25. Bridge Board | 50 |
| Figure 26. 2.5-inch Hot-swap SAS/SATA Backplane (Front Side View) | 50 |
| Figure 27. 2.5-inch Hot-swap SAS/SATA Backplane (Back Side View) | 51 |
| Figure 28. Flex bay for 3.5-inch Tape Drive or Two 2.5-inch HDDs (Front View) | 57 |
| Figure 29. Slimline Optical Drive Assembly for 2.5-inch drive System | 58 |
| Figure 30. 2.5-inch Hard Drive Tray Assembly | 59 |
| Figure 31. Flex Bay | 60 |

| Figure 32. Optional Tape Drive (Front View) | 60 |
|--|-----|
| Figure 33. Passive Midplane Board | 61 |
| Figure 34. Active Midplane with SAS/SAS RAID Support | 62 |
| Figure 35. Architecture Overview | 63 |
| Figure 36. Hot-swap SAS/SATA Backplane (Front Side View) | 65 |
| Figure 37. Hot-swap SAS/SATA Backplane (Back Side View) | 66 |
| Figure 38. SAS/SATA Backplane Functional Block Diagram | 67 |
| Figure 39. Standard Control Panel Assembly Module | 69 |
| Figure 40. Control Panel Buttons | 70 |
| Figure 41. Control Panel LEDs | 71 |
| Figure 42. Standard Control Panel PCB | 75 |
| Figure 43. Intel [®] Local Control Panel Assembly Module | 77 |
| Figure 44. Intel [®] Local Control Panel Overview | 77 |
| Figure 45. 2U Riser Assembly | 82 |
| Figure 46. 2U PCI Express* Passive Riser | 83 |
| Figure 47. 2U PCI Express* Passive Riser – Primary Side | 84 |
| Figure 48. 2U PCI Express* Passive Riser – Secondary Side | 85 |
| Figure 49. 2U Butterfly PCI-X/PCI Express* Active Riser – Primary Side | 85 |
| Figure 50. 2U Butterfly PCI-X/PCI Express* Active Riser – Secondary Side | 86 |
| Figure 51. 2U Butterfly PCI Express* Active Riser – Primary Side | 86 |
| Figure 52. 2U Butterfly PCI Express* Active Riser – Secondary Side | 87 |
| Figure 53. Diagnostic LED Placement Diagram | 101 |
| | |

List of Tables

| Table 1. System Feature Set | 3 |
|---|----|
| Table 2. Mixed Processor Configurations | 6 |
| Table 3. System Dimensions | 7 |
| Table 4. Drive Overview | |
| Table 5. Major Board Components | 12 |
| Table 6. TSetup Utility – Security Configuration Screen Fields | 18 |
| Table 7. AC Power Cord Specifications | 22 |
| Table 8. Power Harness Cable Definitions | 22 |
| Table 9. P1 Main Power Connector | 23 |
| Table 10. P2 Processor Power Connector | 23 |
| Table 11. P3 Power Signal Connector | 24 |
| Table 12. P4 Backplane Power Connector | 24 |
| Table 13. P5 Midplane Power Connector | 24 |
| Table 14. Efficiency | 25 |
| Table 15. AC Input Rating | 25 |
| Table 16. Over-current Protection Limits/240 VA Protection | 27 |
| Table 17. Over-voltage Protection (OVP) Limits | 27 |
| Table 18. Output Power and Current Ratings | 28 |
| Table 19. LED Indicators | 32 |
| Table 20. Non-redundant Cooling Zones | 34 |
| Table 21. Non-redundant Fan Connector Pin Assingment | 36 |
| Table 22. Non-redundant Fan Header Assignment | 37 |
| Table 23. Redundant Cooling Zones | 38 |
| Table 24. Redundant Fan Connector Pin Assingment | 39 |
| Table 25. Redundant Fan Header Assignment | 40 |
| Table 26. 120-pin Server Board-to-Midplane Bridge Board Connector Pin-out | 44 |
| Table 27. Midplane Fan Header Pin-outs | 46 |
| Table 28. Midplane Power Connector Pin-out | 46 |
| Table 29. Midplane-to-Backplane Card Edge Connector #1 Pin-out | 47 |
| Table 30. Midplane-to-Backplane Card Edge Connector #2 Pin-out | 47 |
| Table 31. Active Midplane SAS RAID Battery Backup Connector Pin-out | 49 |

| Table 32. Passive Midplane SATA/SAS Connector Pin-outs | 49 |
|---|------|
| Table 33. 2x4 SAS/SATA Backplane Power Connector Pin-out (J8L1) | 51 |
| Table 34. 1x7 Tape Drive Option Power Connector Pin-out (J2N2) | 51 |
| Table 35. Slimline Optical Drive Slot Connector (J6C1) | 52 |
| Table 36. I ² C Connector (J2M2) (located on the back side of the backplane) | 52 |
| Table 37. PCI Express* X4 Slot Connector from Midplane (J4N1) | 53 |
| Table 38. PCI Express* X4 Slot Connector from Midplane (J6N1) | 54 |
| Table 39. Control Panel Connector (J2N1) | 55 |
| Table 40. SAS/SATA Hard Drive Connector Pin-outs (J1B1, J2B1, J1B2, J2B2, J3B1, J4B1, J3B2, J4B2) | |
| Table 41. Hard Drive LED Function Definitions | 68 |
| Table 42. Hard Drive Activity LED Functionality | 68 |
| Table 43. Control Button and Intrusion Switch Functions | 70 |
| Table 44. Control Panel LED Functions | 71 |
| Table 45. SSI Power LED Operation | 72 |
| Table 46. Control Panel LED Operation | 72 |
| Table 47. External USB Connectors (J2D1) | 74 |
| Table 48. Video Connector (J1D1) | 74 |
| Table 49. 50-pin Control Panel Connector (J2B1) | 76 |
| Table 50. Control Panel LED Functions | 78 |
| Table 51. SSI Power LED Operation | 79 |
| Table 52. Control Panel LED Operation | 79 |
| Table 53. 50-pin Control Panel Connector | 81 |
| Table 54. Internal USB Header | 81 |
| Table 55. Riser Card Options | 83 |
| Table 56. System Environmental Limits Summary | 88 |
| Table 57. Time Estimate for System Maintenance Procedures | 88 |
| Table 58. POST Progress Code LED Example | .101 |
| Table 59. Diagnostic LED POST Code Decoder | .102 |
| Table 60. POST Error Messages and Handling | .106 |
| Table 61. POST Error Beep Codes | .109 |
| Table 62. Integrated BMC Beep Codes | .109 |

<This page is intentionally left blank.>

1. Introduction

This Technical Product Specification (TPS) provides system-specific information detailing the features, functionality, and high-level architecture of the *Intel®* Server System SR2625UR. The *Intel®* Server Board S5520UR, S5520URT Technical Product Specification should also be referenced to obtain greater detail of functionality and architecture specific to the integrated server board, which are also supported on this server system.

In addition, design-level information for specific subsystems can be obtained by ordering the External Product Specifications (EPS) or External Design Specifications (EDS) for a given subsystem. EPS and EDS documents are not publicly available. They are only made available under NDA with Intel[®] and must be ordered through your local Intel[®] representative.

The Intel[®] Server System SR2625UR may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Refer to the Intel[®] Server Board S5520UR/S5520URT/Intel[®] Server System SR2625UR Specification Update for published errata.

1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Product Overview
- Chapter 3 Power Subsystem
- Chapter 4 Cooling Subsystem
- Chapter 5 System Board Interconnects
- Chapter 6 Peripheral and Hard Drive Support
- Chapter 7 Standard Control Panel
- Chapter 8 Intel[®] Local Control Panel
- Chapter 9 PCI Riser Cards and Assembly
- Chapter 10 Environmental Specifications
- Chapter 11 Regulatory and Certification Information
- Appendix A Integration and Usage Tips
- Appendix B POST Code Diagnostic LED Decoder
- Appendix C Post Code Errors
- Glossary
- Reference Documents

1.2 Server Board Use Disclaimer

Intel Corporation server boards support add-in peripherals and contain a number of highdensity VLSI and power delivery components that need adequate airflow to cool. Intel[®] ensures through its own system development and testing that when Intel[®] server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel[®]developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of air flow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

2. Product Overview

The Intel[®] Server System SR2625 is a 2U server system that is designed to support the Intel[®] Server Board S5520UR/S5520URT. The server board and the system have features that are designed to support the high-density server market. The system is integrated with an Intel[®] Server Board S5520UR and is offered in two different system configurations:

- Configuration 1: System integrated with an active SAS/SATA midplane, a redundant fan module, and a 5-slot PCI Express* riser (SR2625URLX, SR2625URLXT)
- Configuration 2: System integrated with a passive midplane, a non-redundant fan module, and a 3-slot PCI Express* riser (SR2625URBRP).

This chapter provides a high-level overview of the system features. Greater detail for each major system component or feature is provided in the following chapters.

| Feature | Description |
|-----------------------|--|
| Peripheral Interfaces | External connections: DB-15 video connector (back) RJ-45 serial Port A connector Two RJ-45 10/100/1000 Mb network connections Four USB 2.0 connectors (back) One USB 1.1 connector (front) Internal connections: One USB 2x5 pin header, which supports two USB 2.0 ports One low-profile USB 2x5 pin header to support low-profile USB Solid State |
| | drives One DH-10 Serial Port B header Six Serial ATA (SATA) II connectors Two I/O module connectors One RMM3/GCM4 connector to support optional Intel[®] Remote Management Module 3 SATA Software 5 Activation Key connector One SSI-EEB compliant front panel header One SSI-EEB compliant 24-pin main power connector One SSI-compliant 8-pin CPU power connector |
| Video | One SSI-compliant auxiliary power connector On-board ServerEngines* LLC Pilot II Controller Integrated 2D Video Controller |
| LAN | 64 MB DDR2 Memory Two 10/100/1000 Intel[®] 82575 PHYs with Intel[®] I/O Acceleration Technology 2 support. |

Table 1. System Feature Set

| Feature | Description |
|------------------------|---|
| Expansion Capabilities | The following riser card options are available: |
| | Three full-height PCI Express* slots (passive) |
| | Two full-height PCI-X slots with an on-board PXH bridge chip and three PCI Express* slots |
| | Five full-height PCI Express* slots |
| Hard Drive Options | Eight 2.5-inch hot-swap SATA/SAS hard drives |
| | Flex bay for or two additional fixed 2.5-inch hard drives or a 3.5-inch tape drive |
| Peripherals | Slimline bay for slimline SATA optical drive |
| | PCI riser card bracket |
| Control Panel | Standard control panel |
| | Intel[®] Local Control Panel |
| LEDs and displays | With standard control panel: |
| | NIC1 Activity |
| | NIC2 Activity |
| | Power/Sleep |
| | System Status |
| | System Identification |
| | Hard Drive Activity |
| | Intel [®] Light-Guided diagnostics: |
| | Fan Fault |
| | DIMM Fault |
| | CPU Fault |
| | 5V-STBY |
| | System Status |
| | System Identification |
| | POST Code Diagnostics |
| Devier Cuerk | |
| Power Supply | Up to two 750-W power supply modules |
| Security | Trusted Platform Module |
| Fans | Intel [®] Server System SR2625URBRP: |
| | Non-redundant fan option containing three system fans |
| | Two non-redundant fans in power supply |
| | Intel [®] Server System SR2625URLX/SR2625URLXT: |
| | Redundant fan option containing six system fans |
| | Two non-redundant fans in power supply |
| System Management | On-board ServerEngines* LLC Pilot II Controller |
| | Integrated Baseboard Management Controller (Integrated BMC), IPMI 2.0 compliant |
| | Integrated Super I/O on LPC interface |
| | Support for Intel [®] System Management Software 3.1 |
| | |

**The Trusted Platform Module is only availabe in SR2625URLXT

2.1.1 Processor Support

The Intel[®] Server Boards S5520UR supports the following processors:

- One or two Intel[®] Xeon[®] Processor 5500 Series with a 4.8 GT/s, 5.86 GT/s, or 6.4 GT/s Intel[®] QPI link interface and Thermal Design Power (TDP) up to 95 W.
- One or two Intel[®] Xeon[®] Processor 5600 Series with a 6.4 GT/s Intel[®] QPI link interface and Thermal Design Power (TDP) up to 130 W.

The server boards do not support previous generations of the Intel[®] Xeon[®] Processors.

For a complete updated list of supported processors, see:

http://www.intel.com/p/en_US/support/highlights/server/s5520ur. On the **Support** tab, look for **Compatibility** and then **Supported Processor List**.

2.1.1.1 Processor Population Rules

Note: Although the server board does support dual-processor configurations consisting of different processors that meet the defined criteria below, Intel[®] does not perform validation testing of this configuration. For optimal system performance in dual-processor configurations, Intel[®] recommends that identical processors be installed.

When using a single processor configuration, the processor must be installed into the processor socket labeled CPU1. A terminator is not required in the second processor socket when using a single processor configuration.

When two processors are installed, the following population rules apply:

- Both processors must be of the same processor family.
- Both processors must have the same front-side bus speed.
- Both processors must have the same cache size.
- Processors with different speeds can be mixed in a system, given the prior rules are met. If this condition is detected, all processor speeds are set to the lowest common denominator (highest common speed) and an error is reported.
- Processor stepping within a common processor family can be mixed as long as it is listed in the processor specification updates published by Intel Corporation.

The following table describes mixed processor conditions and recommended actions for all Intel[®] server boards and systems that use the Intel[®] 5520 Chipset. The errors fall into one of the following two categories:

- **Fatal:** If the system can boot, it goes directly to the error manager, regardless of whether the **Post Error Pause** setup option is enabled or disabled.
- **Major:** If the **Post Error Pause** setup option is enabled, system goes directly to the error manager. Otherwise, the system continues to boot and no prompt is given for the error. The error is logged to the error manager.

| Processor family not identical Fatal The BIOS detects the error condition and responds as fo Logs the error into the system event log (SEL). Alerts the Integrated BMC of the configuration error wi command. Does not disable the processor. Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Fatal The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Processor frequencic | |
|--|--------------|
| Processor cache not identical Fatal Processor frequency (speed) not identical Fatal Processor frequency (speed) not identical Major Processor frequency (speed) not identical Major Processor frequency (speed) not identical Major Processor microcode missing Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Adjusts all processor frequencies to lowest common denominator. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Adjusts all processor frequencies to lowest common denominator. Processor microcode Fatal Processor microcode Major The BIOS detects the error condition and responds as fo - Adjusts all processor speeds mismatched" mess error manager. Halts the system. Processor microcode Fatal Displays "0197: Processor ox unable to apply microcod command. Does not disable processor. Displays "816x: Processor 0x unable to apply microc | ollows: |
| Processor cache not identical Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Processor frequency (speed) not identical Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Does not disable the processor. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Adjusts all processor frequencies to lowest common denominator. Processor microcode missing Major The BIOS detects the error condition and responds as fo - Adjusts all processor scannot be adjusted to same, then the BIOS: Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Adjusts all processor scannot be adjusted to same, then the BIOS: Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. - Alerts the Integrated BMC of the configuration error wi command. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Alerts the In | |
| Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Logs the error into the SEL. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Logs the error manager. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo - Adjusts all processor frequencies to lowest common denominator. Processor microcode missing Major The BIOS detects the error condition and responds as fo - Adjusts all processors cannot be adjusted to same, then the BIOS: Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Adjusts all processor speeds mismatched" mess error manager. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo - Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. - Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. - Does not disable processor. Displays "816x: Processor Ox unable to apply microcox | /ith an IPMI |
| Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable the processor. Displays "0192: Cache size mismatch detected" mess error manager. Halts the system. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Adjusts all processor frequencies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Alats the system. Processor microcode missing Fatal Does not disable processor. Displays "816x: Processor Ox unable to apply microcom | |
| Processor cache not identical Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable the processor. Displays "0192: Cache size mismatch detected" mess- error manager. Halts the system. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo . Adjusts all processor frequencies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo . Logs the error into the SEL. Processor microcode missing Fatal Obes not disable processor. Logs the error into the SEL. Malts the system. | ' message |
| identical Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wicommand. Does not disable the processor. Displays "0192: Cache size mismatch detected" messierror manager. Halts the system. Processor frequency (speed) not identical Major not identical The BIOS detects the error condition and responds as for Logs the error into the SEL. Logs the error into the SEL. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for | |
| Processor frequency (speed) not identical Major Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as for adjusts all processor frequencies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processor scannot be adjusted to same, then the BIOS: Logs the error into the SEL. Processor microcode missing Fatal The BIOS detects the error condition and responds as for all processor speeds mismatched" mess error manager. Halts the system successfully. If the frequencies for all processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal Does not disable processor. Does not disable processor. Does not disable processor. Does not disable processor. | ollows: |
| command.Does not disable the processor.Displays "0192: Cache size mismatch detected" messi error manager.Processor frequency (speed) not identicalMajorThe BIOS detects the error condition and responds as fo • Adjusts all processor frequencies to lowest common denominator.Continues to boot the system successfully.If the frequencies for all processors cannot be adjusted to same, then the BIOS:Logs the error into the SEL.Displays "0197: Processor speeds mismatched" mess error manager.Processor microcode missingFatalProcessor microcode missingFatalDisplays "816x: Processor 0x unable to apply microcode v "816x: Processor 0x unable to apply microcode | |
| • Displays "0192: Cache size mismatch detected" messiverror manager. • Halts the system. Processor frequency (speed) not identical Major not identical Major not identical The BIOS detects the error condition and responds as for a Adjusts all processor frequencies to lowest common denominator. • Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: • Logs the error into the SEL. • Displays "0197: Processor speeds mismatched" messierror manager. • Halts the system. Processor microcode missing Fatal Displays "0197: Processor speeds mismatched" messierror manager. • Halts the system. Processor microcode missing Fatal Displays "816x: Processor 0x unable to apply microcode | ∕ith an IPMI |
| error manager. Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as for endition and responds as for endition. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for error with the system. Processor microcode missing Fatal Does not disable processor. Displays "816x: Processor 0x unable to apply microcode | |
| Processor frequency (speed) not identical Major The BIOS detects the error condition and responds as fo Adjusts all processor frequencies to lowest common denominator. Adjusts all processor frequencies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Processor microcode missing Fatal The BIOS detects the error condition and responds as fo Logs the error into the SEL. Output Processor microcode Fatal Does the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcom | sage in the |
| not identical Adjusts all processor frequencies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error with command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcommand. Displays "816x: Processor 0x unable to apply microcommand. | |
| Processor mequancies to lowest common denominator. Continues to boot the system successfully. If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wit command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcode | ollows: |
| If the frequencies for all processors cannot be adjusted to same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcoded processor. | |
| same, then the BIOS: Logs the error into the SEL. Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcoded | |
| Displays "0197: Processor speeds mismatched" mess error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcode | to be the |
| error manager. Halts the system. Processor microcode missing Fatal The BIOS detects the error condition and responds as for Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wit command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcoded | |
| Processor microcode Fatal The BIOS detects the error condition and responds as fo missing Logs the error into the SEL. Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Does not disable processor 0x unable to apply microcod | sage in the |
| Logs the error into the SEL. Alerts the Integrated BMC of the configuration error with command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcoded apply micro | |
| Alerts the Integrated BMC of the configuration error wi command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcoded and the configuration error with command and the configuration error with command. | ollows: |
| command. Does not disable processor. Displays "816x: Processor 0x unable to apply microcod | |
| Displays "816x: Processor 0x unable to apply microcod | ∕ith an IPMI |
| | |
| | ode update" |
| Pauses the system for user intervention. | |
| Processor Intel [®] QuickPath Halt The BIOS detects the error condition and responds as fo | ollows: |
| Interconnect speeds not Logs the error into the system event log (SEL). | |
| Alerts the Integrated BMC of the configuration error windown and. | ∕ith an IPMI |
| Does not disable the processor. | |
| Displays "0195: Processor Front Side Bus speed misn detected" message in the error manager. | match |
| Halts the system. | |

Table 2. Mixed Processor Configurations

2.2 System Overview




Figure 1. Top Down View – Passive System SKU (SR2625URBRP) Shown

2.3 System Dimensions

Table 3. System Dimensions

| | SR2625 Supporting 2.5 in Drives | | |
|---------------------|---------------------------------|----------|--|
| Height | 87.30 mm | 3.44 in | |
| Width without rails | 430 mm | 16.93 in | |
| Width with rails | 451.3 mm | 17.77 in | |
| Depth without CMA | 704.8 mm | 27.75 in | |
| Depth with CMA | 838.2 mm | 33.0 in | |
| Maximum Weight | 29.5 kg | 65 lbs | |

2.4 System Components




| Α. | Rack Handles | Н. | System Fan Assembly |
|----|---------------------------|----|---|
| В. | Air Baffles | Ι. | Standard Control Panel |
| C. | Power Distribution Module | J. | Flex Bay – Two additional 2.5-inch HDDs or Tape (Optional) |
| D. | Power Supply Modules | К. | Slimline Optical Drive Bay |
| E. | Riser Card Assembly | L. | Hard Drive Bays |
| F. | CPU Air Duct | M. | Front Bezel (Optional) |
| G. | System Memory | | |

Note: SAS/SATA Backplane not shown

Figure 2. Major System Components

2.5 Hard Drive and Peripheral Bays

The system is designed to support several different hard drive and peripheral configurations. The system includes a hot-swap backplane capable of supporting either SAS or SATA drives. The flex bay (see letter "B" in the following figure) can optionally be configured to support a 3.5inch tape drive, or two additional fixed 2.5-inch hard drives.



| Α. | Flex Bay - Tape Drive, or two fixed 2.5-inch Hard Drives (Optional) |
|----|---|
| В. | System Control Panel |
| C. | Slimline Optical Drive Bay |
| D. | 2.5-inch Hard Drive Bays (8) |

Figure 3. Front Panel Feature Overview

Table 4. Drive Overview

| | Active System Product Code – SR2625URI X/SR2625URI XT | Passive System Product Code – SR2625URBRP |
|-----------------------------|--|--|
| Slimline SATA Optical Drive | Supported | Supported |
| Slimline USB Floppy Drive | Not Supported | Not Supported |
| SATA Drives | Up to eight hot-swap 2.5-inch drives, plus two fixed 2.5-inch drives with Flex Bay | Up to eight hot-swap 2.5-inch drives, plus two fixed 2.5-inch drives with Flex Bay |
| SAS Drives | Up to eight 2.5-inch drives | Up to eight 2.5-inch drives |

2.6 System Board Overview



Figure 4. Intel[®] Server Board S5520UR

The following figure shows the board layout of the server board. Each connector and major component is identified by a number or letter, and a description is given below the figure.





Figure 5. Intel[®] Server Board S5520UR Components


| | Description | | Description |
|---|--|----|---|
| А | 280-pin Intel [®] Adaptive Riser Card Slot | Q | Fan Board Connector (Intel [®] Server Chassis) |
| В | POST Code LEDs | R | 2x4 Power Connector |
| С | Intel [®] RMM3 Header | S | Main Power Connector |
| D | Processor 1 | Т | Power Supply SMBus Connector |
| Е | Back Panel I/O | U | Fan Header |
| F | ID LED | V | USB Header |
| G | System Status LED | W | Intel [®] Z-U130 Value Solid State Driver Header |
| Н | Fan Header | Х | Fan Header |
| Ι | Fan Header | Y | LCP IPMB Header |
| J | Processor 1 DIMM Slots | Z | OEM IPMB Header |
| К | Processor 2 DIMM Slots | AA | SGPIO Header |
| L | Processor 2 | BB | SATA Connectors |
| М | Fan Header | CC | I/O Module Mezzanine Connector 2 |
| Ν | Fan Header | DD | I/O Module Mezzanine Connector 1 |
| 0 | Bridge Board Connector (Intel [®] Server Chassis) | | |
| Р | Front Panel Connector | | |

Table 5. Major Board Components



| Α. | Low-profile PCIe* Add-in Card Slots | | NIC 2 |
|----|--|----|--------------------------|
| В. | Full-height PCI Add-in Card Slots | | NIC 1 |
| C. | C. Upper Power Supply Module Fans | | USB 6 |
| D. | Upper Power Receptacle | L. | USB 5 |
| Ε. | . Lower Power Receptacle | | DB-9 Serial B Connector |
| F. | F. Lower Power Supply Module Fans | | Video |
| G. | | | RJ-45 Serial A Connector |
| Н. | Intel [®] Remote Management Module 3 NIC (Optional) | | |

Figure 6. Back Panel Feature Overview



| А | POST Code Diagnostic LEDs | F | CPU 1 DIMM Fault LEDs |
|---|---------------------------|---|------------------------|
| В | System Identification LED | G | CPU 2 Fan Fault LED |
| С | Status LED | н | Memory 2 Fan Fault LED |
| D | Memory 1 Fan Fault LED | I | CPU 2 DIMM Fault LEDs |
| Е | CPU 1 Fan Fault LED | J | 5V Standby LED |

2.7 Front Bezel Features

The optional front bezel is made of molded plastic and uses a snap-on design. When installed, its design allows for maximum airflow to maintain system cooling requirements.




Figure 8. Optional Front Bezel

Separate front bezels are available to support systems that use either a standard control panel or the Intel[®] Local Control Panel with LCD support.

When the standard control panel is used, light pipes on the backside of the front bezel allow the system status LEDs to be monitored with the front bezel in the closed position. The front bezel lock is provided to prevent unauthorized access to hard drives, peripheral devices and the control panel.




Figure 9. Front Bezel Supporting Standard Control Panel

When the local control panel is used, the control panel module can be adjusted to extend further out from the system face to allow the LCD panel to protrude from the front bezel.




Figure 10. Front Bezel Supporting Intel[®] Local Control Panel

2.8 Rack and Cabinet Mounting Options

The system is designed to support 19 inches wide by up to 30 inches deep server cabinets. The system supports three rack mount options:

- A fixed mount relay rack/cabinet mount kit (Product Order Code AXXBRACKETS) which can be configured to mount the system into either a 2-post rack or 4-post cabinet.
- A tool-less full extracting slide rail kit (Product Order Code AXXHERAIL2) designed to support an optional cable management arm (Product Order Code – AXXRACKCARM2).
- A basic slide rail kit (Product Order Code AXXBASRAIL13) designed to mount the system into a standard (19 inches by up to 30 inches deep) EIA-310D compatible server cabinet.

2.9 Trusted Platform Module (TPM) – Supported only on SR2625URLXT

2.9.1 Overview

Trusted Platform Module (TPM) is a hardware-based security device that addresses the growing concern on boot process integrity and offers better data protection. TPM protects the system start-up process by ensuring it is tamper-free before releasing system control to the operating system. A TPM device provides secured storage to store data, such as security keys and passwords. In addition, a TPM device has encryption and hash functions. The Intel[®] Server System SR2625URLXT implements TPM as per TPM PC Client specifications revision 1.2 by the Trusted Computing Group (TCG).

A TPM device is affixed to the motherboard of the server and is secured from external software attacks and physical theft. A pre-boot environment, such as the BIOS and operating system loader, uses the TPM to collect and store unique measurements from multiple factors within the boot process to create a system fingerprint. This unique fingerprint remains the same unless the pre-boot environment is tampered with. Therefore, it is used to compare to future measurements to verify the integrity of the boot process.

After the BIOS complete the measurement of its boot process, it hands off control to the operating system loader and in turn to the operating system. If the operating system is TPM-enabled, it compares the BIOS TPM measurements to those of previous boots to make sure the system was not tampered with before continuing the operating system boot process. Once the operating system is in operation, it optionally uses TPM to provide additional system and data security (for example, Microsoft Vista* supports Bitlocker drive encryption).

2.9.2 TPM security BIOS

The BIOS TPM support conforms to the TPM PC Client Specific – Implementation Specification for Conventional BIOS, version 1.2, and to the TPM Interface specification, version 1.2. The BIOS adheres to the Microsoft Vista* BitLocker requirement. The role of the BIOS for TPM security includes the following:

- Measures and stores the boot process in the TPM microcontroller to allow a TPM enabled operating system to verify system boot integrity.
- Produces EFI and legacy interfaces to a TPM-enabled operating system for using TPM.
- Produces ACPI TPM device and methods to allow a TPM-enabled operating system to send TPM administrative command requests to the BIOS.
- Verifies operator physical presence. Confirms and executes operating system TPM administrative command requests.
- Provides BIOS Setup options to change TPM security states and to clear TPM ownership.

For additional details, refer to the TCG PC Client Specific Implementation Specification, the TCG PC Client Specific Physical Presence Interface Specification, and the Microsoft BitLocker* Requirement documents.

2.9.2.1 Physical Presence

Administrative operations to the TPM require TPM ownership or physical presence indication by the operator to confirm the execution of administrative operations. The BIOS implements the operator presence indication by verifying the setup Administrator password.

A TPM administrative sequence invoked from the operating system proceeds as follows:

- 1. User makes a TPM administrative request through the operating system's security software.
- 2. The operating system requests the BIOS to execute the TPM administrative command through TPM ACPI methods and then resets the system.
- 3. The BIOS verifies the physical presence and confirms the command with the operator.
- 4. The BIOS executes TPM administrative command(s), inhibits BIOS Setup entry and boots directly to the operating system which requested the TPM command(s).

2.9.2.2 TPM Security Setup Options

The BIOS TPM Setup allows the operator to view the current TPM state and to carry out rudimentary TPM administrative operations. Performing TPM administrative options through the BIOS setup requires TPM physical presence verification.

Using BIOS TPM Setup, the operator can turn ON or OFF TPM functionality and clear the TPM ownership contents. After the requested TPM BIOS Setup operation is carried out, the option reverts to No Operation.

The BIOS TPM Setup also displays the current state of the TPM, whether TPM is enabled or disabled and activated or deactivated. Note that while using TPM, a TPM-enabled operating system or application may change the TPM state independent of the BIOS setup. When an

operating system modifies the TPM state, the BIOS Setup displays the updated TPM state.

The BIOS Setup TPM Clear option allows the operator to clear the TPM ownership key and allows the operator to take control of the system with TPM. You use this option to clear security settings for a newly initialized system or to clear a system for which the TPM ownership security key was lost.

2.9.2.3 Security Screen

To enter the BIOS Setup, press the F2 function key during boot time when the OEM or Intel[®] logo displays. The following message displays on the diagnostics screen and under the Quiet Boot logo screen:

Press <F2> to enter setup

When the Setup is entered, the Main screen displays. The BIOS Setup utility provides the Security screen to enable and set the user and administrative passwords and to lock out the front panel buttons so they cannot be used. The Intel[®] Server Board S5520URT provides TPM settings through the security screen.

To access this screen from the Main screen, select the **Security** option.

| Main Advanced Security | Server Management Boot Options Boot Manager |
|---|--|
| Administrator Password Status | <installed installed="" not=""></installed> |
| User Password Status | <installed installed="" not=""></installed> |
| Set Administrator Password | [1234aBcD] |
| Set User Password | [1234aBcD] |
| Front Panel Lockout | Enabled/Disabled |
| TPM State TPM Administrative Control | <enabled &="" &<br="" activated="" deactivated="" disabled="" enabled="">Activated/Disabled & Deactivated> No Operation/Turn On/Turn Off/Clear Ownership</enabled> |

Figure 11. Setup Utility – TPM Configuration Screen

| Setup Item | Options | Help Text | Comments |
|-----------------------------|--------------------------|--|---|
| TPM State* | Enabled and Activated | | Information only. |
| | Enabled and Deactivated | | Shows the current TPM device state. |
| | Disabled and Activated | | |
| | Disabled and Deactivated | | A disabled TPM device will not execute commands that use TPM functions and TPM security operations will not be available. |
| | | | An enabled and deactivated TPM is in the same state as a disabled TPM except setting of TPM ownership is allowed if not present already. |
| | | | An enabled and activated TPM executes all commands that use TPM functions and TPM security operations will be available. |
| TPM | No Operation | [No Operation] - No changes to current | |
| Administrative Control** | Turn On | state. | |
| Control | Turn Off | [Turn On] - Enables and activates TPM. | |
| | Clear Ownership | [Turn Off] - Disables and deactivates TPM. | |
| | | [Clear Ownership] - Removes the TPM ownership authentication and returns the TPM to a factory default state. | |
| | | Note : The BIOS setting returns to [No Operation] on every boot cycle by default. | |

Table 6. TSetup Utility – Security Configuration Screen Fields

3. Power Subsystem

The power subsystem of the system consists of an integrated Power Distribution Module (PDM), a power module enclosure, and support for up to two 750-Watt power supply modules. The power subsystem can be configured to support a single module in a 1+0 non-redundant configuration, or dual modules in a 1+1 redundant power configuration. In a 1+1 configuration, a single failed power module can be hot-swapped with the system running. Either configuration supports up to a maximum of 750 Watts of power.

This chapter provides technical details on the operation of the power supply module and power subsystem. For additional information, refer to the *Intel[®] Server System SR2625 AC Power Supply Specification* and the *Intel[®] Server System SR2625 Power Distribution Module Specification*.

3.1 Mechanical Overview

The following figures display the Power Distribution Module and the Power Supply Module dimensions.




Figure 12. Mechanical Drawing for Power Supply Module




Figure 13. Mechanical Drawing for Power Distribution Module

3.2 Single Power Supply Module Population

In single power module configurations, server management firmware requires that the power supply module be populated in the top power module slot. The non-operating slot must have the power supply blank installed.




Figure 14. Power Supply Blank

Configuring a single power supply module in the bottom location causes the server management firmware and BIOS to generate a system error during POST and the error is reported to the System Event Log (SEL).

3.3 Handle and Retention Mechanism

Each power supply module includes a handle for module insertion to or removal from the module enclosure. Each module has a simple retention mechanism to hold the power module in place once it is inserted. This mechanism withstands the specified platform mechanical shock and vibration requirements. The tab on the retention mechanism is colored green to indicate it is a hot-swap touch point. The latch mechanism is designed to prevent insertion or removal of the module when the power cord is plugged in. This aids the hot-swapping procedure.

3.4 Hot-swap Support

Hot-swapping a power supply module is the process of extracting and re-inserting a power supply module from an operating power system. During this process, the output voltages remain within specified limits. Up to two power supply modules may be on a single AC line. The power supply module can be hot-swapped using the following procedure:

- **Extraction:** To remove the power supply, unplug the power cord first, and then remove the power module. This can be done in standby mode or power-on mode.
- **Insertion:** Insert the module first, and then plug in the power cord. If the system is powered off, the system and the power supply will power on into standby mode or power-on mode.

3.5 Airflow

Each power supply module incorporates two non-redundant 40-mm fans for self cooling and partial system cooling. The fans provide at least 10 CFM airflow through the power supply when installed in the system and operating at maximum fan speed. The cooling air enters the power module from the PDB side (pre-heated air from the system).

3.6 AC Power Cord Specification Requirements

The AC power cord used must meet the specification requirements listed in the following table.

| Cable Type | SJT |
|--------------------|--------|
| Wire Size | 16 AWG |
| Temperature Rating | 105°C |
| Amperage Rating | 13 A |
| Voltage Rating | 125 V |

 Table 7. AC Power Cord Specifications




Figure 15. AC Power Cord

3.7 Output Cable Harness

The power distribution board provides a cable harness providing connectors to the various system boards. The harness size, connectors, and pin outs are shown below. Listed or recognized component appliance wiring material (AVLV2), CN, rated 105°C minimum, 300 VDC minimum is used for all output wiring.

| Length mm | To Connector # | No of Pins | Description |
|--------------|-------------------|---------------|--------------------------------------|
| 95 | P1 | 2x12 | Main Power Connector, 90° angle |
| 110 | P2 | 2x4 | Processor Power Connector, 90° angle |
| 100 | P3 | 1x5 | Server Board Signal Connector |
| 150 | P4 | 2x4 | Backplane Power Connector |
| 220 | P5 | 2x5 | Midplane Power Connector |

| Table 8. F | Power Harness | Cable Definitions |
|------------|---------------|-------------------|
|------------|---------------|-------------------|

3.7.1 P1 – Server Board Power Connector

Connector housing: 24-pin Molex* Mini-Fit Jr. 39-01-2245 or equivalent

Contact: Molex Mini-Fit, HCS, Female, Crimp 44476 or equivalent

Table 9. P1 Main Power Connector

| Pin | Signals | 18 AWG Color | Pin | Signal | 18 AWG Colors |
|-----|-----------|--------------|-----|-----------------------|---------------|
| 1 | +3.3 VDC | Orange | 13 | +3.3 VDC | Orange |
| 2 | +3.3 VDC | Orange | 14 | -12 VDC | Blue |
| 3 | COM (GND) | Black | 15 | COM | Black |
| 4 | 5 VDC | Red | 16 | PS_ON# | Green |
| | 5 V RS | Red (24 AWG) | 17 | COM | Black |
| 5 | COM | Black | 18 | COM | Black |
| 6 | +5 VDC | Red | 19 | COM | Black |
| 7 | COM | Black | 20 | Reserved (-5V in ATX) | N.C. |
| 8 | PWR OK | Gray | 21 | +5 VDC | Red |
| 9 | 5 VSB | Purple | 22 | +5 VDC | Red |
| 10 | +12 V3 | Yellow/Blue | 23 | +5 VDC | Red |
| 11 | +12 V3 | Yellow/Blue | 24 | COM | Black |
| 12 | +3.3 VDC | Orange | | | |

3.7.2 P2 – Processor Power Connector

Connector housing: 8-pin Molex* 39-01-2085 or equivalent

Contact: Molex 45750-1112 or equivalent

| Pin | Signal | 16 AWG Colors | Pin | Signal | 16 AWG Colors |
|-----|--------|---------------|-----|--------|---------------|
| 1 | COM | Black | 5 | +12 V1 | Yellow |
| 2 | COM | Black | 6 | +12 V1 | Yellow |
| 3 | COM | Black | 7 | +12 V2 | Yellow/Black |
| 4 | COM | Black | 8 | +12 V2 | Yellow/Black |

Table 10. P2 Processor Power Connector

3.7.3 P3 – Power Signal Connector

Connector housing: 5-pin Molex* 50-57-9705 or equivalent

Contact: Molex 16-02-0087 or equivalent

| PIN | Signal | 24 AWG Colors |
|-----|------------------------------|---------------|
| 1 | I ² C Clock (SCL) | White/Green |
| 2 | I ² C Data (SDL) | White/Yellow |
| 3 | SMBAlert# | White |
| 4 | ReturnS | White/Black |
| 5 | 3.3RS | White/Orange |

Table 11. P3 Power Signal Connector

3.7.4 P4 – Backplane Power Connector

Connector housing: 8-pin Molex* Mini-Fit Jr. PN# 39-01-2285 or equivalent

Contact: Molex Mini-Fit, HCS, Female, Crimp 44476 or equivalent

Table 12. P4 Backplane Power Connector

| Pin | Signal | 18 AWG Colors | Pin | Signal | 18 AWG Colors |
|-----|--------|---------------|-----|--------|---------------|
| 1 | COM | Black | 5 | +12 V4 | Yellow/Green |
| 2 | COM | Black | 6 | +12 V4 | Yellow/Green |
| 3 | +5 V | Red | 7 | +5 VSB | Purple |
| 4 | +5 V | Red | 8 | +3.3 V | Orange |

3.7.5 P5 – Midplane Power Connector

Connector housing: 10-pin Molex* Mini-Fit Jr. 43025-1000 or equivalent

Contact: Molex Mini-Fit, HCS, Female, Crimp 43030-0007 or equivalent

| Table 13. P5 N | lidplane Power | Connector |
|----------------|----------------|-----------|
|----------------|----------------|-----------|

| Pin | Signal | 20 AWG Colors | Pin | Signal | 20 AWG Colors |
|-----|--------|---------------|-----|--------|---------------|
| 1 | COM | Black | 6 | +12 V3 | Yellow/Blue |
| 2 | COM | Black | 7 | +12 V3 | Yellow/Blue |
| 3 | +5 V | Red | 8 | +12 V3 | Yellow/Blue |
| 4 | +3.3 V | Orange | 9 | +12 V3 | Yellow/Blue |
| 5 | COM | Black | 10 | +5 VSB | Purple |

3.8 AC Input Requirements

The power supply module incorporates universal power input with active power factor correction, which reduces line harmonics in accordance with the EN61000-3-2 and JEIDA MITI standards.

3.8.1 Efficiency

The following table provides the required minimum efficiency level at various loading conditions. These are provided at three different load levels: 100%, 50% and 20%. Efficiency is tested only at 230 VAC.

Table 14. Efficiency

| Loading | 100% of Maximum | 50% of Maximum | 20% of Maximum |
|------------------------|-----------------|----------------|----------------|
| Recommended Efficiency | 85% | 89% | 85% |

3.8.2 AC Input Voltage Specification

The power supply must operate within all specified limits over the input voltage range shown in the following table.

Table 15. AC Input Rating

| Parameter | Minimum | Rated | Maximum | Startup VAC | Power-off VAC | Maximum Input AC Current | Maximum Rated Input AC Current |
|-----------------------|----------------------|----------------------------|----------------------|-------------------|-------------------|--------------------------------|------------------------------------|
| Line Voltage (110) | 90 V _{rms} | 100 - 127 V _{rms} | 140 V _{rms} | 85 VAC ± 4 VAC | 75 VAC ± 5 VAC | 12 Arms ^{1,3} | 11.0 A _{rms} ⁴ |
| Line Voltage (220) | 180 V _{rms} | 200 - 240 V _{rms} | 264 V _{rms} | - | - | 6.0 Arms ^{2,3} | 5.5 A _{rms} ⁴ |
| Frequency | 47 Hz | 50/60 Hz | 63 Hz | | | | |

Notes:

1. Maximum input current at low input voltage range is measured at 90 VAC, at maximum load.

2. Maximum input current at high input voltage range is measured at 180 VAC, at maximum load.

3. This is not to be used for determining agency input current markings.

4. Maximum rated input current is measured at 100 VAC and 200 VAC.

Harmonic distortion of up to 10% of the rated AC input voltage must not cause the power supply to go out of specified limits. The power supply powers off at or below 75 VAC \pm 5 VAC. The power supply starts up at or above 85 VAC \pm 4 VAC. Application of an input voltage below 85 VAC does not cause damage to the power supply or blow a fuse.

3.8.3 AC Line Dropout/Holdup

An AC line dropout is defined to be when the AC input drops to 0 VAC at any phase of the AC line for any length of time. During an AC dropout of one cycle or less, the power supply must meet dynamic voltage regulation requirements over the rated load. If the AC dropout lasts longer than one cycle, the power supply should recover and meet all turn-on requirements. The power supply must meet the AC dropout requirement over rated AC voltages, frequencies, and output loading conditions. Any dropout of the AC line does not cause damage to the power supply.

- 20 ms minimal when tested under the following conditions: Maximum combined load = 562.5 W
- 12 ms minimal when tested under the following conditions: Maximum combined load = 750 W

3.8.4 AC Line 5 VSB Holdup

The 5 VSB output voltage should stay in regulation under its full load (static or dynamic) during an AC dropout of 70 ms minimal (= 5 VSB holdup time) whether the power supply is in ON or OFF state (PSON asserted or de-asserted).

3.8.5 AC Inrush

AC line inrush current should not exceed 40 A peak for up to one-quarter of the AC cycle, after which the input current should be no more than the specified maximum input current. The peak inrush current should be less than the ratings of its critical components (including input fuse, bulk rectifiers, and surge limiting device).

The power supply must meet the inrush requirements for any rated AC voltage, during turn on at any phase of AC voltage, during a single cycle AC dropout condition as well as upon recovery after AC dropout of any duration, and over the specified temperature range (T_{op}) . It is acceptable that AC line inrush current may reach up to 60 A peak for up to 1 millisecond.

3.9 Protection Circuits

Protection circuits inside the PDB and the power supply cause the power supply's main +12 V output to shut down, or cause a shutdown of any of the three outputs on the PDB. Any one of these shutdowns results in shutting down the entire power supply/PDB combination. If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15 seconds resets the power supply and the PDB.

3.9.1 Over-current Protection (OCP)

Each DC/DC converter output on the PDB has individual OCP protection circuits. The power supply and power distribution board (PS and PDB) shut down and latch off after an over-current condition occurs. This latch is cleared by toggling the PSON# signal or by an AC power interruption. The over-current limits are measured at the PDB harness connectors.

The DC/DC converters are not damaged from repeated power cycling in this condition. The +12 V output from the power supply is divided on the PDB into four channels and each is limited to 240 VA of power. Current sensors and limit circuits shut down the entire PS and PDB if the limit is exceeded. The limits are listed in the following table.

| Output Voltage | Minimum OCP Trip Limits | Maximum OCP Trip Limits |
|----------------|---------------------------|-------------------------|
| +3.3 V | 110% min (= 26.4 A min) | 150% max (= 36 A max) |
| +5 V | 110% min (= 33 A min) | 150% max (= 45 A max) |
| -12 V | 125% min (= 0.625 A min) | 400% max (= 2.0 A max) |
| +12 V1 | 26.0 A min | 32 A max |
| +12 V2 | 26.0 A min | 32 A max |
| +12 V3 | 112.5% min (= 18.0 A min) | 20 A max |
| +12 V4 | 112.5% min (= 18.0 A min) | 20 A max |

Table 16. Over-current Protection Limits/240 VA Protection

3.9.2 Over-voltage Protection (OVP)

Each DC/DC converter output on the PDB has individual OVP circuits built in and they are locally sensed. The PS and PDB shut down and latch off after an over-voltage condition occurs. This latch is cleared by toggling the PSON# signal or by an AC power interruption. The over-voltage limits are measured at the PDB harness connectors. The voltage never exceeds the maximum levels when measured at the power pins of the output harness connector during any single point of fail. The voltage never trips any lower than the minimum levels when measured at the pDB connector.

| Output Voltage | OVP Minimum (V) | OVP Maximum (V) |
|----------------|-----------------|-----------------|
| +3.3 V | 3.9 | 4.5 |
| +5 V | 5.7 | 6.5 |
| +5 VSB | 5.7 | 6.5 |
| -12 V | -13.3 | -14.5 |
| +12 V1/2/3/4 | 13.0 | 14.5 |

Table 17. Over-voltage Protection (OVP) Limits

3.9.3 Over-temperature Protection (OTP)

The power supply is protected against over-temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition, the power supply shuts down. When the power supply temperature drops to within specified limits, the power supply restores power automatically, while the 5 VSB remains constantly on. The OTP trip level has a minimum of 4°C of ambient temperature hysteresis, so that the power supply does not oscillate on and off due to a temperature recovery condition. The power supply alerts the system of the OTP condition via the power supply FAIL signal and the PWR LED.

3.10 DC Output Specification

3.10.1 Output Power/Currents

The following table defines power and current ratings for this 750 W continuous (860 W pk) power supply in 1+0 or 1+1 redundant configuration. The combined output power of both outputs does not exceed the rated output power. The power supply must meet both static and dynamic voltage regulation requirements for the minimum loading conditions. Also, the power supply is able to supply the listed peak currents and power for a minimum of 10 seconds. Outputs are not required to be peak loaded simultaneously.

| | +12 V | +5 VSB |
|-----------------------------------|--------------------------------|--------------------------------------|
| Maximum Load | 62.0 A | 3.0 A |
| Minimum Dynamic Load | 3.0 A | 0.1 A |
| Minimum Static Load | 0.0 A | 0.1 A |
| Peak Load | 70.0 A (12 seconds minimum) | 5.0A (0.5 seconds minimum @ turn-on) |
| Maximum Output Power (continuous) | 12 V x 62 A = 744 W maximum | 5 V x 3 A = 15 W maximum |
| Peak Output Power | 12 V x 70 A = 840 W pk | 5 V x 5 A = 25 W pk |

Table 18. Output Power and Current Ratings

3.10.2 Standby Output/Standby Mode

The 5 VSB output is present when an AC input greater than the power supply turn-on AC voltage is applied. Applying an external 5.25 V to 5 VSB does not cause the power supply to shut down or exceed operating limits. When the external voltage is removed, the voltage returns to the power supplies' operating voltage without exceeding the dynamic voltage limits.

3.11 Cold Redundant Power Supply Module

3.11.1 Overview

A cold redundant power sub-system maintains highest efficiency possible over any system loading condition by controlling how many power supplies are delivering power to the system. It does this by powering off any power supplies that are not needed to support the loading condition. Cold redundancy shall also protect against any failure of an active or cold standby power supply so that the system voltages maintain voltage regulation requirements under any line, temperature, and loading condition.

Each power supply module is identical. It operates in active or cold standby mode depending upon the location it is plugged into on the power distribution board.




Figure 16. Cold Redundant Power Supply Module

3.11.2 Signals

System signals shall operate the same with a cold redundant power subsystem as a standard redundant power subsystem.

3.11.2.1 System PWOK Signal

The power distribution board shall provide the standard PWOK signal to the system (SYS-PWOK). SYS-PWOK shall meet all the standard turn on and turn off timing requirements.

- The SYS-PWOK signal shall stay asserted during any failure of an active or cold standby power supply.
- With a single power supply installed in the system; the 1msec advanced warning timing shall be met during a loss of AC voltage
- With more than one power supply installed; the 1msec advanced warning timing shall be met during a loss of AC voltage
- SYS-PWOK shall meet the characteristic requirements of PWOK

3.11.2.2 PSON# Signals

The power distribution board shall receive as an input from the system SYS-PSON#. The power distribution board shall control the separate enable signals to each module; PSON1#, PSON2#.

- o SYS-PSON# shall meet the characteristic requirements of PSON#
- o If a power supply fails, keep its PSON# signal asserted.

3.11.3 Cold Redundancy Enabling / Disabling

There shall be a jumper on the power distribution board to disable Cold Redundancy and operate in standard redundant load sharing mode. This jumper shall be accessible without removing a power distribution board cover.

3.11.4 System Power on timing

When powering on, all power supplies shall first turn on. Then only the needed power supplies to support the load will be left on, the others shall go into cold standby mode.

3.11.5 Power supply fan(s)

Power supply fans shall be powered on at the lowest possible speed when the supply is in cold standby mode. The fan shall be powered from the 12V bus provided from the active power supply when in cold standby mode.

3.11.6 Failure Detection and Protection

The power subsystem made up of power supply modules and power distribution board shall maintain voltage regulation requirements during any fault in the power supplies. Failures of the active and standby power supplies shall be monitored and reported via PMBus.

3.11.6.1 Power supply failure in active supply

Each power supply shall communicate a failure via its PWOK signal. The failure shall be communicated about 200usec before the output voltage drops below regulation limits. The power supply in cold standby mode shall turn on within about 200usec of receiving the power supply

The output voltages from the power distribution board shall stay within regulation limits during any failure of the active power supply. This shall be true under any line, load, or temperature operating condition.

3.11.6.2 Checking for failures in Cold Standby Power Supply

A method to detect a failure in the power supply in cold standby mode shall be provided.

- The power supply in cold standby state shall be powered on about 1 time every week. When powered on it shall be left on for between 10-20 seconds.
- If a failure is detected in the cold standby supply, it asserts the PMBus VOUT bit in the STATUS_WORD command.
- If the power distribution board detects the cold standby power supply has failed; it shall leave the power supplies PSON# signal asserted and stop power cycling. Only after replacing the failed power supply shall the power distribution board continues cycling the cold standby power supply on/off.

3.11.6.3 PMBus used as failure indicator

PMBus STATUS_ commands shall be used to communicate a failure of the active and cold standby power supplies.

- The VOUT bit in STATUS_WORD shall be used as a general fault bit to indicate a failure of the active or cold standby power supply.
- Do not assert the VOUT bit (or any other failure or warning condition) if the power supply is in cold standby mode.

3.11.6.4 Replacing a failed power supply

After replacing a failed power supply, the power subsystem will return to operating normally; one power supply in active state, the other in cold standby state, powering on the cold standby power supply once every week.

3.11.6.5 SMBAlert#

The cold redundant Power supply unit supports SMB Alert, while does not support ARA (Alert Response Address)

3.11.7 Power Supply Control based on output load

The power distribution board shall turn on the cold standby power supply once the load is higher than a given threshold. This threshold is defined by the efficiency curve of the power supply. When the load is high enough that the efficiency of the active power supply starts dropping at higher loads, the power distribution board shall activate the cold standby power supply to maintain a higher efficiency.

The activation threshold of the cold standby power supply shall have a minimum hysteresis of 10% of the power supply's rated output. The cold standby power supply shall power on/off at a rate no more than 1 Hz (once per second) during any size, frequency, or duty cycle of transient load condition.

| Cold standby load hysteresis | > 10% of PSU rating |
|------------------------------|---------------------|
| Cold standby max cycle time | < 1/second |

3.11.8 Backward Compatibility

The Cold Redundant power supply module (AXX750WPSCR) is backward compatible with the 750W non-cold redundant power supply module (AXX750WPS) and Power Distribution Board (FSR26XXPDB).

In a mixed configuration (either non-cold redundant power supply module or the Power Distribution Board), the cold redundancy functionality is not available. There is no special Firmware requirement to use the Cold Redundant power supply module.

3.12 Power Supply Status LED

Each power supply module has a single bi-color LED to indicate power supply status. The LED operation is defined in the following table.

| Table | 19. | LED | Indicators |
|-------|-----|-----|------------|
| | | | |

| Power Supply Condition | Bi-Color LED |
|---|------------------|
| No AC power to all power supplies | Off |
| No AC power to this PSU only (for 1+1 configuration) | |
| or Power supply critical event causing a shutdown: failure, fuse blown (1+1 only), OCP, OVP, fan failed | Amber |
| Power supply warning events where the power supply continues to operate: high temp, high power, high current, slow fan. | 1 Hz Blink Amber |
| AC present/Only 5 VSB on (PS Off) | |
| or Cold standby state (for 1+1 cold redundant power supplies configuration) | 1 Hz Blink Green |
| Output ON and OK | |
| or Active state(for 1+1 cold redundant power supplies configuration) | Green |

The LED is visible on the rear panel of each installed power supply module.

4. Cooling Subsystem

Several components and configuration requirements make up the cooling subsystem of the system. These include the system fan module, the power supply fans, air baffles, CPU air duct, and drive bay population. All are necessary to provide and regulate the airflow and air pressure needed to maintain the system's thermals when operating at or below maximum specified thermal limits. For details, see Table 56 on page 88.

Two system fan assembly options are available for this system:

- The first option is a non-redundant three fan solution providing sufficient airflow to maintain internal system thermal requirements when the external ambient temperature remains within specified limits.
- The second option is a redundant fan solution. Three parallel sets of fans are arranged in series to provide redundant cooling in the event of a single fan failure. Each cooling option utilizes two fan types: a 60-mm variable-speed fan and an 80-mm variable-speed fan.

The system uses a variable fan speed control engine to provide adequate cooling for the system at various ambient temperature conditions, under various server workloads, and with the least amount of acoustic noise possible. To minimize acoustics, the fans operate at the lowest speed for any given condition.

The Integrated Baseboard Management Controller (Integrated BMC) on the Intel[®] Server Board S5520UR is used for the variable fan speed control function. The Integrated BMC monitors selective component temperatures, the ambient temperature, and each fan's RPM to determine the necessary airflow. The Integrated BMC sets the fan speeds to the appropriate RPM to maintain proper cooling. The Integrated BMC also logs errors into the System Event Log (SEL) when temperature sensors exceed their safe operating ranges, or if any of the fans fail to operate at safe airflow speeds.

If a fan fails, the Integrated BMC boosts the remaining fans to compensate for the lost airflow. A system with redundant fans can continue to operate in this degraded condition while the non-redundant system may not. If the cooling is not sufficient under a failed fan condition, the system eventually shuts down to protect its primary components from thermal damage. Additionally, this fan boost causes additional vibration in this system. Some hard drives are very susceptible to vibration. For additional details, see Section 4.5.

4.1 Non-redundant Fan Module




Figure 17. Non-redundant Fan Module

This option provides the primary airflow for system configurations that do not require redundant cooling.

| Fan | Cooling Zone | Description of greatest cooling influence |
|-------------------------------------|--------------|---|
| System Fan #1 | CPU2 | Primary cooling for CPU 2 and Memory 1 |
| System Fan #2 | CPU1 | Primary cooling for hard drives 4 and 5, CPU 1, memory 2, and the low-profile PCI cards |
| System Fan #3 | PCI | Primary cooling for hard drives 2 and 3, full-height PCI cards, and the Intel [®] 5520 Chipset IOH |
| Power Supply Fans 2 fans per module | Power Supply | Primary cooling for hard drives 0 and 1, and the power supply module(s) |

Table 20. Non-redundant Cooling Zones

The system fan module is designed for ease of use and supports several management features that can be utilized by the Integrated Baseboard Management Controller.


- The fan module houses two different fan sizes: System fans 1 and 2 use an 80-mm fan; System fan 3 uses a 60-mm fan.
- Each fan is designed for tool-less insertion to or removal from the fan module housing. For instructions on installing or removing a fan module, see the *Intel[®] Server System SR2600UR/SR2625UR Service Guide*.

Note: The fans are NOT hot-swappable. The system must be turned off in order to replace a failed fan.

- Each fan within the module is capable of supporting multiple speeds. If the external ambient temperature of the system exceeds the value programmed into the thermal sensor data record (SDR), the Integrated BMC firmware increases the speed for all the fans within the fan module.
- Each fan is responsible for cooling a specific zone of the system. If the components in the zone begin to exceed a safe operating temperature as programmed by the SDR, the Integrated BMC firmware increases the speed for the fans tied to that zone.
- Each fan connector within the module supplies a tachometer signal that allows the Integrated BMC to monitor the status of each fan. If one of the fans fails, the remaining fans increase their rotation and attempt to maintain the thermal requirements of the system.
- Each fan has an associated fault LED on the midplane located next to the fan header. If a fan fails, system management illuminates the fault LED for the failing fan.

| Pin | Signal Name | Description |
|-----|--------------|---|
| 1 | Tachometer B | Reserved, unused by the non-redundant fan |
| - 1 | | |
| 2 | PWM | Fan speed control signal |
| 3 | 12 V | Power for fan |
| 4 | 12 V | Power for fan |
| 5 | Tachometer A | Fan RPM sensor output Two pulse per revolution for the 80-mm fan Four pulses per revolution for the 60-mm fan |
| 6 | Return | Return path to ground |
| 7 | Return | Return path to ground |
| 8 | Fan Presence | Reserved, unused by the non-redundant fan |
| 9 | LED Cathode | Loopback signal to pin 10 |
| 10 | LED Anode | Loopback signal to pin 9 |

Table 21. Non-redundant Fan Connector Pin Assingment




The system fans plug into headers on the midplane board as shown in the following figure.



| Fan ID | Midplane Fan Header Name |
|-----------------------|--------------------------|
| Fan #1 - CPU1 cooling | FAN_2 |
| Fan #2 - CPU2 cooling | FAN_4 |
| Fan #3 - PCI cooling | FAN_5 |

| Table 22 | . Non-redundant | Fan Header | Assignment |
|----------|-----------------|-------------|-----------------|
| | i toutinaunt | i un noudor | / 0001911110110 |

4.2 Redundant System Fan Module





| Table 23 | Redundant | Cooling | Zones |
|----------|-----------|---------|-------|
|----------|-----------|---------|-------|

| Fan | Cooling Zone | Description of Greatest Cooling Influence |
|--|-----------------|---|
| System Fan #1 & #2 | CPU2 | Primary cooling for CPU 2 and Memory 1 |
| System Fan #2 & #3 | CPU1 | Primary cooling for hard drives 4 and 5, CPU 1, and memory 2 |
| System Fan #5 & #6 | PCI | Primary cooling for hard drives 2 and 3, Full- height PCI cards, and Intel [®] 5520 Chipset IOH |
| Power Supply Fans 2 fans per module | Power Supply | Primary cooling for hard drives 0 and 1, and the power supply module(s) |

Each 10-pin fan connector provides power and ground, PWM control, tachometer output, a fan present detection signal, and a fault LED signal allowing it to be monitored independently by server management software. The following table provides the pin-out and description for the connectors on each fan.

| Pin | Signal Name | Description |
|-----|--------------|--|
| 1 | Tachometer B | Reserved, unused by redundant fan |
| 2 | PWM | Fan speed control signal |
| 3 | 12 V | Power for fan |
| 4 | 12 V | Power for fan |
| 5 | Tachometer A | Fan RPM sensor output Two pulses per revolution for the 80-mm fan Four pulses per revolution for the 60-mm fan |
| 6 | Return | Return path to ground |
| 7 | Return | Return path to ground |
| 8 | Fan Presence | Detection if fan is installed in system |
| 9 | LED Cathode | LED in fan |
| 10 | LED Anode | Reserved, unused by the redundant fan |

Table 24. Redundant Fan Connector Pin Assingment

The system fans are hot-pluggable and do not have any cable connections. They mate directly to the fan module. The system fan module plugs into headers on the midplane board as shown in the following figure.




Figure 20. Redundant Fan Header Assignments on Midplane

| Fan ID | Midplane Fan Header Name |
|-----------------------|--------------------------|
| Fan #1 - CPU1 Cooling | FAN_1 |
| Fan #2 - CPU1 Cooling | FAN_2 |
| Fan #3 - CPU2 Cooling | FAN_3 |
| Fan #4 - CPU2 Cooling | FAN_4 |
| Fan #5 - PCI Cooling | FAN_5 |
| Fan #6 - PCI Cooling | FAN_6 |

Table 25. Redundant Fan Header Assignment

The system fan module is designed for ease of use and supports several management features that can be utilized by the Integrated Baseboard Management Controller.

- The fan module houses two different fan sizes: System fans 1, 2, 3 and 4 use an 80-mm fan; System fans 5 and 6 use a 60-mm fan.
- Each fan is designed for tool-less insertion to or removal from the fan module and can be hot-swapped in the event of failure.
- Each fan within the module is equipped with a failure LED. In a fan fails, server management illuminates the fault LED on the failing fan.
- Each fan within the module is capable of supporting multiple speeds. If the external
 ambient temperature of the system exceeds the value programmed into the thermal
 sensor data record (SDR), the Integrated BMC firmware increases the speed for all the
 fans within the fan module.
- Each fan is responsible for cooling a specific zone of the system. If the components in the zone begin to exceed a safe operating temperature as programmed by the SDR, the Integrated BMC firmware increases the speed for the fans tied to that zone.
- Each fan connector within the module supplies a tachometer signal that allows the Integrated BMC to monitor the status of each fan. If one of the fans fails, the remaining fans increase their rotation and attempt to maintain the thermal requirements of the system.

4.3 Airflow Support

To control airflow within the system, the system uses an air baffle and a CPU air duct to isolate and direct airflow to three critical zones: the power supply zone, the full-height PCI riser zone, and the CPU/memory/low-profile PCI riser zone.

4.3.1 Power Supply Zone

An air baffle is used to isolate the airflow of the main system board zones from the zone directly in front of the power supply. As the power supply fans pull pre-heated air through the power supply from inside the system, the zone in front of it must remain as cool as possible by drawing air from the leftmost drive bays only.

4.3.2 Full-height Riser Zone

The full-height riser zone is the area between the power supply assembly and the full-height riser card of the riser assembly. The airflow through this area is generated by system fan 3 of the fan module in a non-redundant fan configuration. In a redundant fan configuration, the airflow for this zone is provided by system fans 5 and 6. Air is drawn from the drive bay area

through the fan and pushed out of the system through ventilation holes on the back side of the system.

4.3.3 CPU/Memory/Low-profile PCI Zone

The CPU/memory/low-profile PCI zone is the area between the low-profile riser card of the riser assembly and the right system wall. In a non-redundant fan configuration, the airflow for this zone is generated by system fans 1 and 2 of the fan module. In a redundant fan configuration, the airflow for this zone is provided by system fans 1, 2, 3 and 4. Air is drawn from the drive bay area, through the fans, directed through the CPU air duct, and out through ventilation holes on both the back wall and rear side wall of the system.

The CPU air duct is used to direct airflow through the processor heatsinks and memory areas for both single and dual processor configurations.




Figure 21. CPU Air Duct with Air Baffle

4.4 Drive Bay Population

To maintain the proper air pressure within the system, all hard drive bays must be populated with either a hard drive or drive blank.




Figure 22. 2.5-inch Drive Carrier with a Blank

4.5 Sata HDD Support

Due to the rotational velocity and vibration impacts that fans have on hard drives, fan redundancy is only supported when using SAS hard drives. Additionally, the maximum supported temperatures when using SATA drives have been affected as follows:

- At 1500 m (5000 ft), the maximum ambient temperature is 25°C.
- At 300 m (1000 ft), the maximum ambient temperature is 35°C.

5. System Board Interconnects


System boards within the system include the midplane, bridge board, hot-swap backplane, and control panel. This chapter describes the interconnect features of each, and defines the pinouts for each connector. Functional details of each system board are described in later chapters.

5.1 Midplane

The midplane is designed and used, along with that of the bridge board and hot-swap backplane, to improve cable routing within the system. The midplane is the key system board of the system. It serves as the primary interface between the server board, hot-swap backplane, and control panel. Two midplanes are offered for this system: a passive SATA/SAS, and an active SAS/SAS RAID.

The passive midplane is a simple pass-through from the backplane to the SATA connectors on the server board or SAS/SATA connectors on an add-in card.

The following figure shows the location for each connector found on the passive midplane board.



| Α. | Power Connector | F. | Fan 4 Connector |
|----|------------------------|----|---------------------|
| В. | Fan 6 Connector | G. | Fan 3 Connector |
| C. | Fan 5 Connector | H. | Fan 1 Connector |
| D. | SAS/SATA Connectors | ١. | Fan 2 Connector |
| E. | Bridge Board Connector | J. | Backplane Connector |

Figure 23. Passive Midplane Board

The system also supports an active SAS/SAS RAID midplane. This system board incorporates an LSI LSISAS1078 SAS controller onto the board. For information about SAS/SAS RAID support, see Chapter 6. The following figure shows the location for each connector found on this board.




Figure 24. Active SAS/SAS RAID Midplane Board

Note: A continuous beep sound may be experienced when the SAS controller is disabled in BIOS. As a workaround, please enable the SAS controller in BIOS.

The following tables define the connector pin-outs for both midplane boards.

| Pin | Signal Name | Pin | Signal Name |
|-----|----------------|-----|--------------------------|
| 1 | GND | 61 | SMB_SENSOR_3V3SB_CLK_BUF |
| 2 | PE1_ESB_TX_DN3 | 62 | SMB_SENSOR_3V3SB_DAT_BUF |
| 3 | PE1_ESB_TX_DP3 | 63 | FM_BRIDGE_PRSNT_N |
| 4 | GND | 64 | GND |
| 5 | PE_WAKE_N | 65 | PE1_ESB_RX_DN_C3 |

| Pin | Signal Name | Pin | Signal Name |
|-----|-------------------------|-----|----------------------|
| 6 | GND | 66 | PE1_ESB_RX_DP_C3 |
| 7 | PE1_ESB_TX_DN2 | 67 | GND |
| 8 | PE1_ESB_TX_DP2 | 68 | FAN_PRSNT6_N |
| 9 | GND | 69 | GND |
| 10 | FAN_PRSNT5_N | 70 | PE1_ESB_RX_DN_C2 |
| 11 | GND | 71 | PE1_ESB_RX_DP_C2 |
| 12 | PE1_ESB_TX_DN1 | 72 | GND |
| 13 | PE1_ESB_TX_DP1 | 73 | FAN_PRSNT4_N |
| 14 | GND | 74 | GND |
| 15 | RST_PS_PWRGD | 75 | PE1_ESB_RX_DN_C1 |
| 16 | GND | 76 | PE1_ESB_RX_DP_C1 |
| 17 | PE1_ESB_TX_DN0 | 77 | GND |
| 18 | PE1_ESB_TX_DP0 | 78 | RAID_KEY_PRES |
| 19 | GND | 79 | GND |
| 20 | FM_RAID_MODE | 80 | PE1_ESB_RX_DN_C0 |
| 21 | GND | 81 | PE1_ESB_RX_DP_C0 |
| 22 | CLK_IOP_DN | 82 | GND |
| 23 | CLK_IOP_DP | 83 | FAN_PRSNT1_N |
| 24 | GND | 84 | FAN_PRSNT3_N |
| 25 | SGPIO_DATAOUT1 | 85 | FAN_PRSNT2_N |
| 26 | SGPIO_DATAOUT0 | 86 | GND |
| 27 | SGPIO_LOAD | 87 | USB1_ESB_DP |
| 28 | SGPIO_CLOCK | 88 | USB1_ESB_DN |
| 29 | GND | 89 | GND |
| 30 | USB2_ESB_DP | 90 | USB1_ESB_OC_N |
| 31 | USB2_ESB_DN | 91 | USB0_ESB_OC_N |
| 32 | GND | 92 | GND |
| 33 | USB2_ESB_OC_N | 93 | USB0_ESB_DP |
| 34 | NIC1_LINK_LED_N | 94 | USB0_ESB_DN |
| 35 | NIC1_ACT_LED_N | 95 | GND |
| 36 | LED_STATUS_AMBER_R1 | 96 | FP_NMI_BTN_N |
| 37 | NIC2_LINK_LED_N | 97 | BMC_RST_BTN_N |
| 38 | NIC2_ACT_LED_N | 98 | FP_PWR_BTN_N |
| 39 | LED_STATUS_GREEN_BUF_R1 | 99 | FP_ID_SW_L |
| 40 | GND | 100 | GND |
| 41 | SMB_PBI_5VSB_DAT | 101 | SMB_IPMB_5VSB_DAT |
| 42 | SMB_PBI_5VSB_CLK | 102 | SMB_IPMB_5VSB_CLK |
| 43 | GND | 103 | GND |
| 44 | V_IO_HSYNC2_BUF_FP | 104 | LED_HDD_ACTIVITY_N |
| 45 | V_IO_VSYNC2_BUF_FP | 105 | LED_HDD_5V_A |
| 46 | GND | 106 | FP_PWR_LED_R_N |
| 47 | V_IO_BLUE_CONN_FP | 107 | FP_PWR_LED_3VSB |
| 48 | V_IO_GREEN_CONN_FP | 108 | FP_ID_LED_R1_N |
| 49 | V_IO_RED_CONN_FP | 109 | FM_SIO_TEMP_SENSOR |
| 50 | GND | 110 | LED_FAN3_FAULT |
| 51 | LED_FAN6_FAULT | 111 | LED_FAN2_FAULT |
| 52 | LED_FAN5_FAULT | 112 | LED_FAN1_FAULT |
| 53 | LED_FAN4_FAULT | 113 | FAN_PWM_CPU1 |

| Pin | Signal Name | Pin Signal Name |
|-----|----------------|-------------------|
| 54 | FAN_PWM3 | 114 GND |
| 55 | GND | 115 FAN_PWM_CPU2 |
| 56 | PCI_FAN_TACH10 | 116 PCI_FAN_TACH9 |
| 57 | FAN_TACH8 | 117 FAN_TACH7 |
| 58 | FAN_TACH6 | 118 FAN_TACH5 |
| 59 | FAN_TACH4_H7 | 119 FAN_TACH3_H7 |
| 60 | FAN_TACH2_H7 | 120 FAN_TACH1_H7 |

Table 27. Midplane Fan Header Pin-outs

| | J2B1 - FAN_1 | | J2B3 - FAN_3 | | J7B1 - FAN_5 |
|-----|----------------|-----|----------------|-----|----------------|
| Pin | Signal Name | Pin | Signal Name | Pin | Signal Name |
| 1 | FAN_TACH5 | 1 | FAN_TACH7 | 1 | FAN_TACH10 |
| 2 | FAN_PWM_CPU1 | 2 | FAN_PWM_CPU2 | 2 | FAN_PWM3 |
| 3 | P12V | 3 | P12V | 3 | P12V |
| 4 | P12V | 4 | P12V | 4 | P12V |
| 5 | FAN_TACH1_H7 | 5 | FAN_TACH3_H7 | 5 | FAN_TACH9 |
| 6 | GND | 6 | GND | 6 | GND |
| 7 | GND | 7 | GND | 7 | GND |
| 8 | FAN_PRSNT1_N | 8 | FAN_PRSNT3_N | 8 | FAN_PRSNT5_N |
| 9 | LED_FAN1_FAULT | 9 | LED_FAN3_FAULT | 9 | LED_FAN5_FAULT |
| 10 | LED_FAN1 | 10 | LED_FAN3 | 10 | LED_FAN5 |

| | J2B2 - FAN_2 | | J3B1 - FAN_4 | | J7B2 - FAN_6 |
|-----|----------------|-----|----------------|-----|----------------|
| Pin | Signal Name | Pin | Signal Name | Pin | Signal Name |
| 1 | FAN_TACH6 | 1 | FAN_TACH8 | 1 | UNUSED |
| 2 | FAN_PWM_CPU1 | 2 | FAN_PWM_CPU2 | 2 | FAN_PWM3 |
| 3 | P12V | 3 | P12V | 3 | P12V |
| 4 | P12V | 4 | P12V | 4 | P12V |
| 5 | FAN_TACH2_H7 | 5 | FAN_TACH4_H7 | 5 | FAN_TACH10 |
| 6 | GND | 6 | GND | 6 | GND |
| 7 | GND | 7 | GND | 7 | GND |
| 8 | FAN_PRSNT2_N | 8 | FAN_PRSNT4_N | 8 | FAN_PRSNT6_N |
| 9 | LED_FAN2_FAULT | 9 | LED_FAN4_FAULT | 9 | LED_FAN6_FAULT |
| 10 | LED_FAN2 | 10 | LED_FAN4 | 10 | LED_FAN6 |

Table 28. Midplane Power Connector Pin-out

| Pin | Signal Description | |
|-----|--------------------|--|
| 1 | GND | |
| 2 | GND | |
| 3 | P5V | |
| 4 | P3V3 | |
| 5 | GND | |
| 6 | P12V | |
| 7 | P12V | |
| 8 | P12V | |
| 9 | P12V | |

| Pin | Signal Description |
|-----|--------------------|
| 10 | P5V_STBY |

Table 29. Midplane-to-Backplane Card Edge Connector #1 Pin-out

| [7A | 1 - HSBP#1 I/F |
|-------------------|----------------------|
| Pin Signal Name | Pin Signal Name |
| A1 RST_PS_PWRGD | B1 GND |
| A2 GND | B2 SATA0_RX_N |
| A3 GND | B3 SATA0_RX_P |
| A4 SATA1_RX_N | B4 GND |
| A5 SATA1_RX_P | B5 GND |
| A6 GND | B6 SATA0_TX_N |
| A7 GND | B7 SATA0_TX_P |
| A8 SATA1_TX_P | B8 GND |
| A9 SATA1_TX_N | B9 GND |
| A10 GND | B10 USB2_ESB_DN |
| A11 GND | B11 USB2_ESB_DP |
| A12 USB2_ESB_OC_N | B12 GND |
| A13 GND | B13 SATA2_RX_N |
| A14 GND | B14 SATA2_RX_P |
| A15 SATA3_RX_N | B15 GND |
| A16 SATA3_RX_P | B16 NC_RESERVEDB16 |
| A17 GND | B17 SMB_SAS_EDGE_DAT |
| A18 GND | B18 NC_RESERVEDB18 |
| A19 GND | B19 SMB_SAS_EDGE_CLK |
| A20 SATA3_TX_P | B20 NC_RESERVEDB20 |
| A21 SATA3_TX_N | B21 GND |
| A22 GND | B22 SATA2_TX_P |
| A23 GND | B23 SATA2_TX_N |
| A24 SATA5_RX_N | B24 GND |
| A25 SATA5_RX_P | B25 GND |
| A26 GND | B26 SATA4_RX_N |
| A27 GND | B27 SATA4_RX_P |
| A28 SATA5_TX_P | B28 GND |
| A29 SATA5_TX_N | B29 GND |
| A30 GND | B30 SATA4_TX_P |
| A31 GND | B31 SATA4_TX_N |
| A32 P5V_STBY | B32 GND |

Table 30. Midplane-to-Backplane Card Edge Connector #2 Pin-out

| J4A1 - HSBP#2 I/F | | | | |
|-------------------|-----------------|--|--|--|
| Pin Signal Name | Pin Signal Name | | | |
| A1 SGPIO_DATAOUT0 | B1 SGPIO_CLOCK | | | |
| A2 SGPIO_DATAOUT1 | B2 GND | | | |

| J4A1 - HS | BP#2 I/F |
|------------------------|-----------------------------|
| Pin Signal Name | Pin Signal Name |
| A3 GND | B3 SATA_ADDIN1_RX_N |
| A4 GND | B4 SATA_ADDIN1_RX_P |
| A5 SATA_ADDIN2_RX_N | B5 GND |
| A6 SATA_ADDIN2_RX_P | B6 GND |
| A7 GND | B7 SATA_ADDIN1_TX_N |
| A8 GND | B8 SATA_ADDIN1_TX_P |
| A9 SATA_ADDIN2_TX_P | B9 GND |
| A10 SATA_ADDIN2_TX_N | B10 GND |
| A11 GND | B11 SGPIO_LOAD |
| A12 SMB_PBI_3VSB_DAT | B12 SMB_IPMB_5VSB_DAT |
| A13 SMB_PBI_3VSB_CLK | B13 SMB_IPMB_5VSB_CLK |
| A14 USB0_ESB_OC_N | B14 GND |
| A15 GND | B15 USB1_ESB_DP |
| A16 GND | B16 USB1_ESB_DN |
| A17 USB0_ESB_DP | B17 GND |
| A18 USB0_ESB_DN | B18 GND |
| A19 GND | B19 USB1_ESB_OC_N |
| A20 LED_NIC1_ACT_N | B20 LED_HDD_ACTIVITY_N |
| A21 LED_NIC1_LINK_N | B21 LED_HDD_5V_A |
| A22 FM_SIO_TEMP_SENSOR | B22 FP_ID_SW_L |
| A23 LED_NIC2_LINK_N | B23 BMC_RST_BTN_N |
| A24 LED_NIC2_ACT_N | B24 FP_PWR_BTN_N |
| A25 GND | B25 FP_NMI_BTN_N |
| A26 V_BLUE_CONN_FP | B26 FP_PWR_LED_3VSB |
| A27 V_GREEN_CONN_FP | B27 FP_PWR_LED_R_N |
| A28 V_RED_CONN_FP | B28 FP_ID_LED_R1_N |
| A29 GND | B29 GND |
| A30 V_HSYNC2_BUF_FP | B30 LED_STATUS_AMBER_R1 |
| A31 V_VSYNC2_BUF_FP | B31 LED_STATUS_GREEN_BUF_R1 |
| A32 GND | B32 FP_LED |

| Pin | Signal Description |
|-----|--------------------|
| 1 | P12V |
| 2 | GND |
| 3 | NC_P5V_MONITOR |
| 4 | GND |
| 5 | P1V8_VBAT_RAID |
| 6 | GND |
| 7 | PWRGD_P3V3_STBY |
| 8 | GND |
| 9 | P1V8_VBAT_RAID |
| 10 | GND |
| 11 | PX_RESET_N |
| 12 | GND |
| 13 | SMB_CLK_P3V3 |
| 14 | GND |
| 15 | SMB_DAT_P3V3 |
| 16 | BBU_PFAIL_N |
| 17 | BBU_DDR_SEL |
| 18 | BBU_BBE |
| 19 | BBU_BBSTROBE |
| 20 | BBU_BBSTATUS |

Table 31. Active Midplane SAS RAID Battery Backup Connector Pin-out


 Table 32. Passive Midplane SATA/SAS Connector Pin-outs

| | J5A2 - SAS_7 | | J6A1 - SAS_6 | | J5B1 - SAS_4 | | J6B1 - SAS_2 |
|-----|------------------|-----|--------------|-----|--------------|-----|--------------|
| Pin | Signal Name | Pin | Signal Name | Pin | Signal Name | Pin | Signal Name |
| 1 | GND | 1 | GND | 1 | GND | 1 | GND |
| 2 | SATA_ADDIN1_TX_P | 2 | SATA5_TX_P | 2 | SATA3_TX_P | 2 | SATA1_TX_P |
| 3 | SATA_ADDIN1_TX_N | 3 | SATA5_TX_N | 3 | SATA3_TX_N | 3 | SATA1_TX_N |
| 4 | GND | 4 | GND | 4 | GND | 4 | GND |
| 5 | SATA_ADDIN1_RX_N | 5 | SATA5_RX_N | 5 | SATA3_RX_N | 5 | SATA1_RX_N |
| 6 | SATA_ADDIN1_RX_P | 6 | SATA5_RX_P | 6 | SATA3_RX_P | 6 | SATA1_RX_P |
| 7 | GND | 7 | GND | 7 | GND | 7 | GND |

| | J5A1- SAS_8 | | J6A2 - SAS_5 | | J5B2 - SAS_3 | | J6B2 - SAS_1 |
|-----|------------------|-----|--------------|-----|--------------|-----|--------------|
| Pin | Signal Name | Pin | Signal Name | Pin | Signal Name | Pin | Signal Name |
| 1 | GND | 1 | GND | 1 | GND | 1 | GND |
| 2 | SATA_ADDIN2_TX_P | 2 | SATA4_TX_P | 2 | SATA2_TX_P | 2 | SATA0_TX_P |
| 3 | SATA_ADDIN2_TX_N | 3 | SATA4_TX_N | 3 | SATA2_TX_N | 3 | SATA0_TX_N |
| 4 | GND | 4 | GND | 4 | GND | 4 | GND |
| 5 | SATA_ADDIN2_RX_N | 5 | SATA4_RX_N | 5 | SATA2_RX_N | 5 | SATA0_RX_N |
| 6 | SATA_ADDIN2_RX_P | 6 | SATA4_RX_P | 6 | SATA2_RX_P | 6 | SATA0_RX_P |
| 7 | GND | 7 | GND | 7 | GND | 7 | GND |

5.2 Bridge Board

The system utilizes a bridge board to route signals from the server board to the midplane board. The bridge board carries signals for three USB ports, SSI front panel control signals, video, various I²C buses, fan control signals, and a PCI Express* x4 bus for SAS controller function. For details, see Table 26.





5.3 Hot-swap SAS/SATA Backplane

The hot-swap backplane provides support for both SAS and SATA hard drives. There are no hard drive cables that connect to the backplane. All hard drive control signals are routed from the midplane board, which plugs directly into the backplane.





Figure 26. 2.5-inch Hot-swap SAS/SATA Backplane (Front Side View)



| Α. | Control Panel Connector | D. | Power Connector |
|----|--|----|---------------------|
| В. | 10-pin Front Panel USB Connector | E. | Midplane Connectors |
| C. | Power Connector (for SATA Tape Drive or additional 2.5-inch drives) | | |

| Table 33. 2x4 SAS/SATA Back | plane Power Connector Pin-out (J8L1) |
|-----------------------------|--------------------------------------|
|-----------------------------|--------------------------------------|

| Pin # | Signal Name |
|-------|-------------|
| 1 | Ground |
| 2 | Ground |
| 3 | P5V |
| 4 | P5V |
| 5 | P12V |
| 6 | P12V |
| 7 | P5V_STBY |
| 8 | P3V3 |

| Pin # | Signal Name |
|-------|---------------|
| 1 | P12V |
| 2 | Ground |
| 3 | Ground |
| 4 | P5V |
| 5 | SASS_PRSTNT_L |

| Pin # | Signal Name |
|-------|----------------|
| 6 | LED_SASS_ACT_L |
| 7 | P3V3 |

Table 35. Slimline Optical Drive Slot Connector (J6C1)

| Pin # | Signal Name | |
|-------|-------------|--|
| S1 | GND | |
| S2 | SATA_TXP | |
| S3 | SATA_TXN | |
| S4 | GND | |
| S5 | SATA_RXN | |
| S6 | SATA_RXP | |
| S7 | GND | |
| | KEY | |
| P1 | N/C | |
| P2 | P5V | |
| P3 | P5V | |
| P4 | N/C | |
| P5 | GND | |
| P6 | GND | |

Table 36. I²C Connector (J2M2) (located on the back side of the backplane)

| Pin # | Signal Description |
|-------|--------------------|
| 1 | SMB_VSC_I2C_DAT0 |
| 2 | GROUND |
| 3 | SMB_VSC_I2C_CLK0 |
| 4 | TP_I2C_CONN_P4 |

| Pin # | Signal Name | Pin # | Signal Name |
|-------|----------------------|-------|---------------------|
| A1 | SGPIO_DATA0 | B1 | SGPIO_CLOCK |
| A2 | SGPIO_DATA1 | B2 | Ground |
| A3 | Ground | B3 | SAS6_RX_DN |
| A4 | Ground | B4 | SAS6_RX_DP |
| A5 | SAS7_RX_DN | B5 | Ground |
| A6 | SAS7_RX_DP | B6 | Ground |
| A7 | Ground | B7 | SAS6_TX_DN |
| A8 | Ground | B8 | SAS6_TX_DP |
| A9 | SAS7_TX_DP | B9 | Ground |
| A10 | SAS7_TX_DN | B10 | Ground |
| A11 | Ground | B11 | SGPIO_LOAD |
| A12 | SMB_PB1_5VSB_DAT | B12 | SMB_IPMB_5VSB_DAT |
| A13 | SMB_PB1_5VSB_CLK | B13 | SMB_IPMB_5VSB_CLK |
| A14 | USB_OC1_N | B14 | Ground |
| A15 | Ground | B15 | USB_P2P |
| A16 | Ground | B16 | USB_P2N |
| A17 | USB_P1P | B17 | Ground |
| A18 | USB_P1N | B18 | Ground |
| A19 | Ground | B19 | USB_OC2_N |
| A20 | LED_NIC1_ACT_L | B20 | LED_HDD_ACT_R_L |
| A21 | LED_NIC1_LINK_R_L | B21 | PV_HDD_LED_3V_A |
| A22 | FP_THERM_SENSOR | B22 | FP_ID_SW_L |
| A23 | LED_NIC2_LINK_R_L | B23 | RST_FP_BTN_L |
| A24 | LED_NIC2_ACT_L | B24 | FP_PWR_BTN_L |
| A25 | Ground | B25 | FP_NMI_BTN_L |
| A26 | V_IO_BLUE_CONN_FP | B26 | FP_PWR_LED_5VSB |
| A27 | V_IO_GREEN_CONN_FP | B27 | LED_FP_PWR_R_L |
| A28 | V_IO_RED_CONN_FP | B28 | LED_FP_ID_R_L |
| A29 | Ground | B29 | Ground |
| A30 | V_IO_HSYNC_BUFF_FP_L | B30 | LED_FP_SYS_FLT1_R_L |
| A31 | V_IO_VSYNC_BUFF_FP_L | B31 | LED_FP_SYS_FLT2_R_L |
| A32 | Ground | B32 | FP_FLT_LED_5VSB |

Table 37. PCI Express* X4 Slot Connector from Midplane (J4N1)

| Pin # | Signal Name | Pin # | Signal Name |
|-------|--------------|--------------|-----------------|
| A1 | RST_PWRGD_PS | B1 | Ground |
| A2 | Ground | B2 | SAS0_RX_DN |
| A3 | | | SAS0 RX DP |
| A4 | SAS1_RX_DN | B3 B4 | Ground |
| A5 | SAS1_RX_DP | B5 | Ground |
| A6 | Ground | B6 | SAS0_TX_DN |
| A7 | Ground | B7 | SAS0_TX_DP |
| A8 | SAS1_TX_DP | B8 | Ground |
| A9 | SAS1_TX_DN | B9 | Ground |
| A10 | Ground | B10 | USB_P3N |
| A11 | Ground | B11 | USB_P3P |
| A12 | | | Ground |
| A13 | | | SAS2_RX_DN |
| A14 | Ground | B14 | SAS2_RX_DP |
| A15 | SAS3_RX_DN | B15 | Ground |
| A16 | SAS3_RX_DP | B16 | Not Used |
| A17 | Ground | B17 | SMB_SAS_3V3_SDA |
| A18 | Ground | B18 Not Used | |
| A19 | Ground | B19 | SMB_SAS_3V3_SCL |
| A20 | SAS3_TX_DP | B20 | Not Used |
| A21 | SAS3_RT_DN | B21 | Ground |
| A22 | Ground | B22 | SAS2_TX_DP |
| A23 | Ground | B23 | SAS2_TX_DN |
| A24 | SAS5_RX_DN | B24 | Ground |
| A25 | SAS5_RX_DP | B25 | Ground |
| A26 | Ground | B26 | SAS4_RX_DN |
| A27 | Ground | B27 | SAS4_RX_DP |
| A28 | SAS5_TX_DP | B28 | Ground |
| A29 | SAS5_TX_DN | B29 | Ground |
| A30 | Ground | B30 | SAS4_TX_DP |
| A31 | Ground | B31 | SAS4_TX_DN |
| A32 | P5V_STBY | B32 | Ground |

Table 38. PCI Express* X4 Slot Connector from Midplane (J6N1)

| Pin # | Signal Name | Pin # | Signal Name |
|-------|--------------------|-------|-------------------|
| 1 | V_IO_RED_CONN_FP | 26 | Ground |
| 2 | V_IO_GREEN_CONN_FP | 27 | Ground |
| 3 | V_IO_BLUE_CONN_FP | 28 | Ground |
| 4 | V_IO_HSYNC_BUFF_FP | 29 | Ground |
| 5 | V_IO_VSYNC_BUFF_FP | 30 | Ground |
| 6 | N/C | 31 | FP_THERM_SENSOR |
| 7 | N/C | 32 | N/C |
| 8 | N/C | 33 | N/C |
| 9 | N/C | 34 | N/C |
| 10 | N/C | 35 | N/C |
| 11 | FP_NMI_BTN_N | 36 | Ground |
| 12 | LED_NIC1_ACT_N | 37 | LED_NIC1_LINK_N |
| 13 | KEY | 38 | N/C |
| 14 | FP_ID_BTN_N | 39 | SMB_SEN_3VSB_CLK |
| 15 | Ground | 40 | SMB_SEN_3VSB_DAT |
| 16 | RST_FP_BTN_N | 41 | LED_NIC2_ACT_N |
| 17 | N/C | 42 | LED_NIC2_LINK_N |
| 18 | FP_PWR_BTN_N | 43 | LED_FP_ID_N |
| 19 | SMB_IPMB_5VSB_CLK | 44 | Ground |
| 20 | SMB_IPMB_5VSB_DAT | 45 | LED_HDD_3V3_A |
| 21 | LED_FP_PWR_N | 46 | FP_FLT_LED_5VSB |
| 22 | FP_PWR_LED_5VSB | 47 | LED_FP_SYS_FLT2_N |
| 23 | RST_PWRGD_PS | 48 | LED_FP_SYS_FLT1_N |
| 24 | LED_HDD_ACT_N | 49 | P5V |
| 25 | P5V_STBY | 50 | P5V_STBY |

Table 39. Control Panel Connector (J2N1)

| Pin# | Signal Description |
|------|---------------------|
| SI | Ground |
| S2 | SAS#_TX_DP (# = 04) |
| S3 | SAS#_TX_DN (# = 04) |
| S4 | Ground |
| S5 | SAS#_RX_DN (# = 04) |
| S6 | SAS#_RX_DP (# = 04) |
| S7 | Ground |
| S8 | Not Used |
| S9 | Not Used |
| S10 | Not Used |
| S11 | Not Used |
| S12 | Not Used |
| S13 | Not Used |
| S14 | Not Used |
| P1 | Not Used |
| P2 | Not Used |
| P3 | Not Used |
| P4 | Ground |
| P5 | Ground |
| P6 | P3V3 |
| P7 | P5V |
| P8 | P5V |
| P9 | P5V |
| P10 | Ground |
| P11 | LED_SAS#_ACT_L (# = |
| P12 | 04) |
| | Ground |
| P13 | P12V |
| P14 | P12V |
| P15 | P12V |
| PTH0 | Ground |
| PTY1 | Ground |

Table 40. SAS/SATA Hard Drive Connector Pin-outs (J1B1, J2B1, J1B2, J2B2, J3B1, J4B1, J3B2,J4B2)

6. Peripheral and Hard Drive Subsystem

The system can be configured to support several different hard drive and peripheral configurations. The peripheral/hard drive subsystem consists of a drive bay supporting a slimline optical drive, hard drives, and a flex bay; a midplane; and a hot-swap backplane. This chapter describes the details for each subsystem component.




Figure 28. Flex bay for 3.5-inch Tape Drive or Two 2.5-inch HDDs (Front View)

6.1 Slimline Drive Bay

The system provides a slimline drive bay that is designed to support a single slimline SATA optical drive. For a list of supported drives, use the *Server Configurator Tool* available at http://serverconfigurator.intel.com/default.aspx.

The optical drive is mounted to a tool-less assembly latch that allows for easy installation and attachment to the system. Once it is inserted into the system, the assembly locks into place. It is not hot-swappable. For removal, the system must be powered down, the system top cover removed and the locking latch disengaged. For additional details, see the *Intel[®] Server System SR2600UR/SR2625UR Service Guide*.




Figure 29. Slimline Optical Drive Assembly for 2.5-inch drive System


The SATA Optical drive plugs directly into the backplane using industry standard 13-pin SATA connector. This SATA channel is routed from USB to SATA converter, located on the backplane. The optical drive is seen as a USB device in the system.

6.2 Hard Drive Bays

The system supports up to eight hot-swap 2.5-inch SAS or SATA hard disk drives. Hard drives are mounted to hot-swap drive trays for easy insertion to or extraction from the drive bay. Two additional fixed mount 2.5-inch drives are supported with an optional drive cage.

6.2.1 Hot-swap Drive Carriers

Each hard drive must be mounted to a hot-swap drive carrier, making insertion and extraction of the drive from the system very simple. Each drive carrier has its own dual-purpose latching mechanism, which is used to both insert/extract drives from the system and lock the carrier in place. Each drive tray supports a light pipe that provides a drive status indicator. The light pipe is located on the backplane and can be viewed from the front of the system.



| Α. | Hard Drive |
|----|----------------------|
| В. | Hard Drive Connector |
| C. | Mounting Screw |
| D. | Side Rail |
| E. | Drive Carrier |

Figure 30. 2.5-inch Hard Drive Tray Assembly

6.3 Optional Tape Drive or Additional Hard Drives Flex Bay

For system configurations that require either a Tape Drive or two additional fixed 2.5-inch drives, a multi-purpose drive bay is provided. By default, this drive bay is covered by one face plate. The bay is located next to the control panel.





Figure 31. Flex Bay

To configure two additional fixed 2.5-inch hard drives, a drive cage is installed in the default filler panel (Product Order Code – ASR2600FIXDRV). The kit includes one cage supporting two fixed 2.5-inch drives, four vibration isolators, power and SAS/SATA cables, and all required hardware.

Note: These 2.5-inch drives are not hot-swappable and must be cabled to either the server board or an add-in controller card.

To install a 3.5-inch tape drive, the filler panel is removed and the optional tape drive kit is installed (Product Order Codes – ASR2500SATAPE or ADRTAPEKIT). Both tape drive kits include tape drive mounting tray and necessary cables.

Note: To remove the tape drive tray from the system, a spring latch located inside the system on the back right side of the carrier must be released to allow the drive tray to slide free. Do not attempt to pull out the drive tray without first releasing the spring latch. Doing so may damage the plastic faceplate.



AF002784



6.4 Midplane Options


The midplane is the interconnection between the server board and both the hot-swap backplane and control panel. It is also used to determine which hard drive technology is to be supported. Two different midplane options are available for this platform: 1) a passive midplane capable of supporting SATA ports from the server board or SAS using ports from an add-in card; 2) an active SAS/SAS RAID midplane that contains an on-board SAS controller and requires

no cabling.

This section describes the hard drive interface support of each of the midplane boards.

6.4.1 Passive Midplane

The passive midplane is used as an interconnect, routing drive control signals from either the on-board SATA ports of the server board or SAS/SATA ports from an add-in card to the hot-swap backplane. The hard drive controller signals are cabled to the midplane, which then routes the signals to the hot-swap backplane through two edge connectors that plug directly into it.




| Α. | Power Connector | | Fan 4 Connector |
|----|------------------------|----|---------------------|
| В. | Fan 6 Connector | G. | Fan 3 Connector |
| C. | Fan 5 Connector | H. | Fan 1 Connector |
| D. | SAS/SATA Connectors | ١. | Fan 2 Connector |
| E. | Bridge Board Connector | J. | Backplane Connector |

Figure 33. Passive Midplane Board

6.4.2 Active Midplane with SAS/SAS RAID Support

The active midplane is used to provide SAS/SAS RAID support. It has an integrated LSI LSISAS1078 3 Gb/s RAID On-a-Chip (ROC) device. It provides support for up to eight SAS drives in this system. By default, this midplane option provides software RAID levels 0, 1, and 10 and utilizes Intel[®] IT/IR RAID. With the installation of optional RAID enablement devices, the midplane can support hardware RAID levels 0, 1, 5, 6, 10, 50 and 60. The midplane attaches to the hot-swap backplane by two card edge connectors, which eliminates the need for any hard drive cables. The following sub-sections describe the board-level SAS/SAS RAID functionality.



| Α. | RAID Battery Backup Unit Connector | G. | Fan 4 Connector |
|----|---------------------------------------|----|----------------------------------|
| В. | Power Connector | | Fan 3 Connector |
| C. | Mini-DIMM Connector | Ι. | Fan 1 Connector |
| D. | Fan 6 Connector | J. | Fan 2 Connector |
| E. | Fan 5 Connector | K. | RAID Activation Key Connector |
| F. | Bridge Board Connector | L. | Backplane Connector |

Figure 34. Active Midplane with SAS/SAS RAID Support

6.4.2.1 Architectural Overview




Figure 35. Architecture Overview

6.4.2.2 x4 PCI Express* Card Edge Interfaces

Two x4 PCI Express* card edges are used to connect the active midplane to the hot-swap backplane. The use of card edge connectors to the backplane eliminates all hard drive cabling.

6.4.2.3 LSI LSISAS1078 ROC

The LSI LSISAS1078 ROC supports transfer rates of up to 3 GB/s on each SAS port. It integrates a high-speed DDR/DDR2 SDRAM interface for Hardware RAID cache. It utilizes a PCI Express* interface to provide transmission and reception rates of up to 10 GB/s over a x4 link from ICH10R through the bridge board.

6.4.2.4 Optional Hardware RAID Support

The active midplane supports options to provide full hardware RAID support. Options required to enable hardware RAID support include an $Intel^{\ensuremath{\mathbb{R}}}$ RAID Activation Key (Product Order Code – AXXRAKSAS2) and installation of a Mini-DIMM for $Intel^{\ensuremath{\mathbb{R}}}$ RAID Cache support. To protect from data loss during an unexpected power loss event, an $Intel^{\ensuremath{\mathbb{R}}}$ RAID Smart Battery Backup module (AXXRSBBU3) is also supported. Hardware RAID levels supported include 0, 1, 5, 6, 10, 50, and 60.

6.4.2.4.1 Intel[®] RAID Activation Key

The Intel[®] RAID Activation Key enables the full intelligent SAS Hardware RAID solution. The activation key plugs directly into a connector (J1A10) on the midplane board. With no RAID activation key installed, only SAS Software RAID levels 0, 1, and 10 are supported.

6.4.2.4.2 Intel[®] RAID Cache support

To further enable support for hardware RAID, the active midplane provides a 244-pin mini-DIMM connector (J8C1), supporting a single registered ECC non-parity DDR2-400 MHz Mini-DIMM to provide Intel[®] RAID cache. Supported mini-DIMM capacities range from 128 MB to 1 GB.

Note: For a list of Intel[®] validated mini-DIMMs, use the *Server Configurator Tool* available at http://serverconfigurator.intel.com/default.aspx.

6.4.2.4.3 Intel[®] RAID Smart Battery Backup Module

With an Intel[®] RAID Smart Battery Backup module installed, data loss is prevented when data is still present in the RAID Cache Module and power is unexpectedly lost. Depending on the cache module capacity used, the battery backup unit can provide 48 to 72 hours of battery backup power to allow data stored in the RAID cache to be processed. A 2x10 connector (J9A2) is used to attach the battery backup unit to the midplane. For details, see Table 31.

6.5 Hot-swap SAS/SATA Backplane

The SR2625 system supports its own multifunctional SAS/SATA backplane with the following features:

- Vitesse VSC410 enclosure management controller
 - External non-volatile Flash ROM
 - Four I²C interfaces
 - Compliance with SCSI Accessed Fault Tolerant Enclosures (SAF-TE) specification
 - o Compliance with Intelligent Platform Management Interface (IPMI)
- Eight 2.5-inch compatible hot-swap hard drive connectors
- Power for an optional tape drive or two additional 2.5-inch SAS/SATA hard drives
- Hard Drive Status and Fault LEDs for each hard drive connector
- Card edge connectors for most interconnects, including:
 - o Midplane
 - o Control Panel
 - Slimline SATA Optical Drive
- Temperature Sensor
- FRU EEPROM
- One 2x4-pin Power Connector

6.5.1 SAS/SATA Backplane Layout

The hot-swap backplane installs on the back side of the hot-swap drive bay inside the system. Alignment features on the system and backplane assembly make for easy tool-less installation. For instructions on installing and removing the backplane, see the *Intel[®] Server System SR2600UR/SR2625UR Service Guide*. The following diagram shows the layout of components and connectors found on the board.




Figure 36. Hot-swap SAS/SATA Backplane (Front Side View)




Figure 37. Hot-swap SAS/SATA Backplane (Back Side View)

Note: To prevent the backplane from flexing when installing or removing hard drives from the drive bay, make sure the midplane is securely fastened and the system top cover is in place.

Make sure all system boards, peripherals, and cables are detached from the backplane before removing the backplane from the system. Failure to detach components from the backplane before removal may result in component damage.

6.5.2 SAS/SATA Backplane Functional Architecture

The following figure shows the functional blocks of the SAS/SATA backplane.




Figure 38. SAS/SATA Backplane Functional Block Diagram

6.5.2.1 Enclosure Management Controller

The backplane utilizes the features of the Vitesse VSC410 to implement several enclosure management functions. The chip provides in-band SAF-TE and SES management, and utilizes the following four I²C interfaces:

- 1. I^2C bus 0 is connected to an EEPROM, which stores configuration and FRU data.
- 2. I²C bus 1 is connected to an LM75 temperature sensor.
- 3. I^2C bus 2 is connected to an IPMB bus from the server board.
- 4. I^2C bus 3 is connected to an active midplane SAS controller.

6.5.2.2 Hard Drive Activity and Fault LEDs

The backplanes support an activity/fault LED for each of the hard drive connectors. The LED illuminates green for activity or amber for a drive fault. The green activity LED is driven by the SAS/SATA hard disk drive directly. The amber fault LED is driven by the VSC410 management controller whenever a fault condition is detected. When the drive is used in a RAID configuration, the RAID controller has control over the fault LED and it may exhibit different behavior.

| Status LED | Definition |
|------------|--------------|
| Green | HDD Activity |
| Amber | HDD Fail |

Table 41. Hard Drive LED Function Definitions

The activity LED functionality is controlled directly by the hard drives. This causes the LED to function differently between SAS and SATA drives. The expected operation is outlined in the following table.

Table 42. Hard Drive Activity LED Functionality

| Condition | Drive Type | Behavior | |
|------------------------------------|------------|--|--|
| Power on with no drive activity | SAS | Ready LED stays on | |
| | SATA | Ready LED stays off | |
| Power on with drive activity | SAS | Ready LED blinks off when processing a command | |
| | SATA | Ready LED blinks on when processing a command | |
| Power on and drive spun down | SAS | Ready LED stays off | |
| | SATA | Ready LED stays off | |
| Power on and drive spinning up SAS | | Ready LED blinks | |
| | SATA | Ready LED stays off | |

6.5.2.3 Optional Two 2.5-inch Hard Drives

The SR2625 is capable of supporting two additional 2.5-inch non-hot-swap SAS/SATA hard drives with the addition of an optionally installed drive cage and cables. The 2.5-inch fixed drive assembly is installed in the default filler panel and consists of a hard drive cage, all required mounting hardware, and all required cabling.

6.6 Enclosure Management Cabling for Passive Midplane

When using a rack-optimized system with a passive backplane or midplane and an add-in RAID card, you must install an additional 3-pin cable between the RAID card and the backplane or midplane to enable fault LED control. The cable is included with your integrated system or the backplane or midplane kit.

In Intel[®] Server System SR2625URBRP, the 3-pin white HBA CONN connector on the passive midplane should be used.

IMPORTANT: No cable is required for fault LED control when using the on-board SAS or SATA RAID controller. No cable is required for fault LED control when using an active backplane or midplane. In these configurations, connecting a 3-pin I²C cable to the backplane or midplane may cause unexpected system behavior.

7. Standard Control Panel

The standard control panel supports several push buttons, status LEDs, USB and video ports to centralize system control, monitoring, and accessibility within a common compact design.

The control panel assembly comes pre-assembled and is modular in design. The control panel assembly module slides into a slot on the front of the system and is then cabled to the backplane using a 50-pin flap cable for signaling, and 10-pin flap cable for USB functions. It is not hot-swappable.

Control panels from previous server generations, including SR2600 and SR1625 systems, are not compatible with the SR2625 system.





Figure 39. Standard Control Panel Assembly Module

7.1 Control Panel Buttons

The standard control panel assembly houses several system control buttons. The function of each control button is listed in the following table.





| Reference | Feature | Function |
|-----------|-----------------|--|
| A | Power/Sleep | Toggles the system power on/off. This button also functions as a Sleep |
| | Button | Button if enabled by an ACPI-compliant operating system. |
| В | ID Button | Toggles the front panel ID LED and the server board ID LED on/off. The server board ID LED is visible through the rear of the system and allows for server identification and location when working behind a rack of servers. |
| С | Reset Button | Reboots and initializes the system. |
| D | NMI Button | When the NMI button is pressed with a paper clip or pin, it puts the server in a halt state for diagnostic purposes and allows the issuance of a non-maskable interrupt. After issuing the interrupt, a memory download can be performed to determine the cause of the problem. |

7.2 Control Panel LED Indicators

The control panel houses six LEDs to display the system's operating state. The LEDs are visible with or without the front bezel.




Figure 41. Control Panel LEDs

The following table identifies each LED and describes its functionality.

| LED | LED Color | | Description |
|-------------------------------------|-----------|----------------------|--|
| NIC1/NIC2 | Green | On | NIC Link |
| Activity | Green | Blink | NIC Activity |
| D (0) | Green | On | Legacy power-on/ACPI S0 state |
| Power/Sleep (on standby power) | Gleen | Blink ^{1,4} | Sleep/ACPI S1 state |
| (on orandoy power) | Off | Off | Power-off/ACPI S4 or S5 state |
| | Green | On | Running/normal operation |
| | | Blink ^{1,2} | Degraded |
| System Status (on standby power) | Amber | On | Critical or non-recoverable condition. |
| (on etando) periory | | Blink ^{1,2} | Non-critical condition. |
| | Off | Off | POST/System Stop |
| Disk Activity | Green | Random blink | Provides an indicator for disk activity. |
| Disk Activity | Off | Off ³ | No hard disk activity |
| System | Blue | On | Identify active via command or button. |
| Identification | Off | Off | No Identification. |

Table 44. Control Panel LED Functions

Notes:

- 1. Blink rate is ~1 Hz at 50% duty cycle.
- 2. The amber status takes precedence over the green status. When the amber LED is on or blinking, the green LED is off.
- 3. Off when the system is powered off (S4/S5) or in a sleep state (S1).
- 4. The power LED sleep indication is maintained on standby by the chipset. If the system is powered down without going through the BIOS, the LED state that is in effect at the time of power-off is restored when the system is powered on until the BIOS clears it. If the system is not powered down normally, it is possible that the Power LED is blinking while the system status LED is off. This is due to a failure or configuration change that prevents the BIOS from running.

The current limiting resistors for the power LED, the system fault LED, and the NIC LEDs are located on the server board.

7.2.1 Power/Sleep LED

Table 45. SSI Power LED Operation

| State | Power Mode | LED | Description | |
|-----------|------------|-------------------------|--|--|
| Power-off | Non-ACPI | Off | System power is off, and the BIOS has not initialized the chipset. | |
| Power-on | Non-ACPI | On | System power is on, but the BIOS has not yet initialized the chipset. | |
| S5 | ACPI | Off | Mechanical is off, and the operating system has not saved any context to the hard disk. | |
| S4 | ACPI | Off | Mechanical is off. The operating system has saved context to the hard disk. | |
| S3-S1 | ACPI | Slow blink ¹ | DC power is still on. The operating system has saved context and gone into a level of low-power state. | |
| S0 | ACPI | Steady on | System and the operating system are up and running. | |

Note: Blink rate is ~ 1Hz at 50% duty cycle.

7.2.2 System Status LED

| Color | State | Criticality | Description | |
|-------|----------|-------------|--|--|
| Off | N/A | Not ready | AC power off | |
| Green | Solid on | Ok | System booted and ready | |
| Green | Blink | Degraded | System degraded | |
| | | | Including, but not limited to: | |
| | | | Unable to use all of the installed memory (more than one DIMM installed). | |
| | | | Correctable errors over a threshold of 10 and migrating to a spare DIMM (memory sparing). This indicates that the user no longer has spare DIMMs specifying a redundancy lost condition. The corresponding DIMM LED should light up. | |
| | | | In a mirrored configuration, when memory mirroring takes place and system loses memory redundancy. This is not covered by the second bullet above. | |
| | | | Redundancy loss such as power supply or fan. This does not apply to non-redundant subsystems. | |
| | | | PCI Express* link errors. | |
| | | | CPU failure/disabled – if there are two processors and one of them fails. | |
| | | | Fan alarm – Fan failure. Number of operational fans should be more than the minimum number needed to cool the system. | |
| | | | Non-critical threshold crossed – temperature and voltage. | |

Table 46. Control Panel LED Operation

| Color | State | Criticality | Description | |
|-------|----------|----------------|--|--|
| Amber | Blink | Non-critical | Non-fatal alarm – system is likely to fail. | |
| | | | Including, but not limited to: | |
| | | | Critical voltage threshold crossed. | |
| | | | VRD hot asserted. | |
| | | | Minimum number of fans to cool the system are not present or have failed. | |
| | | | In non-sparing and non-mirroring mode if the threshold of ten correctable errors is crossed within the window. | |
| Amber | Solid on | Critical, non- | Fatal alarm – system has failed or shut down. | |
| | | recoverable | Including, but not limited to: | |
| | | | DIMM failure when there is one DIMM present and no good memory is present. | |
| | | | Run-time memory uncorrectable error in non-redundant mode | |
| | | | IERR signal asserted. | |
| | | | Processor 1 missing. | |
| | | | Temperature (e.g. CPU ThermTrip, memory TempHi, critical threshold crossed) | |
| | | | No power good – power fault. | |
| | | | Processor configuration error (e.g. processor stepping mismatch). | |

7.2.3 Drive Activity LED

The drive activity LED on the front panel indicates drive activity from the on-board hard disk controllers. The Intel[®] Server Board S5520UR also provides a header giving access to this LED for add-in controllers.

7.2.4 System Identification LED

The blue system identification LED is used to help identify a system for servicing. This is especially useful when the system is installed in a high-density rack or cabinet that is populated with several similar systems.

The blue system ID LED can be illuminated using one of the following mechanisms:

- By pressing the system ID button on the system control panel, the ID LED displays a solid blue color until the button is pressed again.
- By issuing the appropriate hex IPMI system identify value, the ID LED either blinks blue for 15 seconds and turns off or blinks indefinitely until the appropriate hex IPMI system identify value is issued to turn it off.

Control Panel Connectors 7.3

The control panel has two external I/O connectors:

- One USB port
- One VGA video port

The following tables provide the pin-outs for each connector.

| Pin # | Description | | |
|-------|--------------|--|--|
| 1 | PWR_FP_USB2 | | |
| 2 | USB_DN2_FP_R | | |
| 3 | USB_DP2_FP_R | | |
| 4 | GND | | |
| 5 | GND | | |
| 6 | GND | | |
| 7 | GND | | |

Table 47. External USB Connectors (J2D1)

| Description | Pin # | Pin # | Description |
|-------------|-------|-------|-------------|
| VGA_RED | 1 | 9 | GND |
| VGA_GREEN | 2 | 10 | GND |
| VGA_BLUE | 3 | 11 | Unused |
| Unused | 4 | 12 | VGA_DDCDAT |
| GND | 5 | 13 | VGA_HSYNC_L |
| GND | 6 | 14 | VGA_VSYNC_L |
| VGA_INUSE_L | 7 | 15 | VGA_DDCCLK |
| GND | 8 | 16 | GND |
| | | 17 | GND |

Table 48. Video Connector (J1D1)

If a monitor is connected to the control panel video connector, the rear video port on the server board is disabled and the control panel video is enabled. The video source is the same for both connectors and is switched between the two, with the rear video having priority over the control panel. This provides easy front access to the server.

7.4 Internal Control Panel Interconnect

All control panel signals are routed through two cables, as described above. Both cables need to be plugged into the backplane after inserting the front panel.




Figure 42. Standard Control Panel PCB

The following table defines the pin-out for the 50-pin connector.

| Pin # | Signal Name | Pin # | Signal Name |
|-------|--------------------|-------|-------------------|
| 1 | V_IO_RED_CONN_FP | 26 | Ground |
| 2 | V_IO_GREEN_CONN_FP | 27 | Ground |
| 3 | V_IO_BLUE_CONN_FP | 28 | Ground |
| 4 | V_IO_HSYNC_BUFF_FP | 29 | Ground |
| 5 | V_IO_VSYNC_BUFF_FP | 30 | Ground |
| 6 | N/C | 31 | FP_THERM_SENSOR |
| 7 | N/C | 32 | N/C |
| 8 | N/C | 33 | N/C |
| 9 | N/C | 34 | N/C |
| 10 | N/C | 35 | N/C |
| 11 | FP_NMI_BTN_N | 36 | Ground |
| 12 | LED_NIC1_ACT_N | 37 | LED_NIC1_LINK_N |
| 13 | KEY | 38 | N/C |
| 14 | FP_ID_BTN_N | 39 | SMB_SEN_3VSB_CLK |
| 15 | Ground | 40 | SMB_SEN_3VSB_DAT |
| 16 | RST_FP_BTN_N | 41 | LED_NIC2_ACT_N |
| 17 | N/C | 42 | LED_NIC2_LINK_N |
| 18 | FP_PWR_BTN_N | 43 | LED_FP_ID_N |
| 19 | SMB_IPMB_5VSB_CLK | 44 | Ground |
| 20 | SMB_IPMB_5VSB_DAT | 45 | LED_HDD_3V3_A |
| 21 | LED_FP_PWR_N | 46 | FP_FLT_LED_5VSB |
| 22 | FP_PWR_LED_5VSB | 47 | LED_FP_SYS_FLT2_N |
| 23 | RST_PWRGD_PS | 48 | LED_FP_SYS_FLT1_N |
| 24 | LED_HDD_ACT_N | 49 | P5V |
| 25 | P5V_STBY | 50 | P5V_STBY |

Table 49. 50-pin Control Panel Connector (J2B1)

8. Intel[®] Local Control Panel

The Intel[®] Local Control Panel utilizes a combination of control buttons, LEDs, and LCD display to provide system accessibility, monitoring, and control functions. The pre-assembled module slides into a slot on the front of the system, and connects with cables to matching connectors on the backplane. The Intel[®] Local Control Panel module is designed so that it can be adjusted for use with or without an outer front bezel.





Figure 43. Intel[®] Local Control Panel Assembly Module

The following diagram provides an overview of the control panel features.



| Α. | USB 1.1 Port | ١. | System Power Button |
|----|---|----|-------------------------|
| В. | LCD Display | J. | System Status LED |
| C. | LCD Menu Control Button – Up | K. | NIC 2 Activity LED |
| D. | LCD Menu Control Button – Down | L. | NIC 1 Activity LED |
| E. | LCD Menu Control Button – Previous Option | М. | Hard Drive Activity LED |
| F. | LCD Menu Control Button – Enter | N. | System Reset Button |
| G. | ID LED | 0. | USB 1.1 Port |
| Н. | Power LED | | |

Figure 44. Intel[®] Local Control Panel Overview

8.1 LED Functionality

The following table identifies each LED and describes its functionality.

| LED | Color | State | Description |
|-------------------------------------|-------|----------------------|--|
| NIC1/NIC2 | Green | On | NIC Link |
| Activity | Green | Blink | NIC Activity |
| Davida n/Ola a n | Green | On | Legacy power-on/ACPI S0 state |
| Power/Sleep (on standby power) | | Blink ^{1,4} | Sleep/ACPI S1 state |
| (on etandoy perior) | Off | Off | Power-off/ACPI S4 or S5 state |
| | Green | On | Running/normal operation |
| Ourstans Otatus | | Blink ^{1,2} | Degraded |
| System Status (on standby power) | Amber | On | Critical or non-recoverable condition. |
| | | Blink ^{1,2} | Non-critical condition. |
| | Off | Off | POST/system stop. |
| Disk Activity | Green | Random blink | Provides an indicator for disk activity. |
| DISK ACTIVILY | Off | Off ³ | No hard disk activity |
| System | Blue | On | Identify active via command or button. |
| Identification | Off | Off | No Identification. |

| Table 50 | Control | Panel LED | Functions |
|----------|---------|-----------|-----------|
|----------|---------|-----------|-----------|

Notes:

- 1. Blink rate is ~1 Hz at 50% duty cycle.
- 2. The amber status takes precedence over the green status. When the amber LED is on or blinking, the green LED is off.
- 3. Off when the system is powered off (S4/S5) or in a sleep state (S1).
- 4. The power LED sleep indication is maintained on standby by the chipset. If the system is powered down without going through the BIOS, the LED state that is in effect at the time of power-off is restored when the system is powered on until the BIOS clears it. If the system is not powered down normally, it is possible that the Power LED is blinking while the system status LED is off. This is due to a failure or configuration change that prevents the BIOS from running.

The current limiting resistors for the power LED, the system fault LED, and the NIC LEDs are located on the Intel[®] Server Board S5520UR.

8.1.1 Power/Sleep LED

Table 51. SSI Power LED Operation

| State | Power Mode | LED | Description |
|-----------|------------|-------------------------|--|
| Power-off | Non-ACPI | Off | System power is off, and the BIOS has not initialized the chipset. |
| Power-on | Non-ACPI | On | System power is on, but the BIOS has not yet initialized the chipset. |
| S5 | ACPI | Off | Mechanical is off, and the operating system has not saved any context to the hard disk. |
| S4 | ACPI | Off | Mechanical is off, and the operating system has saved context to the hard disk. |
| S3-S1 | ACPI | Slow blink ¹ | DC power is still on, and the operating system has saved context and gone into a level of low-power state. |
| S0 | ACPI | Steady on | System and the operating system are up and running. |

Note: Blink rate is ~ 1Hz at 50% duty cycle.

8.1.2 System Status LED

| Color | State | Criticality | Description |
|-------|-------------------|----------------|---|
| Off | Not applicable | Not ready | AC power off |
| Green | Solid on | Ok | System booted and ready |
| Green | Blink | Degraded | System degraded Including, but not limited to: Unable to use all of the installed memory (more than one DIMM installed). Correctable errors over a threshold of 10 and migrating to a spare DIMM (memory sparing). This indicates that the user no longer has spare DIMMs indicating a redundancy lost condition. Corresponding DIMM LED should light up. In a mirrored configuration, when memory mirroring takes place and system loses memory redundancy. This is not covered by the second bullet above. Redundancy loss such as power supply or fan. This does not apply to non-redundant subsystems. PCI Express* link errors. CPU failure/disabled – if there are two processors and one of them fails. Fan alarm – Fan failure. Number of operational fans should be more than the minimum number needed to cool the system. Non-critical threshold crossed – temperature and voltage. |
| Amber | Blink | Non-critical | Non-fatal alarm – system is likely to fail Including, but not limited to: Critical voltage threshold crossed. VRD hot asserted. Minimum number of fans necessary to cool the system are not present or have failed. In non-sparing and non-mirroring mode, if the threshold of ten correctable errors is crossed within the window. |
| Amber | Solid on | Critical, non- | Fatal alarm – System has failed or shut down. |

Table 52. Control Panel LED Operation

| Color | State | Criticality | Description |
|-------|-------|-------------|--|
| | | recoverable | Including, but not limited to: DIMM failure when there is one DIMM present, no good memory present. |
| | | | Run-time memory uncorrectable error in non-redundant mode IERR signal asserted. |
| | | | Processor 1 missing. |
| | | | Temperature (e.g. CPU ThermTrip, memory TempHi, critical threshold crossed). |
| | | | No power good – power fault. |
| | | | Processor configuration error (e.g. processor stepping mismatch). |

8.1.3 Drive Activity LED

The drive activity LED on the front panel indicates drive activity from the on-board hard disk controllers. The Intel[®] Server Board S5520UR also provides a header giving access to this LED for add-in controllers.

8.1.4 System Identification LED

The blue system identification LED is used to help identify a system for servicing. This is especially useful when the system is installed in a high-density rack or cabinet that is populated with several similar systems.

The blue system ID LED can be illuminated using one of the following mechanisms:

- By pressing the system ID button on the system control panel, the ID LED displays a solid blue color until the button is pressed again.
- By issuing the appropriate hex IPMI system identify value, the ID LED either blinks blue for 15 seconds and turns off or blinks indefinitely until the appropriate hex IPMI system identify value is issued to turn it off.

8.2 Intel[•] Local Control Panel Interconnects

The Intel[®] Local Control Panel module is cabled to matching connectors on the backplane. When the pre-assembled control panel module is installed into the system, cables should be manually connected. This section defines the pin-out for each connector and header found on the control panel interface board.

- Signals from the backplane are routed to the control panel interface board through matching 50-pin connectors on the backplane and control panel interface board. The 50pin connectors are attached using a small 50-pin flat cable.
- USB signals from the backplane connector are routed to the control panel interface board through matching 10-pin connectors on the backplane and control panel interface board. The 10-pin connectors are attached using a small 10-pin round cable.
- A 4-pin IPMI header (not used).
- A 4-pin NMI/Temp Sensor header.

The following tables provide the pin-outs for each connector.

| Pin # | Signal Name | Pin # | Signal Name |
|-------|--------------------|-------|-------------------|
| 1 | V_IO_RED_CONN_FP | 26 | Ground |
| 2 | V_IO_GREEN_CONN_FP | 27 | Ground |
| 3 | V_IO_BLUE_CONN_FP | 28 | Ground |
| 4 | V_IO_HSYNC_BUFF_FP | 29 | Ground |
| 5 | V_IO_VSYNC_BUFF_FP | 30 | Ground |
| 6 | N/C | 31 | FP_THERM_SENSOR |
| 7 | N/C | 32 | N/C |
| 8 | N/C | 33 | N/C |
| 9 | N/C | 34 | N/C |
| 10 | N/C | 35 | N/C |
| 11 | FP_NMI_BTN_N | 36 | Ground |
| 12 | LED_NIC1_ACT_N | 37 | LED_NIC1_LINK_N |
| 13 | KEY | 38 | N/C |
| 14 | FP_ID_BTN_N | 39 | SMB_SEN_3VSB_CLK |
| 15 | Ground | 40 | SMB_SEN_3VSB_DAT |
| 16 | RST_FP_BTN_N | 41 | LED_NIC2_ACT_N |
| 17 | N/C | 42 | LED_NIC2_LINK_N |
| 18 | FP_PWR_BTN_N | 43 | LED_FP_ID_N |
| 19 | SMB_IPMB_5VSB_CLK | 44 | Ground |
| 20 | SMB_IPMB_5VSB_DAT | 45 | LED_HDD_3V3_A |
| 21 | LED_FP_PWR_N | 46 | FP_FLT_LED_5VSB |
| 22 | FP_PWR_LED_5VSB | 47 | LED_FP_SYS_FLT2_N |
| 23 | RST_PWRGD_PS | 48 | LED_FP_SYS_FLT1_N |
| 24 | LED_HDD_ACT_N | 49 | P5V |
| 25 | P5V_STBY | 50 | P5V_STBY |


Table 53. 50-pin Control Panel Connector

Table 54. Internal USB Header

| Pin # | Description |
|-------|-------------|
| 1 | PWR_FP_USB2 |
| 2 | PWR_FP_USB3 |
| 3 | USB_DP2_FP |
| 4 | USB_DN2_FP |
| 5 | USB_DP3_FP |
| 6 | USB_DN3_FP |
| 7 | GND |
| 8 | GND |
| 9 | TP_USB0_P9 |
| 10 | TP_USB0_P10 |

9. PCI Riser Cards and Assembly

The system supports different riser card options depending on the add-in card configuration desired. The riser assembly for the system is tool-less. Standoffs on the bracket allow the riser card to slide onto the assembly where a latching mechanism secures the riser in place. Holding down the latch releases the riser for easy removal.





When re-inserting the riser assembly into the system, tabs on the back of the assembly should be aligned with slots on the back edge of the system. The tabs fit into the slots securing the riser assembly to the system when the top cover is in place. For additional information, see the *Intel*[®] *Server System SR2600UR/SR2625UR Service Guide*.




Figure 46. 2U PCI Express* Passive Riser

9.1 Riser Card Options


The Intel[®] Server Board S5520UR has one riser slot capable of supporting riser cards for both 1U and 2U system configurations. The riser slot (J4E1) implements Intel[®] Adaptive Slot Technology. This 280-pin connector is capable of supporting riser cards that meet either the PCI-X or PCI Express* technology specifications. Some risers can support both full-height and low-profile add-in cards by using a 'butterfly' configuration.

The following table identifies the card configurations and the connector types used.

| Riser Card Option | Slot Configuration |
|--|---|
| 2U PCI Express* Passive Riser | Three full-height PCI Express* connectors |
| (Product Order Code – ASR26XXFHR) | |
| 2U Butterfly PCI Express*/PCI-X Active | Two full-height PCI-X 133 connectors |
| Riser | One full-height PCI Express* connector |
| (Product Order Code – ASR26XXFHXR) | Two low-profile PCI Express* connectors |
| 2U Butterfly PCI Express* Active Riser | Three full-height PCI Express* connectors |
| (Product Order Code – ASR26XXFHLPR) | Two low-profile PCI Express* connectors |


Table 55. Riser Card Options

Note: All PCI Express* add-in cards run at x8 speeds independent of population. The PCI Express* x16 connectors utilize a x8 electrical connection.



9.2 PCI Riser Card Mechanical Drawings

Figure 47. 2U PCI Express* Passive Riser – Primary Side








Figure 49. 2U Butterfly PCI-X/PCI Express* Active Riser – Primary Side




Figure 50. 2U Butterfly PCI-X/PCI Express* Active Riser – Secondary Side




Figure 51. 2U Butterfly PCI Express* Active Riser – Primary Side




Figure 52. 2U Butterfly PCI Express* Active Riser – Secondary Side

10. Environmental Specifications

10.1 System Level Environmental Limits

The following table defines the system level operating and non-operating environmental limits.

| Parameter | Limits |
|------------------------|---|
| Operating Temperature | +10°C to +35°C with the maximum rate of change not to exceed 10°C per hour |
| Non-Operating | -40°C to +70°C |
| Temperature | |
| Non-Operating Humidity | 90%, non-condensing at 35°C |
| Acoustic noise | Sound power: 7.0 BA in an idle state at typical office ambient temperature. (23 |
| | +/- 2 degrees C) |
| Shock, operating | Half sine, 2 g peak, 11 milliseconds |
| Shock, unpackaged | Trapezoidal, 25 g, velocity change 136 inches/second (≧40 lbs to < 80 lbs) |
| Shock, packaged | Non-palletized free fall in height 24 inches (\geq 40 lbs to < 80 lbs) |
| Vibration, unpackaged | 5 Hz to 500 Hz, 2.20 g RMS random |
| Shock, operating | Half sine, 2 g peak, 11 milliseconds |
| ESD | +/-15 KV except I/O port +/- 8 KV per Intel [®] Environmental test specification |
| System Cooling | 2550 BTU/hour |
| Requirement in BTU/Hr | |

10.2 Serviceability and Availability

The system is designed to be serviced by qualified technical personnel only.

The desired Mean Time To Repair (MTTR) of the system is 30 minutes, including diagnosis of the system problem. To meet this goal, the system enclosure and hardware have been designed to minimize the MTTR.

The following table defines the maximum time needed by a trained field service technician to perform the listed system maintenance procedures, after diagnosing the system and identifying the failed component.

| Activity | Time Estimate |
|---|---------------|
| Remove cover | 1 min |
| Remove and replace hard disk drive | 2 min |
| Remove and replace power supply module | 1 min |
| Remove and replace system fan | 2 min |
| Remove and replace backplane board | 6 min |
| Remove and replace control panel module | 1 min |
| Remove and replace server board | 8 min |

| Table 57. Time | Estimate for | System | Maintenance | Procedures |
|----------------|--------------|--------|-------------|------------|
| | | •,••• | manneonanoo | |

10.3 Replacing the Backup Battery

The lithium battery on the server board powers the real time clock (RTC) for up to 10 years in the absence of power. When the battery starts to weaken, it loses voltage, and the server settings stored in CMOS RAM in the RTC (e.g., the date and time) may be wrong. Contact your customer service representative or dealer for a list of approved devices.

A WARNING

Danger of explosion if battery is incorrectly replaced. Replace only with the same or equivalent type recommended by the equipment manufacturer. Discard used batteries according to manufacturer's instructions.



ADVARSEL!

Lithiumbatteri - Eksplosionsfare ved fejlagtig håndtering. Udskiftning må kun ske med batteri af samme fabrikat og type. Levér det brugte batteri tilbage til leverandøren.

ADVARSEL

Lithiumbatteri - Eksplosjonsfare. Ved utskifting benyttes kun batteri som anbefalt av apparatfabrikanten. Brukt batteri returneres apparatleverandøren.

VARNING

Explosionsfara vid felaktigt batteribyte. Använd samma batterityp eller en ekvivalent typ som rekommenderas av apparattillverkaren. Kassera använt batteri enligt fabrikantens instruktion.

VAROITUS

Paristo voi räjähtää, jos se on virheellisesti asennettu. Vaihda paristo ainoastaan laitevalmistajan suosittelemaan tyyppiin. Hävitä käytetty paristo valmistajan ohjeiden mukaisesti.

11. Regulatory and Certification Information

To ensure regulatory compliance, you must adhere to the assembly instructions in this document to ensure and maintain compliance with existing product certifications and approvals. Use only the described, regulated components specified in this document. Use of other products/components will void the UL listing and other regulatory approvals of the product and will most likely result in noncompliance with product regulations in the region(s) in which the product is sold.

To help ensure EMC compliance with your local regional rules and regulations, before computer integration, make sure that the chassis, power supply, and other modules have passed EMC testing using a server board with a microprocessor from the same family (or higher) and operating at the same (or higher) speed as the microprocessor used on this server board. The final configuration of your end system product may require additional EMC compliance testing. For more information please contact your local Intel[®] Representative.

This is an FCC Class A device. Integration of it into a Class B chassis does not result in a Class B device.

11.1 Product Regulatory Compliance

The server chassis product, when correctly integrated per this document, complies with the following safety and electromagnetic compatibility (EMC) regulations.

Intended Application – This product was evaluated as Information Technology Equipment (ITE), which may be installed in offices, schools, computer rooms, and similar commercial type locations. The suitability of this product for other product categories and environments (such as medical, industrial, telecommunications, NEBS, residential, alarm systems, test equipment, etc.), other than an ITE application, may require further evaluation.

11.1.1 Product Safety Compliance

- UL60950 CSA 60950(USA/Canada)
- EN60950 (Europe)
- IEC60950 (International)
- CB Certificate & Report, IEC60950 (report to include all country national deviations)
- GS Certification (Germany)
- GOST R 50377-92 Certification (Russia)
- Belarus Certification (Belarus)
- Ukraine Certification (Ukraine)
- CE Low Voltage Directive 73/23/EEE (Europe)
- IRAM Certification (Argentina)

11.1.2 Product EMC Compliance – Class A Compliance

- FCC /ICES-003 Emissions (USA/Canada) Verification
- CISPR 22 Emissions (International)
- EN55022 Emissions (Europe)
- EN55024 Immunity (Europe)
- EN61000-3-2 Harmonics (Europe)
- EN61000-3-3 Voltage Flicker (Europe)
- CE EMC Directive 89/336/EEC (Europe)
- VCCI Emissions (Japan)
- AS/NZS 3548 Emissions (Australia/New Zealand)
- BSMI CNS13438 Emissions (Taiwan)
- GOST R 29216-91 Emissions (Russia)
- GOST R 50628-95 Immunity (Russia)
- Belarus Certification (Belarus)
- Ukraine Certification (Ukraine) KCC Certification (EMI) (Korea)

11.1.3 Product Ecology Compliance

Intel[®] has a system in place to restrict the use of banned substances in accordance with worldwide regulatory requirements. A Material Declaration Data Sheet is available for Intel[®] products. For more reference on material restrictions and compliance you can view Intel[®]'s Environmental Product Content Specification at http://supplier.intel.com/ehs/environmental.htm.

 Europe - European Directive 2002/95/EC -Restriction of Hazardous Substances (RoHS) Threshold limits and banned substances are noted below:

Quantity limit of 0.1% by mass (1000 PPM) for:

Lead, Mercury, Hexavalent Chromium, Polybrominated Biphenyls Diphenyl Ethers (PBB/PBDE)

Quantity limit of 0.01% by mass (100 PPM) for: Cadmium

- California Code of Regulations, Title 22, Division 4.5, Chapter 33: Best Management Practices for Perchlorate Materials
- China Restriction of Hazardous Substances (China RoHS)
- WEEE Directive (Europe)
- Packaging Directive (Europe)

11.1.4 Certifications/Registrations/Declarations

- NRTL Certification (US/Canada)
- CE Declaration of Conformity (CENELEC Europe)
- FCC/ICES-003 Class A Attestation (USA/Canada)
- VCCI Certification (Japan)
- C-Tick Declaration of Conformity (Australia)
- MED Declaration of Conformity (New Zealand)
- BSMI Certification (Taiwan)
- GOST R Certification/Certification (Russia)
- Belarus Certification/Certification (Belarus)
- KCC Certification (Korea)
- IRAM Certification (Argentina)
- Ecology Declaration (International)
- China RoHS Environmental Friendly Use Period
- Packaging & Product Recycling Marks

11.2 Product Regulatory Compliance Markings

This Intel[®] Server Chassis product if provided with the following regulatory and safety markings. In the event there is no room for a marking(s) on the chassis, the information is provided here in this document.

| Regulatory Compliance | Country | Marking |
|-----------------------|------------|---|
| cULus Listing Marks | USA/Canada | |
| GS Mark | Germany | S S S S S S S S S S S S S S S S S S S |
| CE Mark | Europe | CE |
| FCC Marking (Class A) | USA | This device complies with Part 15 of the FCC Rules. Operation of this device is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation. Manufactured by Intel Corporation |
| EMC Marking (Class A) | Canada | CANADA ICES-003 CLASS A CANADA NMB-003 CLASSE A |

| Regulatory Compliance | Country | Marking |
|--|---------------|--|
| VCCI Marking (Class A) | Japan | この装置は、クラス A 情報技術 装置です。この装置を家庭環境で 使用すると電波妨害を引き起こす ことがあります。この場合には使 用者が適切な対策を講ずるよう要 求されることがあります。VCCI-A |
| BSMI Certification Number & Class A Warning | Taiwan | Θ |
| | | 警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要求採取某些適當的對策 |
| GOST R Marking | Russia | PG |
| KCC Mark (Korean Communications Comission) | Korea | 방송통신위원회 |
| Belarus Safety Compliance Mark | Belarus | TPBY |
| Waste of Electronic and Electrical Equipment Recycling Mark | Europe | |
| China Restriction of Hazardous Substance Environmental Friendly Use Period Mark | China | 20 |
| China Recycling Mark | China | 23 |
| Recycling Marks | International | Corrugated Recycles |
| Battery Perchlorate Warning Information | California | Perchlorate Material – Special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate This notice is required by California Code of Regulations, Title 22, Division 4.5, and Chapter 33: Best Management Practices for Perchlorate Materials. This product may |

| Regulatory Compliance | Country | Marking |
|-----------------------|--|---|
| | | include a battery which contains Perchlorate material. |
| Safety | Multiple Power Cord Marking | This unit has more than one power supply cord. To reduce |
| | | the risk of electrical shock, disconnect (2) two power supply cords before servicing. |
| | | Simplified Chinese: |
| | | 注意: 本设备包括多条电源系统电缆。为避免遭受电击,在进行维修之前应断开两(2)条电源系统电缆。 |
| | | Traditional Chinese: |
| | | 注意: 本設備包括多條電源系統電纜。為避免遭受電擊,在進行維 修之前應斷開兩(2)條電源系統電纜。 |
| | | German: Dieses Geräte hat mehr als ein Stromkabel. Um eine Gefahr des elektrischen Schlages zu verringern trennen sie beide (2) Stromkabeln bevor Instandhaltung. |
| Nordic Countries | Connection to Proper Ground Outlet | "WARNING:" "Apparaten skall anslutas till jordat uttag, när den ansluts till ett nätverk." "Laite on liitettävä suojamaadoituskoskettimilla varustettuun pistorasiaan." |
| | | "Connect only to a properly earth grounded outlet." |
| Safety | Stand-by power | \bigcirc |

11.3 Rack Mount Installation Guidelines

Anchor the equipment rack: The equipment rack must be anchored to an unmovable support to prevent it from falling over when one or more servers are extended in front of the rack on slides. You must also consider the weight of any other device installed in the rack. A crush hazard exists should the rack tilt forward which could cause serious injury.

Temperature: The temperature, in which the server operates when installed in an equipment rack, must not go below 5 °C (41 °F) or rise above 40 °C (104 °F). Extreme fluctuations in temperature can cause a variety of problems in your server.

Ventilation: The equipment rack must provide sufficient airflow to the front of the server to maintain proper cooling. The rack must also include ventilation sufficient to exhaust a maximum of 1023 BTU's (British Thermal Units) per hour for the server. The rack selected and the ventilation provided must be suitable to the environment in which the server will be used.

If AC power supplies are installed:

Mains AC power disconnection: The AC power cord(s) is considered the mains disconnect for the server and must be readily accessible when installed. If the individual server power cord(s) will not be readily accessible for disconnection then you are responsible for installing an AC power disconnect for the entire rack unit. This main disconnect must be readily accessible, and it must be labeled as controlling power to the entire rack, not just to the server(s).

Grounding the rack installation: To avoid the potential for an electrical shock hazard, you must include a third wire safety ground conductor with the rack installation. If the server power cord is plugged into an AC outlet that is part of the rack, then you must provide proper grounding for the rack itself. If the server power cord is plugged into a wall AC outlet, the safety ground conductor in the power cord provides proper grounding only for the server. You must provide additional, proper grounding for the rack and other devices installed in it.

Over current protection: The server is designed for an AC line voltage source with up to 20 amperes of over current protection per cord feed. If the power system for the equipment rack is installed on a branch circuit with more than 20 amperes of protection, you must provide supplemental protection for the server.

If DC power supplies are installed:

Connection with a DC (Direct Current) source should only be performed by trained service personnel. The server with DC input is to be installed in a Restricted Access Location in accordance with articles 110-16, 110-17, and 110-18 of the National Electric Code, ANSI/NFPA 70. The DC source must be electrically isolated by double or reinforced insulation from any hazardous AC source.

Main DC power disconnect: You are responsible for installing a properly rated DC power disconnect for the server system. This mains disconnect must be readily accessible, and it must be labeled as controlling power to the server. The circuit breaker of a centralized DC power system may be used as a disconnect device when easily accessible and should be rated no more than 10 amps.

Grounding the server: To avoid the potential for an electrical shock hazard, you must reliably connect an earth grounding conductor to the server. The earth grounding conductor must be a minimum 18AWG connected to the earth ground stud(s) on the rear of the server. The safety ground conductor should be connected to the chassis stud with a Listed closed two-hole crimp terminal having 5/8 inch pitch. The nuts on the chassis earth ground studs should be installed with a 10 in/lbs torque. The safety ground conductor provides proper grounding only for the server. You must provide additional, proper grounding for the rack and other devices installed in it.

Over current protection: Over current protection circuit breakers must be provided as part of each host equipment rack and must be incorporated in the field wiring between the DC source and the server. The branch circuit protection shall be rated minimum 75Vdc, 10 A maximum per feed pair. If the DC power system for the equipment rack is installed with more than 10 amperes of protection, you must provide supplemental protection for the server.

11.4 Power Cord Usage Guidelines

WARNING

Do not attempt to modify or use an AC power cord set that is not the exact type required. You must use a power cord set that meets the following criteria:

- Rating: In the U.S. and Canada, cords must be UL (Underwriters Laboratories, Inc.) Listed/CSA (Canadian Standards Organization) Certified type SJT, 18-3 AWG (American Wire Gauge). Outside of the U.S. and Canada, cords must be flexible harmonized (<HAR>) or VDE (Verband Deutscher Electrotechniker, German Institute of Electrical Engineers) certified cord with 3 x 0.75 mm conductors rated 250 VAC (Volts Alternating Current).
- Connector, wall outlet end: Cords must be terminated in grounding-type male plug designed for use in your region. The connector must have certification marks showing certification by an agency acceptable in your region and for U.S. must be Listed and rated 125% of overall current rating of the server.
- Connector, server end: The connectors that plug into the AC receptacle on the server must be an approved IEC (International Electrotechnical Commission) 320, sheet C13, type female connector.
- Cord length and flexibility: Cords must be less than 4.5 meters (14.76 feet) long.

11.5 Electromagnetic Compatibility Notices

11.5.1 FCC Verification Statement (USA)

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Intel Corporation 5200 N.E. Elam Young Parkway Hillsboro, OR 97124-6497 1-800-628-8686

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the grantee of this device could void the user's authority to operate the equipment. The customer is responsible for ensuring compliance of the modified product.

Only peripherals (computer input/output devices, terminals, printers, etc.) that comply with FCC Class A or B limits may be attached to this computer product. Operation with noncompliant peripherals is likely to result in interference to radio and TV reception.

All cables used to connect to peripherals must be shielded and grounded. Operation with cables, connected to peripherals that are not shielded and grounded may result in interference to radio and TV reception.

11.5.2 ICES-003 (Canada)

Cet appareil numérique respecte les limites bruits radioélectriques applicables aux appareils numériques de Classe Aprescrites dans la norme sur le matériel brouilleur: "Appareils Numériques", NMB-003 édictée par le Ministre Canadian des Communications.

English translation of the notice above:

This digital apparatus does not exceed the Class A limits for radio noise emissions from digital apparatus set out in the interference-causing equipment standard entitled "Digital Apparatus," ICES-003 of the Canadian Department of Communications.

11.5.3 Europe (CE Declaration of Conformity)

This product has been tested in accordance too, and complies with the Low Voltage Directive (73/23/EEC) and EMC Directive (89/336/EEC). The product has been marked with the CE Mark to illustrate its compliance.

11.5.4 VCCI (Japan)

この装置は、情報処理装置等電波障害白主規制協議会(VCCI)の基準 に基づくクラスA情報技術装置です。この装置を家庭環境で使用すると電波 妨害を引き起こすことがあります。この場合には使用者が適切な対策を講ず るよう要求されることがあります。

English translation of the notice above:

This is a Class A product based on the standard of the Voluntary Control Council for Interference (VCCI) from Information Technology Equipment. If this is used near a radio or television receiver in a domestic environment, it may cause radio interference. Install and use the equipment according to the instruction manual.


11.5.5 BSMI (Taiwan)

The BSMI Certification Marking and EMC warning is located on the outside rear area of the product.

警告使用者: 這是甲類的資訊產品,在居住的環境中使用時, 可能會造成射頻干擾,在這種情況下,使用者會 被要求採取某些適當的對策

11.5.6 KCC (Korea)

Following is the KCC certification information for Korea.



English translation of the notice above:

- 1. Type of Equipment (Model Name): On Certification and Product
- 2. Certification No.: On KCC certificate. Obtain certificate from local Intel[®] representative
- 3. Name of Certification Recipient: Intel Corporation
- 4. Date of Manufacturer: Refer to date code on product
- 5. Manufacturer/Nation: Intel Corporation/Refer to country of origin marked on product

11.6 Regulated Specified Components

To maintain the UL listing and compliance to other regulatory certifications and/or declarations, the following regulated components must be used and conditions adhered to. Interchanging or use of other component will void the UL listing and other product certifications and approvals.

Updated product information for configurations can be found on the Intel[®] Server Builder Web site at the following URL:

http://www3.intel.com/cd/channel/reseller/asmo-na/eng/products/server/index.htm?&.

If you do not have access to Intel[®]'s Web address, please contact your local Intel[®] representative.

- Server chassis (base chassis is provided with power supply and fans) UL listed.
- Server board you must use an Intel[®] server board UL recognized.
- Add-in boards must have a printed wiring board flammability rating of minimum UL94V-1. Add-in boards containing external power connectors and/or lithium batteries must be UL recognized or UL listed. Any add-in board containing modem telecommunication circuitry must be UL listed. In addition, the modem must have the appropriate telecommunications, safety, and EMC approvals for the region in which it is sold.
- **Peripheral Storage Devices** must be UL recognized or UL listed accessory and TUV or VDE licensed. Maximum power rating of any one device or combination of devices cannot exceed manufacturer's specifications. Total server configuration is not to exceed the maximum loading conditions of the power supply.

Appendix A: Integration and Usage Tips

This section provides a list of useful information that is unique to the Intel[®] Server System SR2625UR and should be kept in mind while integrating and configuring your Intel[®] Server Board S5520UR.

- Only low-profile (1.2 in or 30.48 mm) DIMMs can be used in the server system.
- Processor fans are not supported and are not needed in the server system. The system
 fan module and power supply fans provide the necessary cooling needed for the system.
 Using a processor fan in this system may cause Intel[®] System Management Software to
 incorrectly monitor the system fans.
- The CPU air duct and air baffle must be used to maintain system thermals.
- To maintain system thermals, all hard drive bays must be populated with either a hard drive or drive blank.
- System fans are not hot-swappable
- Use of the screw found on the front edge of the top cover is required when the unit is installed in a user accessible environment.
- The FRUSDR utility must be run to load the proper Sensor Data Records for the server system onto the server board.
- Make sure the latest system software is loaded on the server. This includes system BIOS, FRUSDR, Integrated BMC firmware, and hot-swap controller firmware. The latest system software can be downloaded from <u>http://www.intel.com/p/en_US/support/highlights/server/s5520ur</u>.

Appendix B: POST Code Diagnostic LED Decoder

During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the Diagnostic LEDs can be used to identify the last POST process that was executed.

Each POST code is represented by eight amber Diagnostic LEDs. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. The upper nibble bits are represented by Diagnostic LEDs #4, #5, #6, #7. The lower nibble bits are represented by Diagnostics LEDs #0, #1, #2 and #3. If the bit is set in the upper and lower nibbles, the corresponding LED is lit. If the bit is clear, the corresponding LED is off.

The Diagnostic LED #7 is labeled as "MSB", and the Diagnostic LED #0 is labeled as "LSB".



| A. Status LED | |
|--------------------|--|
| B. ID LED | |
| C. Diagnostic LEDs | |

Figure 53. Diagnostic LED Placement Diagram

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

| | | Upper Nil | bble LEDs | | Lower Nibble LEDs | | | |
|---------|--------|-----------|-----------|--------|-------------------|--------|--------|--------|
| LEDs | MSB | | | | | | | LSB |
| | LED #7 | LED #6 | LED #5 | LED #4 | LED #3 | LED #2 | LED #1 | LED #0 |
| | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h |
| Status | ON | OFF | ON | OFF | ON | OFF | ON | OFF |
| Deculto | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| Results | | Δ | h | • | Ch | | | |

 Table 58. POST Progress Code LED Example

 Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.

| | | | | | LED De | | | | |
|------------|-----------|------------|----------|------|--------------|--------|---------------|-----------|---|
| Charlestat | | 11 | | | 1, X=01 T | | NPL LI | | |
| Checkpoint | MCD | Upper T | · Nibble | 2 | | Lower | <u>Nibble</u> | 1 | Description |
| | MSB 8h | 4h | 2h | 1h | 8h | 4h | 2h | LSB 1h | |
| LED | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| | , | | | | | | | | ST Code is used in different contexts) |
| | | | | | | | <u>`</u> | | Seen at the start of Memory Reference Code (MRC) |
| | ~ | | ~ | | | | | | Start of the very early platform initialization code |
| 0xF2h | 0 | 0 | 0 | 0 | х | Х | 0 | Х | Very late in POST, it is the signal that the OS has switched to virtual |
| | | | | | | | | | memory mode |
| | | | | | | Метс | ry Erro | or Cod | es (Accompanied by a beep code) |
| 0xE8h | 0 | 0 | 0 | Х | 0 | х | Х | Х | No Usable Memory Error: No memory in the system, or SPD bad so no memory could be detected |
| 0xEAh | 0 | 0 | 0 | х | 0 | х | 0 | х | Channel Training Error: DQ/DQS training failed on a channel during memory channel initialization. |
| 0xEBh | 0 | 0 | 0 | Х | 0 | Х | 0 | 0 | Memory Test Error: memory failed Hardware BIST |
| 0xEDh | 0 | 0 | 0 | Х | 0 | 0 | Х | 0 | Population Error: RDIMMs and UDIMMs cannot be mixed in the system |
| 0xEEh | 0 | 0 | 0 | Х | 0 | 0 | 0 | Х | Mismatch Error: more than 2 Quad Ranked DIMMS in a channel |
| | | | | Мето | bry Ref | erence | e Code | e Progr | ress Codes (Not accompanied by a beep code) |
| 0xB0h | 0 | Х | 0 | 0 | X | Х | Х | Х | Chipset Initialization Phase |
| 0xB1h | 0 | Х | 0 | 0 | Х | Х | Х | 0 | Reset Phase |
| 0xB2h | 0 | Х | 0 | 0 | Х | Х | 0 | Х | DIMM Detection Phase |
| 0xB3h | 0 | Х | 0 | 0 | Х | Х | 0 | 0 | Clock Initialization Phase |
| 0xB4h | 0 | Х | 0 | 0 | Х | 0 | Х | Х | SPD Data Collection Phase |
| 0xB6h | 0 | Х | 0 | 0 | Х | 0 | 0 | Х | Rank Formation Phase |
| 0xB8h | 0 | Х | 0 | 0 | 0 | Х | Х | Х | Channel Training Phase |
| 0xB9h | 0 | Х | 0 | 0 | 0 | Х | Х | 0 | Memory Test Phase |
| 0xBAh | 0 | Х | 0 | 0 | 0 | Х | 0 | Х | Memory Map Creation Phase |
| 0xBBh | 0 | Х | 0 | 0 | 0 | Х | 0 | 0 | RAS Initialization Phase |
| 0xBFh | 0 | Х | 0 | 0 | 0 | 0 | 0 | 0 | MRC Complete |
| | | | | | | | | | Host Processor |
| 0x04h | Х | Х | Х | Х | Х | 0 | Х | Х | Early processor initialization where system BSP is selected |
| 0x10h | Х | Х | Х | 0 | Х | Х | Х | Х | Power-on initialization of the host processor (bootstrap processor) |
| 0x11h | Х | Х | Х | 0 | Х | Х | Х | 0 | Host processor cache initialization (including AP) |
| 0x12h | Х | Х | Х | 0 | Х | Х | 0 | Х | Starting application processor initialization |
| 0x13h | Х | Х | Х | 0 | Х | Х | 0 | 0 | SMM initialization |
| | · | | • | | • | · | | | Chipset |
| 0x21h | Х | Х | 0 | Х | Х | Х | Х | 0 | Initializing a chipset component |
| | | | | | | | | | Memory |
| 0x22h | Х | Х | 0 | Х | Х | Х | 0 | Х | Reading configuration data from memory (SPD on DIMM) |
| 0x23h | Х | Х | 0 | Х | Х | Х | 0 | 0 | Detecting presence of memory |
| 0x24h | Х | Х | 0 | Х | Х | 0 | Х | Х | Programming timing parameters in the memory controller |
| 0x25h | Х | Х | 0 | Х | Х | 0 | Х | 0 | Configuring memory parameters in the memory controller |
| 0x26h | Х | Х | 0 | Х | Х | 0 | 0 | Х | Optimizing memory controller settings |
| 0x27h | Х | Х | 0 | Х | Х | 0 | 0 | 0 | Initializing memory, such as ECC init |

Table 59. Diagnostic LED POST Code Decoder

| | | | | nostic | | | | | |
|----------------|-----------|--------|--------|--------|--------------|--------|----------|-----------|---|
| | | | | 0 = Or | i, X=01 I | | | | |
| Checkpoint | MCD | | Nibble | 2 | | Lower | - Nibble | | Description |
| | MSB 8h | 4h | 2h | 1h | 8h | 4h | 2h | LSB 1h | |
| LED | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| 0x28h | ж. Х | X | 0 | X | 0 | X | X | X | Testing memory |
| | | | | | | | | | PCI Bus |
| 0x50h | Х | 0 | Х | 0 | Х | Х | Х | Х | Enumerating PCI busses |
| 0x51h | Х | 0 | Х | 0 | Х | Х | Х | 0 | Allocating resources to PCI busses |
| 0x52h | Х | 0 | Х | 0 | Х | Х | 0 | Х | Hot Plug PCI controller initialization |
| 0x53h | Х | 0 | Х | 0 | Х | Х | 0 | 0 | Reserved for PCI bus |
| 0x54h | х | 0 | х | 0 | х | 0 | X | X | Reserved for PCI bus |
| 0x55h | X | 0 | X | 0 | X | 0 | X | 0 | Reserved for PCI bus |
| 0x56h | X | 0 | X | 0 | X | 0 | 0 | X | Reserved for PCI bus |
| 0x57h | X | Õ | X | Ő | X | Õ | Õ | 0 | Reserved for PCI bus |
| | | | | | | | | | USB |
| 0x58h | Х | 0 | Х | 0 | 0 | Х | Х | Х | Resetting USB bus |
| 0x59h | Х | 0 | Х | 0 | 0 | Х | Х | 0 | Reserved for USB devices |
| | | | | | | | | A | TA/ATAPI/SATA |
| 0x5Ah | Х | 0 | Х | 0 | 0 | Х | 0 | Х | Resetting SATA bus and all devices |
| 0x5Bh | Х | 0 | Х | 0 | 0 | Х | 0 | 0 | Reserved for ATA |
| | | | | | • | | | | SMBUS |
| 0x5Ch | Х | 0 | Х | 0 | 0 | 0 | Х | Х | Resetting SMBUS |
| 0x5Dh | Х | 0 | Х | 0 | 0 | 0 | Х | 0 | Reserved for SMBUS |
| | 1 | 1 | 1 | | | | 1 | 1 | Local Console |
| 0x70h | Х | 0 | 0 | 0 | Х | Х | Х | Х | Resetting the video controller (VGA) |
| 0x71h | Х | 0 | 0 | 0 | Х | Х | Х | 0 | Disabling the video controller (VGA) |
| 0x72h | Х | 0 | 0 | 0 | Х | Х | 0 | Х | Enabling the video controller (VGA) |
| | | | | | | | | R | emote Console |
| 0x78h | Х | 0 | 0 | 0 | 0 | Х | Х | Х | Resetting the console controller |
| 0x79h | Х | 0 | 0 | 0 | 0 | Х | Х | 0 | Disabling the console controller |
| 0x7Ah | Х | 0 | 0 | 0 | 0 | Х | 0 | Х | Enabling the console controller |
| | | | | | | | | l Kev | /board (only USB) |
| 0x90h | 0 | Х | Х | 0 | Х | Х | Х | X | Resetting the keyboard |
| 0x91h | 0 | Х | Х | 0 | Х | Х | Х | 0 | Disabling the keyboard |
| 0x92h | 0 | Х | Х | 0 | Х | Х | 0 | Х | Detecting the presence of the keyboard |
| 0x93h | 0 | X | X | 0 | X | X | 0 | 0 | Enabling the keyboard |
| 0x94h | 0 | X | X | 0 | X | 0 | X | X | Clearing keyboard input buffer |
| 0x95h | 0 | X | X | 0 | X | 0 | X | 0 | Instructing keyboard controller to run Self Test (PS2 only) |
| | 1 | r . | Г`` | I - | · ` | · · | Ľ. | | ouse (only USB) |
| 0x98h | 0 | Х | Х | 0 | 0 | Х | Х | X | Resetting the mouse |
| 0x99h | 0 | X | X | 0 | 0 | X | X | 0 | Detecting the mouse |
| 0x9Ah | 0 | X | X | 0 | 0 | X | 0 | X | Detecting the presence of mouse |
| 0x9An 0x9Bh | 0 | X | X | 0 | 0 | ^ X | 0 | ^ 0 | Enabling the mouse |
| | 0 | ^ | ^ | 0 | 0 | ^ | 0 | 0 | |
| 0xB0h | 0 | Х | 0 | 0 | Х | Х | Х | Х | Fixed Media Resetting fixed media device |
| 0xB0H 0xB1h | 0 | X | 0 | 0 | ^ X | ^ X | ^ X | ^ 0 | Disabling fixed media device |
| 0xB1h 0xB2h | 0 | ^ X | 0 | 0 | ^ X | ^ X | ^ 0 | X X | |
| | U | ^ | U | U | ^ | ^ | U | ^ | Detecting presence of a fixed media device (hard drive detection, etc.) |

| | | | | | LED De | | | | |
|------------|----------|---------------------|----------|----------|----------------|----------|----------|----------|--|
| | | | | | <u>ı, X=01</u> | | | | |
| Checkpoint | | | Nibble | 2 | | Lower | Nibbl | | Description |
| | MSB | | ר ר | 16 | 0 | 46 | | LSB | |
| LED | 8h #7 | 4h #6 | 2h #5 | 1h #4 | 8h #3 | 4h #2 | 2h #1 | 1h #0 | |
| 0xB3h | 0 | т 0 Х | 0 | 0 | ж Х | X | 0 | 0 | Enabling/configuring a fixed media device |
| | | | | | 1 | | | Re | emovable Media |
| 0xB8h | 0 | Х | 0 | 0 | 0 | Х | Х | Х | Resetting removable media device |
| 0xB9h | 0 | Х | 0 | 0 | 0 | Х | Х | 0 | Disabling removable media device |
| 0xBAh | 0 | х | 0 | 0 | 0 | х | 0 | х | Detecting presence of a removable media device (CDROM detection, etc.) |
| 0xBCh | 0 | Х | 0 | 0 | 0 | 0 | Х | Х | Enabling/configuring a removable media device |
| | | | | | | | Ē | Boot D | evice Selection (BDS) |
| 0xD0 | 0 | 0 | Х | 0 | Х | Х | Х | Х | Trying to boot device selection 0 |
| 0xD1 | 0 | 0 | Х | 0 | Х | Х | Х | 0 | Trying to boot device selection 1 |
| 0xD2 | 0 | 0 | Х | 0 | Х | Х | 0 | Х | Trying to boot device selection 2 |
| 0xD3 | 0 | 0 | Х | 0 | Х | Х | 0 | 0 | Trying to boot device selection 3 |
| 0xD4 | 0 | 0 | Х | 0 | Х | 0 | Х | Х | Trying to boot device selection 4 |
| 0xD5 | 0 | 0 | Х | 0 | Х | 0 | Х | 0 | Trying to boot device selection 5 |
| 0xD6 | 0 | 0 | Х | 0 | Х | 0 | 0 | Х | Trying to boot device selection 6 |
| 0xD7 | 0 | 0 | Х | 0 | Х | 0 | 0 | 0 | Trying to boot device selection 7 |
| 0xD8 | 0 | 0 | Х | 0 | 0 | Х | Х | Х | Trying to boot device selection 8 |
| 0xD9 | 0 | 0 | Х | 0 | 0 | Х | Х | 0 | Trying to boot device selection 9 |
| 0xDA | 0 | 0 | Х | 0 | 0 | Х | 0 | Х | Trying to boot device selection A |
| 0xDB | 0 | 0 | Х | 0 | 0 | Х | 0 | 0 | Trying to boot device selection B |
| 0xDC | 0 | 0 | Х | 0 | 0 | 0 | X | X | Trying to boot device selection C |
| 0xDD | 0 | 0 | Х | 0 | 0 | 0 | Х | 0 | Trying to boot device selection D |
| 0xDE | 0 | 0 | X | 0 | 0 | 0 | 0 | X | Trying to boot device selection E |
| 0xDF | 0 | 0 | X | 0 | 0 | 0 | 0 | 0 | Trying to boot device selection F |
| | • | • | ~ | - | • | • | | - | nitialization (PEI) Core |
| 0xE0h | 0 | 0 | 0 | Х | Х | Х | X | X | Started dispatching early initialization modules (PEIM) |
| 0xE1h | 0 | 0 | 0 | Х | Х | Х | Х | 0 | Reserved for initialization module use (PEIM) |
| 0xE2h | 0 | 0 | 0 | X | | X | 0 | X | Initial memory found, configured, and installed correctly |
| 0xE3h | 0 | 0 | 0 | X | | X | 0 | 0 | Reserved for initialization module use (PEIM) |
| | - | L - | | | | | | | (DXE) Core (not accompanied by a beep code) |
| 0xE4h | 0 | 0 | 0 | X | X | 0 | X | X | Entered EFI driver execution phase (DXE) |
| 0xE5h | 0 | 0 | 0 | Х | Х | 0 | Х | 0 | Started dispatching drivers |
| 0xE6h | 0 | 0 | 0 | X | X | 0 | 0 | X | Started connecting drivers |
| | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | DXE Drivers |
| 0xE7h | 0 | 0 | 0 | Х | 0 | 0 | Х | 0 | Waiting for user input |
| 0xE8h | 0 | 0 | 0 | Х | | Х | х | х | Checking password |
| 0xE9h | 0 | 0 | 0 | Х | | Х | Х | 0 | Entering BIOS setup |
| 0xEAh | 0 | 0 | 0 | Х | 0 | Х | 0 | Х | Flash Update |
| 0xEEh | 0 | 0 | 0 | X | 0 | 0 | 0 | X | Calling Int 19. One beep unless silent boot is enabled. |
| 0xEFh | 0 | 0 | 0 | X | 0 | 0 | 0 | 0 | Unrecoverable boot failure |
| | - | - | <u> </u> | <u> </u> | <u> </u> | | | | e/EFI Operating System Boot |
| 0xF2h | 0 | 0 | 0 | 0 | Х | X | 0 | X | Signal that the OS has switched to virtual memory mode |
| 0xF4h | 0 | 0 | 0 | 0 | Х | 0 | X | х | Entering Sleep state |
| | 1- | - | 1 | <u> </u> | 1 | - | <u> </u> | <u> </u> | |

| | | | | | LED De | | | | |
|-------------------|-----|-------|--------|--------|---------|-------|----------|-----------|--|
| | | | (|) = Or | n, X=01 | f | | | |
| Checkpoint | | Upper | Nibble | e | | Lower | · Nibble | е | Description |
| | MSB | | | | | | | LSB | Description |
| | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h | |
| LED | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| 0xF5h | 0 | 0 | 0 | 0 | Х | 0 | Х | 0 | Exiting Sleep state |
| 0xF8h | 0 | 0 | 0 | 0 | 0 | х | х | х | OS has requested EFI to close boot services (ExitBootServices () Has been called) |
| 0xF9h | 0 | 0 | 0 | 0 | 0 | х | х | 0 | OS has switched to virtual address mode (SetVirtualAddressMap () Has been called) |
| 0xFAh | 0 | 0 | 0 | 0 | 0 | х | 0 | х | OS has requested the system to reset (ResetSystem () has been called) |
| Pre-EFI Initializ | | | | | | | -EFI Ir | nitializa | ation Module (PEIM)/Recovery |
| 0x30h | Х | Х | 0 | 0 | Х | Х | Х | Х | Crisis recovery has been initiated because of a user request |
| 0x31h | Х | Х | 0 | 0 | Х | Х | Х | 0 | Crisis recovery has been initiated by software (corrupt flash) |
| 0x34h | Х | Х | 0 | 0 | Х | 0 | Х | Х | Loading crisis recovery capsule |
| 0x35h | Х | Х | 0 | 0 | Х | 0 | Х | 0 | Handing off control to the crisis recovery capsule |
| 0x3Fh | Х | Х | 0 | 0 | 0 | 0 | 0 | 0 | Unable to complete crisis recovery capsule |

Appendix C: POST Code Errors

Whenever possible, the BIOS outputs the current boot progress codes on the video screen. Progress codes are 32-bit quantities plus optional data. The 32-bit numbers include class, subclass, and operation information. The class and subclass fields point to the type of hardware that is being initialized. The operation field represents the specific initialization activity. Based on the data bit availability to display progress codes, a progress code can be customized to fit the data width. The higher the data bit, the higher the granularity of information that can be sent on the progress port. The progress codes may be reported by the system BIOS or option ROMs.

The Response section in the following table is divided into three types:

- No Pause: The message is displayed on the screen during POST or in the Error Manager. The system continues booting with a degraded state. The user may want to replace the erroneous unit. The setup POST error Pause setting does not have any effect with this error.
- **Pause:** The message is displayed on the Error Manager screen, and an error is logged to the SEL. The setup POST error Pause setting determines whether the system pauses to the Error Manager for this type of error, where the user can take immediate corrective action or choose to continue booting.
- Halt: The message is displayed on the Error Manager screen, an error is logged to the SEL, and the system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system. The setup POST error Pause setting does not have any effect with this error.

| Error Code | Error Message | Response |
|------------|---|----------|
| 0012 | CMOS date/time not set | Pause |
| 0048 | Password check failed | Halt |
| 0108 | Keyboard component encountered a locked error. | No Pause |
| 0109 | Keyboard component encountered a stuck key error. | No Pause |
| 0113 | Fixed Media The SAS RAID firmware cannot run properly. The user should attempt to reflash the firmware. | Pause |
| 0140 | PCI component encountered a PERR error. | Pause |
| 0141 | PCI resource conflict | Pause |
| 0146 | PCI out of resources error | Pause |
| 0192 | L3 cache size mismatch | Halt |
| 0194 | CPUID, processor family are different | Halt |
| 0195 | Front side bus mismatch | Pause |
| 0196 | Processor Model mismatch | Pause |
| 0197 | Processor speeds mismatched | Pause |
| 0198 | Processor family is unsupported. | Pause |
| 019F | Processor and chipset stepping configuration is unsupported. | Pause |
| 5220 | CMOS/NVRAM Configuration Cleared | Pause |
| 5221 | Passwords cleared by jumper | Pause |
| 5224 | Password clear Jumper is Set. | Pause |
| 8110 | Processor 01 internal error (IERR) on last boot | Pause |
| 8111 | Processor 02 internal error (IERR) on last boot | Pause |
| 8120 | Processor 01 thermal trip error on last boot | Pause |
| 8121 | Processor 02 thermal trip error on last boot | Pause |
| 8130 | Processor 01 disabled | Pause |
| 8131 | Processor 02 disabled | Pause |

Table 60. POST Error Messages and Handling

| Error Code | Error Message | Response |
|------------|---|----------|
| 8140 | Processor 01 Failed FRB-3 Timer. | No Pause |
| 8141 | Processor 02 Failed FRB-3 Timer. | No Pause |
| 8160 | Processor 01 unable to apply BIOS update | Pause |
| 8161 | Processor 02 unable to apply BIOS update | Pause |
| 8170 | Processor 01 failed Self Test (BIST). | Pause |
| 8171 | Processor 02 failed Self Test (BIST). | Pause |
| 8180 | Processor 01 BIOS does not support the current stepping for processor | No Pause |
| 8181 | Processor 02 BIOS does not support the current stepping for processor | No Pause |
| 8190 | Watchdog timer failed on last boot | Pause |
| 8198 | Operating system boot watchdog timer expired on last boot | Pause |
| 8300 | Integrated Baseboard Management Controller failed self-test | Pause |
| 84F2 | Integrated Baseboard Management Controller failed to respond | Pause |
| 84F3 | Integrated Baseboard Management Controller in update mode | Pause |
| 84F4 | Sensor data record empty | Pause |
| 84FF | System event log full | No Pause |
| 8500 | Memory component could not be configured in the selected RAS mode. | Pause |
| 8520 | DIMM_A1 failed Self Test (BIST). | Pause |
| 8521 | DIMM_A2 failed Self Test (BIST). | Pause |
| 8522 | DIMM_A3 failed Self Test (BIST). | Pause |
| 8523 | DIMM_A4 failed Self Test (BIST). | Pause |
| 8524 | DIMM_B1 failed Self Test (BIST). | Pause |
| 8525 | DIMM_B2 failed Self Test (BIST). | Pause |
| 8526 | DIMM_B3 failed Self Test (BIST). | Pause |
| 8527 | DIMM_B4 failed Self Test (BIST). | Pause |
| 8528 | DIMM_C1 failed Self Test (BIST). | Pause |
| 8529 | DIMM_C2 failed Self Test (BIST). | Pause |
| 852A | DIMM_C3 failed Self Test (BIST). | Pause |
| 852B | DIMM_C4 failed Self Test (BIST). | Pause |
| 852C | DIMM_D1 failed Self Test (BIST). | Pause |
| 852D | DIMM_D2 failed Self Test (BIST). | Pause |
| 852E | DIMM_D3 failed Self Test (BIST). | Pause |
| 852F | DIMM_D4 failed Self Test (BIST). | Pause |
| 8540 | DIMM_A1 Disabled. | Pause |
| 8541 | DIMM_A2 Disabled. | Pause |
| 8542 | DIMM_A3 Disabled. | Pause |
| 8543 | DIMM_A4 Disabled. | Pause |
| 8544 | DIMM_B1 Disabled. | Pause |
| 8545 | DIMM_B2 Disabled. | Pause |
| 8546 | DIMM_B3 Disabled. | Pause |
| 8547 | DIMM_B4 Disabled. | Pause |
| 8548 | DIMM_C1 Disabled. | Pause |
| 8549 | DIMM_C2 Disabled. | Pause |
| 854A | DIMM_C3 Disabled. | Pause |
| 854B | DIMM_C4 Disabled. | Pause |
| 854C | DIMM_D1 Disabled. | Pause |
| 854D | DIMM_D2 Disabled. | Pause |
| 854E | DIMM_D3 Disabled. | Pause |
| 854F | DIMM_D4 Disabled. | Pause |
| 8560 | DIMM_A1 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8561 | DIMM_A2 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8562 | DIMM_A3 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8563 | DIMM_A4 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8564 | DIMM_B1 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8565 | DIMM_B2 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8566 | DIMM_B3 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8567 | DIMM_B4 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8568 | DIMM_C1 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8569 | DIMM_C2 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |

| Error Code | Error Message | Pesponse |
|------------|--|---------------------------|
| 856A | DIMM_C3 Component encountered a Serial Presence Detection (SPD) fail error. | Response Pause |
| 856B | DIMM_C4 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 856C | DIMM_D1 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 856D | DIMM_D2 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 856E | DIMM_D3 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 856F | DIMM_D4 Component encountered a Serial Presence Detection (SPD) fail error. | Pause |
| 8580 | DIMM_A1 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8581 | DIMM_A2 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8582 | DIMM_A3 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8583 | DIMM_A4 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8584 | DIMM_B1 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8585 | DIMM_B2 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8586 | DIMM_B3 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8587 | DIMM_B4 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8588 | DIMM_C1 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 8589 | DIMM_C2 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858A | DIMM_C3 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858B | DIMM_C4 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858C | DIMM_D1 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858D | DIMM_D2 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858E | DIMM_D2 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 858F | DIMM_D4 Correctable ECC error encountered. | Pause after 10 Occurrence |
| 85A0 | DIMM_A1 Uncorrectable ECC error encountered. | Pause |
| 85A1 | DIMM_A2 Uncorrectable ECC error encountered. | Pause |
| 85A2 | DIMM_A3 Uncorrectable ECC error encountered. | Pause |
| 85A3 | DIMM_A4 Uncorrectable ECC error encountered. | Pause |
| 85A4 | DIMM_B1 Uncorrectable ECC error encountered. | Pause |
| 85A5 | DIMM_B2 Uncorrectable ECC error encountered. | Pause |
| 85A6 | DIMM_B3 Uncorrectable ECC error encountered. | Pause |
| 85A7 | DIMM_B4 Uncorrectable ECC error encountered. | Pause |
| 85A8 | DIMM_C1 Uncorrectable ECC error encountered. | Pause |
| 85A9 | DIMM_C2 Uncorrectable ECC error encountered. | Pause |
| 85AA | DIMM_C3 Uncorrectable ECC error encountered. | Pause |
| 85AB | DIMM_C4 Uncorrectable ECC error encountered. | Pause |
| 85AC | DIMM_D1 Uncorrectable ECC error encountered. | Pause |
| 85AD | DIMM_D2 Uncorrectable ECC error encountered. | Pause |
| 85AE | DIMM_D3 Uncorrectable ECC error encountered. | Pause |
| 85AF | DIMM_D4 Uncorrectable ECC error encountered. | Pause |
| 8601 | Override jumper is set to force boot from lower alternate BIOS bank of flash ROM | No Pause |
| 8602 | WatchDog timer expired (secondary BIOS may be bad!) | No Pause |
| 8603 | Secondary BIOS checksum fail | No Pause |
| 8604 | Chipset Reclaim of non critical variables complete. | No Pause |
| 9000 | Unspecified processor component has encountered a non specific error. | Pause |
| 9223 | Keyboard component was not detected. | No Pause |
| 9226 | Keyboard component encountered a controller error. | No Pause |
| 9243 | Mouse component was not detected. | No Pause |
| 9246 | Mouse component encountered a controller error. | No Pause |
| 9266 | Local Console component encountered a controller error. | No Pause |
| 9268 | Local Console component encountered an output error. | No Pause |
| 9269 | Local Console component encountered a resource conflict error. | No Pause |
| 9286 | Remote Console component encountered a controller error. | No Pause |
| 9287 | Remote Console component encountered an input error. | No Pause |
| 9288 | Remote Console component encountered an output error. | No Pause |
| 92A3 | Serial port component was not detected | Pause |
| 92A9 | Serial port component encountered a resource conflict error | Pause |
| 92C6 | Serial Port controller error | No Pause |
| 92C7 | Serial Port component encountered an input error. | No Pause |
| 92C8 | Serial Port component encountered an output error. | No Pause |

| Error Code | Error Message | Response |
|------------|---|----------|
| 94C6 | LPC component encountered a controller error. | No Pause |
| 94C9 | LPC component encountered a resource conflict error. | Pause |
| 9506 | ATA/ATPI component encountered a controller error. | No Pause |
| 95A6 | PCI component encountered a controller error. | No Pause |
| 95A7 | PCI component encountered a read error. | No Pause |
| 95A8 | PCI component encountered a write error. | No Pause |
| 9609 | Unspecified software component encountered a start error. | No Pause |
| 9641 | PEI Core component encountered a load error. | No Pause |
| 9667 | PEI module component encountered an illegal software state error. | Halt |
| 9687 | DXE core component encountered an illegal software state error. | Halt |
| 96A7 | DXE boot services driver component encountered an illegal software state error. | Halt |
| 96AB | DXE boot services driver component encountered invalid configuration. | No Pause |
| 96E7 | SMM driver component encountered an illegal software state error. | Halt |
| 0xA022 | Processor component encountered a mismatch error. | Pause |
| 0xA027 | Processor component encountered a low voltage error. | No Pause |
| 0xA028 | Processor component encountered a high voltage error. | No Pause |
| 0xA421 | PCI component encountered a SERR error. | Halt |
| 0xA500 | ATA/ATPI ATA bus SMART not supported. | No Pause |
| 0xA501 | ATA/ATPI ATA SMART is disabled. | No Pause |
| 0xA5A0 | PCI Express* component encountered a PERR error. | No Pause |
| 0xA5A1 | PCI Express* component encountered a SERR error. | Halt |
| 0xA5A4 | PCI Express* IBIST error. | Pause |
| 0xA6A0 | DXE boot services driver Not enough memory available to shadow a legacy option ROM. | No Pause |

POST Error Beep Codes

The following table lists the POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user-visible code on the POST Progress LEDs. For complete details, refer to the *Intel*[®] *S5500/S5520 Server Board Family BIOS External Product Specification*.

Table 61. POST Error Beep Codes

| Beeps | Error Message | POST Progress Code | Description |
|-------|---------------|---------------------------|---|
| 3 | Memory error | 0xE8, 0xEB, 0xED, 0xEE | System halted because a fatal error related to the memory was detected. |

The Integrated BMC may generate beep codes upon detection of failure conditions. Beep codes are sounded each time the problem is discovered, such as on each power-up attempt, but are not sounded continuously. Codes that are common across all Intel[®] server boards and systems that use same generation chipset are listed in the following table. Each digit in the code is represented by a sequence of beeps whose count is equal to the digit. For complete details, refer to the *Intel[®] Server System Integrated Baseboard Management Controller Core External Product Specification*.

Table 62. Integrated BMC Beep Codes

| Code Reason for Beep | Associated Sensors | Supported |
|----------------------|--------------------|-----------|
|----------------------|--------------------|-----------|

| 1-5-2-1 | No CPUs installed or first CPU socket is empty. | CPU Missing Sensor | Yes |
|---------|---|--|-----|
| 1-5-4-2 | Power fault: DC power unexpectedly lost (power good dropout). | Power unit – power unit failure offset. | Yes |
| 1-5-4-4 | Power control fault (power good assertion timeout). | Power unit – soft power control failure offset. | Yes |

Glossary

| Word/Acronym | Definition | |
|------------------|---|--|
| ACA | Australian Communication Authority | |
| ACPI | Advanced Configuration and Power Interface | |
| ANSI | American National Standards Institute | |
| ATA | Advanced Technology Attachment | |
| BMC | Baseboard Management Controller | |
| BIOS | Basic Input/Output System | |
| CMOS | Complementary Metal-oxide-semiconductor | |
| D2D | DC-to-DC | |
| EMC | Electromagnetic Compatibility | |
| EMP | Emergency Management Port | |
| ESD | Electrostatic Discharge | |
| FP | Front Panel | |
| FRB | Fault Resilient Boot | |
| FRU | Field Replaceable Unit | |
| I ² C | Inter-integrated Circuit bus | |
| IPMI | Intelligent Platform Management Interface | |
| LCD | Liquid Crystal Display | |
| LPC | Low-pin Count | |
| LSB | Least Significant Bit | |
| MSB | Most Significant Bit | |
| MTBF | Mean Time Between Failure | |
| MTTR | Mean Time to Repair | |
| NIC | Network Interface Card | |
| NMI | Non-maskable Interrupt | |
| OTP | Over-temperature Protection | |
| OVP | Over-voltage Protection | |
| PCI | Peripheral Component Interconnect | |
| PCB | Printed Circuit Board | |
| PCIe* | Peripheral Component Interconnect Express* | |
| PCI-X | Peripheral Component Interconnect Extended | |
| PFC | Power Factor Correction | |
| POST | Power-on Self Test | |
| PSU | Power Supply Unit | |
| RAID | Redundant Array of Independent (or Inexpensive) Disks | |
| RAM | Random Access Memory | |
| RI | Ring Indicate | |
| SATA | Serial Advanced Technology Attachment | |
| SCA | Single Connector Attachment | |
| SDR | Sensor Data Record | |
| SE | Single-Ended | |
| SMBus | System Management Bus | |

| Word/Acronym | Definition | |
|--------------|---|--|
| THD | Total Harmonic Distortion | |
| UART | Universal Asynchronous Receiver Transmitter | |
| USB | Universal Serial Bus | |
| VCCI | Voluntary Control Council for Interference | |
| VRD | Voltage Regulator Down | |
| VSB | Voltage Standby | |

Reference Documents

See the following documents for additional information:

- Intel[®] Server Board S5520UR Technical Product Specification
- Intel[®] Server System SR2625UR AC Power Supply Module Specification
- Intel[®] Server Board S5520UR/Intel[®] Server System SR2625UR Spares/Parts List and Configuration Guide
- Intel[®] Server System SR2600UR/SR2625UR Service Guide
- Intel[®] S5500/S5520 Server Board Family BIOS External Product Specification
- Intel[®] Server System Integrated Baseboard Management Controller Core External Product Specification