

Intel® Server System R1000EP Product Family

Technical Product Specification

Intel order number G67599-002



Revision 1.1

July 2012

Enterprise Platforms and Services Division

Revision History

| Date | Revision Number | Modifications | |
|-----------|-----------------|---|--|
| May 2012 | 1.0 | Initial release. | |
| May 2012 | 1.01 | Updated contents. | |
| July 2012 | 1.1 | Updated the picture for installing Storage Key. | |

Disclaimers

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL®, S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL® ASSUMES NO LIABILITY WHATSOEVER AND INTEL® DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL®, THE INTEL® PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL® PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel[®] may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel[®] reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel[®] sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel[®] literature, may be obtained by calling 1-800-548-4725, or go to http://www.intel.com/design/literature.htm.

Intel[®] Xeon[®] is a trademarks or registered trademark of Intel Corporation.

*Other brands and names may be claimed as the property of others.

Copyright © Intel Corporation 2012.

Table of Contents

| 1. | Introdu | ction | 1 |
|----|----------|--|----|
| 1 | .1 | Chapter Outline | 1 |
| 1 | .2 | Server Board Use Disclaimer | 1 |
| 1 | .3 | Product Errata | 2 |
| 2. | Produc | t Family Overview | 3 |
| 2 | 2.1 | Chassis Dimensions | 6 |
| 2 | 2.2 | System Level Environmental Limits | 6 |
| 2 | 2.3 | System Features and Options Overview | 8 |
| | 2.3.1 | Hot Swap Hard Drive Bay and Front Panel Options | 8 |
| | 2.3.2 | Back Panel Features | 9 |
| | 2.3.3 | Front Control Panel Options | 10 |
| 2 | 2.4 | Server Board Features Overview | 10 |
| 2 | 2.5 | Available Front Bezel Support | 13 |
| 2 | 2.6 | Available Rack and Cabinet Mounting Kit Options | 14 |
| 3. | Power \$ | Subsystem | 15 |
| 3 | 3.1 | Mechanical Overview | 15 |
| 3 | 3.2 | Main Power Layout | 17 |
| 3 | 3.3 | Power Connectors | 17 |
| | 3.3.1 | Power Supply Module Card Edge Connector | 17 |
| | 3.3.2 | Hot Swap Backplane Power Connector | 18 |
| | 3.3.3 | Optical Drive Power Connector | 18 |
| 3 | 3.4 | Power Supply Module Efficiency | 19 |
| 3 | 3.5 | Power Cord Specification Requirements | 19 |
| 3 | 3.6 | AC Input Requirement | 19 |
| | 3.6.1 | Power Factor | 19 |
| | 3.6.2 | AC Input Voltage Specification | 20 |
| | 3.6.3 | AC Line Dropout/Holdup | 20 |
| | 3.6.4 | AC Line Transient Specification | 20 |
| | 3.6.5 | AC Line Surge Immunity | 20 |
| | 3.6.6 | AC Inrush | 21 |
| | 3.6.7 | Susceptibility Requirements | 21 |
| | 3.6.8 | Electrostatic Discharge Susceptibility | 21 |
| | 3.6.9 | Protection Circuits | 21 |
| | 3.6.10 | Over-current Protection (OCP) | 21 |
| | 3.6.11 | Over-voltage Protection (OVP) | 22 |
| | 3.6.12 | Over-temperature Protection (OTP) | 22 |
| 4. | Therma | ıl Management | |
| 4 | l.1 | Thermal Operation and Configuration Requirements | 23 |
| | | | |

| 4.2 | Thermal Management Overview | 24 |
|-------------------------|---|----|
| 4.2.1 | Set Throttling Mode | 24 |
| 4.2.2 | Altitude | 24 |
| 4.2.3 | Set Fan Profile | 25 |
| 4.2.4 | Fan PWM Offset | 25 |
| 4.2.5 | Quiet Fan Idle Mode | 25 |
| 4.2.6 | Thermal Sensor Input for Fan Speed Control | 25 |
| 4.3 | System Fans | 26 |
| 4.4 | Power Supply Fans | 28 |
| 4.5 | FRUSDR Utility | 29 |
| 5. System | 1 Storage and Peripheral Options | 30 |
| 5.1 | 2.5" Hard Disk Drive Support | 30 |
| 5.1.1 | 2.5" Drive Hot-Swap Backplane Overview | 31 |
| 5.1.2 | Cypress* CY8C22545 Enclosure Management Controller | 32 |
| 5.2 | 3.5" Hard Disk Drive Support | 32 |
| 5.2.1 | 3.5" Drive Hot-Swap Backplane Overview | 33 |
| 5.2.2 | Cypress* CY8C22545 Enclosure Management Controller | 35 |
| 5.3 | Fixed 3.5" Hard Disk Support | 35 |
| 5.4 | Optical Drive Support | 35 |
| 5.5 | SATA DOM Support | 36 |
| 6. Storage | e Controller Options Overview | 37 |
| 6.1 | Embedded SATA/SAS Controller support | 37 |
| 6.2 | Embedded Software RAID Support | 38 |
| 6.2.1 | Intel® Embedded Server RAID Technology 2 (ESRT2) ¹ | 38 |
| 6.2.2 | Intel® Rapid Storage Technology (RSTe)1 | 39 |
| 6.3 | Intel® Integrated RAID Module Support (Available Option) | 39 |
| 7. Front C | Control Panel and I/O Panel Overview | 42 |
| 7.1 | I/O Panel Features | 42 |
| 7.2 | Control Panel Features | 42 |
| 8. Intel [®] L | ocal Control Panel | 46 |
| 8.1 | LCD Functionality | 46 |
| 8.2 | Main Menu | 47 |
| 8.3 | Event Menu | 48 |
| 8.4 | View Menu | 48 |
| 8.4.1 | System FW Version (SysFwVer) | 48 |
| 8.4.2 | System Information (SysInfo) | 49 |
| 8.4.3 | BMC IP Configuration | 49 |
| 8.4.4 | RMM4 IP Configuration | 49 |
| 8.4.5 | Power | 49 |
| 8.4.6 | Last Post Code (Last PC) | 50 |
| 8.5 | Config Menu | 50 |
| | | |

| 8.5.1 | IP Version | 50 |
|-----------------|---|------------------|
| 8.5.2 | BMC IP | 50 |
| 8.5.3 | RMM4 IP | 52 |
| 8.5.4 | Boot Device | 52 |
| 8.5.5 | Banner | 52 |
| 9. PCI Ri | iser Card Support | 54 |
| 9.1 | Architectural Overview of the Server Board Riser Slot | 54 |
| 9.2 | Riser Card Support | 55 |
| 10. Mezza | anine Module Support | 56 |
| 10.1 | I/O Module Support | 56 |
| 10.2 | Intel® Remote Management Module 4 (RMM4) Lite and Managemer | nt NIC Support56 |
| Appendix | A: Integration and Usage Tips | 59 |
| Appendix | B: POST Code Diagnostic LED Decoder | 60 |
| Appendix | C: POST Code Errors | 66 |
| Glossary . | | 72 |
| | Documents | |

List of Figures

| Figure 1. Intel® Server System R1000EP | 3 |
|--|----|
| Figure 2. Intel® Server System R1000EP without Top Cover | 4 |
| Figure 3. Chassis Dimensions | 6 |
| Figure 4. System Components Overview | 8 |
| Figure 5. 3.5" Hard Drive Bay - 4 Drive Configuration | 8 |
| Figure 6. 2.5" Hard Drive Bay - 8 Drive Configuration | 9 |
| Figure 7. Back Panel Feature Identification | 9 |
| Figure 8. Front Control Panel Options | 10 |
| Figure 9. Intel [®] Server Board S2400EP | 11 |
| Figure 10. Intel [®] Light-Guided Diagnostic LEDs - Server Board | 13 |
| Figure 11. The Optional Front Bezel | 13 |
| Figure 12. Installing the Optional Front Bezel | 14 |
| Figure 13. Power Supply Module Mechanical Drawing | 15 |
| Figure 14. Power Supply Cable Harness | 16 |
| Figure 15. AC and DC Power Supplies - Connector View | 17 |
| Figure 16. Main Power Connector Identification | 17 |
| Figure 17. AC Power Cord | 19 |
| Figure 18. Fan Control Model | 26 |
| Figure 19. System Fan Identification | 27 |
| Figure 20. System Fan Assembly | 27 |
| Figure 21. Intel® Server System R1000EPServer Board System Fan Connector Locations | 28 |
| Figure 22. 2.5" Hard Drive Bay Drive Configuration | 30 |
| Figure 23. Removing 2.5" Hard Disk Drive | 30 |
| Figure 24. Drive Status LED States | 31 |
| Figure 25. Installing 2.5" Drive Hot-Swap Backplane | 31 |
| Figure 26. Hard Disk Drive Interface Front Connectors | 32 |
| Figure 27. Hard Disk Drive Interface Rear Connectors | 32 |
| Figure 28. 3.5" Hard Drive Bay Configuration | 32 |
| Figure 29. Removing 3.5" Hard Disk Drive | 33 |
| Figure 30. Status and Activity LEDs | 33 |
| Figure 31. 3.5" Drive Hot-Swap Backplane Installation | 34 |
| Figure 32. Hard Disk Drive Interface Front Connectors | 34 |
| Figure 33. Hard Disk Drive Interface Rear Connectors | 34 |
| Figure 34. Optical Drive Support | 35 |
| Figure 35. Install a SATA Optical Drive | 36 |
| Figure 36. InnoDisk* SATA Disk-on-Module (DOM) device | 36 |
| Figure 37. Intel [®] RAID C600 Upgrade Key Connector | 37 |
| Figure 38. Intel® Integrated RAID Module RMS25PB080 and RMS25PB040 | 40 |
| | |

| Figure 39. Intel® Integrated RAID Module RMS25JB080 and RMS25JB040 | 40 |
|---|----|
| Figure 40. Front I/O Panel Features | 42 |
| Figure 41. Front Control Panel Features | 43 |
| Figure 42. Intel® Local Control Panel Option | 46 |
| Figure 43. LCP Background color during normal operation | 47 |
| Figure 44. LCP Background color during an error | 47 |
| Figure 45. LCP Main Menu | 47 |
| Figure 46. LCP Event Menu | 48 |
| Figure 47. LCP View Menu | |
| Figure 48. System Firmware Versions Menu | 48 |
| Figure 49. System Information menu | 49 |
| Figure 50. LCP – BMC IP Configuration | |
| Figure 51. LCP – RMM4 IP Configuration | 49 |
| Figure 52. LCP – Power Consumed by the System Currently | 50 |
| Figure 53. LCP – Last BIOS Post Code | 50 |
| Figure 54. LCP – Configure Menu Items | 50 |
| Figure 55. LCP – IP Version configuration screen | 50 |
| Figure 56. LCP – BMC IP Configuration Menu | 50 |
| Figure 57. LCP – BMC IP Source Configuration Menu | 50 |
| Figure 58. Screen shots for Configuring IP Address, Subnet Mask and Gateway | 51 |
| Figure 59. State transition diagram for setting IP Address | 52 |
| Figure 60. Boot options configuration menu | 52 |
| Figure 61. Banner configuration menu | 52 |
| Figure 62. Riser Slot Architecture – Intel® C600 Upgrade Key NOT installed | 54 |
| Figure 63. Add-in Card Support | |
| Figure 64. Installing I/O Module | 56 |
| Figure 65. Intel® RMM4 Lite Activation Key Installation | |
| Figure 66. Intel® RMM4 Dedicated Management NIC Installation | 57 |
| Figure 67. POST Diagnostic LEDs | 60 |

List of Tables

| Table 1. System Feature Set | 4 |
|---|----|
| Table 2. System Environmental Limits Summary | 7 |
| Table 3. Power Supply Module Output Power Connector Pin-out | 17 |
| Table 4. Hot Swap Backplane Power Connector Pin-out ("HSBP PWR") | 18 |
| Table 5. Peripheral Drive Power Connector Pin-out ("ODD/SSD PWR") | 19 |
| Table 6. 600 Watt AC Power Supply Efficiency | 19 |
| Table 7. AC Power Cord Specifications | 19 |
| Table 8. AC Input Voltage Range | 20 |
| Table 9. AC Line Sag Transient Performance | 20 |
| Table 10. AC Line Surge Transient Performance | 20 |
| Table 11. Performance Criteria | |
| Table 12. 600 Watt Power Supply Overload Limits | 21 |
| Table 13. Over Voltage Protection (OVP) Limits | 22 |
| Table 14. System Fan Connector Pin-out | 28 |
| Table 15. Drive Activity LED Amber State | 31 |
| Table 16. Drive Activity LED Green State | 31 |
| Table 17. Intel® RAID C600 Upgrade Key Options | 38 |
| Table 18. Supported Intel® Integrated RAID Modules | 41 |
| Table 19. System Status LED State Definitions | 43 |
| Table 20. Power/Sleep LED Functional States | 45 |
| Table 21. Intel® I/O Modules Available for Server System R1000EP | |
| Table 22. Supported Intel® Remote Management Module | 57 |
| Table 23. Enabling Advanced Management Features | 58 |
| Table 24. POST Progress Code LED Example | 61 |
| Table 25. Diagnostic LED POST Code Decoder | 62 |
| Table 26. MRC Progress Codes | 64 |
| Table 27. MRC Fatal Error Codes | 65 |
| Table 28. POST Error Messages and Handling | 66 |
| Table 29. POST Error Beep Codes | 70 |
| Table 30. Integrated BMC Beep Codes | 70 |

<This page intentionally left blank.>

1. Introduction

This Technical Product Specification (TPS) provides system level information for the Intel[®] Server System R1000EP product family. It describes the functions and features of the integrated server system which includes the chassis layout, system boards, power sub-system, cooling sub-system, storage sub-system options, and available installable options. Server board specific detail can be obtained by referencing the *Intel[®] Server Board S2400EP Technical Product Specification*.

In addition, design-level information related to specific server board components/subsystems can be obtained by ordering External Product Specifications (EPS) or External Design Specifications (EDS) related to this server generation. EPS and EDS documents are made available under NDA with Intel® and must be ordered through your local Intel® representative. See the Reference Documents section at the end of this document for a complete list of available documents.

1.1 Chapter Outline

This document is divided into the following chapters:

- Chapter 1 Introduction
- Chapter 2 Product Family Overview
- Chapter 3 Power Subsystem
- Chapter 4 Thermal Management
- Chapter 5 System Storage and Peripheral Options
- Chapter 6 Storage Controller Options Overview
- Chapter 7 Front Control Panel and I/O Panel Overview
- Chapter 8 Intel[®] Local Control Panel
- Chapter 9 PCI Riser Card Support
- Chapter 10 Mezzanine Module Support
- Appendix A Integration and Usage Tips
- Appendix B POST Code Diagnostic LED Decoder
- Appendix C Post Code Errors
- Glossary
- Reference Documents

1.2 Server Board Use Disclaimer

Intel Corporation server boards support add-in peripherals and contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel® ensures through its own chassis development and testing that when Intel® server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel®-developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

1.3 Product Errata

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Product Errata are documented in the *Intel® Server Board S2400EP, Intel® Server System R1000EP Monthly Specification Update* which can be downloaded from http://www.intel.com/support.

2. Product Family Overview

This generation of Intel[®] 1U server platforms offers a variety of system options to meet the varied configuration requirements of high-density high-performance computing environments. The Intel[®] Server System R1000EP product family is comprised of several available 1U rack mount server systems that are all integrated with an Intel[®] Server Board S2400EP.

This chapter provides a high-level overview of the system features and available options as supported in different platform SKUs within this server family. Greater detail for each major system component or feature is provided in the following chapters.




Figure 1. Intel[®] Server System R1000EP




Figure 2. Intel[®] Server System R1000EP without Top Cover


Table 1. System Feature Set

| Server System | Integrated Server Board | |
|---|---|--|
| Intel® Server System R1000EP product family | Intel [®] Server Board S2400EP | |

| Feature | Description | | |
|--|--|--|--|
| Processor Support | Support for one or two Intel[®] Xeon[®] processors E5-2400 product family with a Thermal Design Power (TDP) of up to 95 Watts. | | |
| | ■ Eight DIMM slots – one DIMM/Channel on Channel A,B,D and E; two DIMMs/Channel on Channel C and F – three memory channels per processor | | |
| | Unbuffered DDR3 (UDIMM) and registered DDR3 (RDIMM) | | |
| Memory | Memory DDR3 data transfer rates of 800, 1066, 1333, and 1600 MT/s | | |
| | ■ DDR3 standard I/O voltage of 1.5V and DDR3 Low Voltage of 1.35V | | |
| Chipset | Intel® C602 chipset with support for optional Intel® RAID C600 Upgrade keys | | |
| | Video (back and front video connectors) | | |
| | RJ-45 Serial- A Port | | |
| External I/O connections | ■ Two RJ-45 Network Interface Connectors supporting 10/100/1000Mb for system with S2400EP2 | | |
| connections | Four RJ-45 Network Interface Connectors supporting 10/100/1000Mb for system with S2400EP2 | | |
| | ■ USB 2.0 connectors - 4 on back panel + 2 on front panel | | |
| Internal I/O Connectors/headers One Type-A USB 2.0 connector | | | |

| Feature | Description | | | |
|--|---|--|--|--|
| | The following I/O modules utilize a single proprietary on-board connector. An installed I/O module can be supported in addition to standard on-board features and any add-in expansion cards. • Quad port 1 GbE based on Intel® Ethernet Controller I350 – RMS25CB0080 | | | |
| I/O Module Accessory Options | Dual port 10GBase-T Ethernet module based on Intel[®] Ethernet Controller I350 – AXX10GBTWLIOM | | | |
| The coordinate of the coordina | Dual SFP+ port 10GbE module based on Intel[®] 82500 10 GbE controller – AXX10GBNIAIOM | | | |
| | Single Port FDR speed InfiniBand* module with QSFP connector – AXX1FDRIBIOM Intel[®] Quick Assist Accelerator Card – AXXQAAIOMOD | | | |
| | ■ Intel [®] SAS Roc Module | | | |
| System Fans | Five single rotor managed system fans | | | |
| Riser Cards | Support for one PCle riser card. Slot #6 (PCle x16): Single add-in card slot – PCle x16 lanes, x16 slot (ships with system) | | | |
| Video Integrated 2D Video Controller 16 MB DDR3 Memory | | | | |
| On-board storage controllers and options | Two 7-pin single port AHCI SATA connectors capable of supporting up to 6 Gb/sec Two SCU 4-port mini-SAS connectors capable of supporting up to 3 Gb/sec SAS/SATA SCU 0 Port (Enabled standard) SCU 1 Port (Requires Intel® RAID C600 Upgrade Key) Intel® RAID C600 Upgrade Key support providing optional expanded SATA/SAS RAID capabilities | | | |
| Security Intel® Trusted Platform Module (TPM) - AXXTPME5 (Accessory Option) | | | | |
| Integrated Baseboard Management Controller, IPMI 2.0 compliant Support for Intel® Server Management Software Intel® Remote Management Module 4 Lite – Accessory option Intel® Remote Management Module 4 Management NIC – Accessory option | | | | |
| Power Supply Options | AC 80 PLUS compliant 600W | | | |
| 4x - 3.5" SATA Fixed Hard Drive Bays + Optical Drive support 4x - 3.5" SATA/SAS Fixed Hot Swap Hard Drive Bays + Optical Drive support 8x - 2.5" SATA/SAS Hot Swap Hard Drive Bays | | | | |
| Supported Rack Mount Kit Accessory Options | Tool-less rack mount rail kit – Intel Product Code – AXXPRAIL Value rack mount rail kit – Intel Product Code – AXXVRAIL Cable Management Arm – Intel Product Code – AXX1U2UCMA (supported with AXXPRAIL only) 2-post fixed mount bracket kit – Intel Product Code – AXX2POSTBRCKT | | | |

2.1 Chassis Dimensions






Figure 3. Chassis Dimensions

2.2 System Level Environmental Limits

The following table defines the system level operating and non-operating environmental limits.

Table 2. System Environmental Limits Summary

| Parameter Limits | | Limits | | | | |
|---|--|---|--|--|--|--|
| Temperature | | | | | | |
| | Operating | ASHRAE Class A2 – Continuous Operation. 10° C to 35° C (50° F to 95° F) with the maximum rate of change not to exceed 10°C per hour | | | | |
| | | ASHRAE Class A3 – Includes operation up to 40C for up to 900 hours per year. | | | | |
| | | ASHRAE Class A4 – Includes operation up to 45C for up to 90 hours per year. | | | | |
| | Shipping | -40° C to 70° C (-40° F to 158° F) | | | | |
| Altitude | | | | | | |
| | Operating | Support operation up to 3050m with ASHRAE class deratings. | | | | |
| Humidity | | | | | | |
| | Shipping | 50% to 90%, non-condensing with a maximum wet bulb of 28° C (at temperatures from 25° C to 35° C) | | | | |
| Shock | | | | | | |
| | Operating | Half sine, 2g, 11 mSec | | | | |
| | Unpackaged | Trapezoidal, 25g, velocity change is based on packaged weight | | | | |
| | Packaged | Product Weight: ≥ 40 to < 80 | | | | |
| | | Non-palletized Free Fall Height = 18 inches | | | | |
| 1.01 e | | Palletized (single product) Free Fall Height = NA | | | | |
| Vibration | | FILL FOOLING ON DIVID | | | | |
| | Unpackaged | 5 Hz to 500 Hz 2.20 g RMS random | | | | |
| 40.00 | Packaged | 5 Hz to 500 Hz 1.09 g RMS random | | | | |
| AC-DC | Valtage | 00 10 422 | | | | |
| | Voltage | 90 Hz to 132 V and 180 V to 264 V | | | | |
| | Frequency | 47 Hz to 63 Hz | | | | |
| | Source Interrupt | No loss of data for power line drop-out of 12 mSec | | | | |
| | Surge Non- operating and operating | Unidirectional | | | | |
| | Line to earth | AC Leads 2.0 kV | | | | |
| | Only | I/O Leads 1.0 kV | | | | |
| ESD | | DC Leads 0.5 kV | | | | |
| EOU | Air Diagharas | 12.0 kV | | | | |
| | Air Discharged | 8.0 kV | | | | |
| | Contact Discharge | O.U KV | | | | |
| Acoustics Sound Power Measured | | | | | | |
| | Power in Watts | <300 W ≥300 W ≥600 W ≥1000 W | | | | |
| | Servers/Rack Mount BA | 7.0 7.0 7.0 7.0 | | | | |

Disclaimer Note: Intel Corporation server boards contain a number of high-density VLSI and power delivery components that need adequate airflow to cool. Intel[®] ensures through its own chassis development and testing that when Intel[®] server building blocks are used together, the fully integrated system will meet the intended thermal requirements of these components. It is the responsibility of the system integrator who chooses not to use Intel[®] developed server building blocks to consult vendor datasheets and operating parameters to determine the amount of airflow required for their specific application and environmental conditions. Intel Corporation cannot be held responsible if components fail or the server board does not operate correctly when used outside any of their published operating or non-operating limits.

See the Intel® S2400EP Product Family Power Budget and Thermal Configuration Tool for system configuration requirements and limitations.

2.3 System Features and Options Overview




Figure 4. System Components Overview

2.3.1 Hot Swap Hard Drive Bay and Front Panel Options




Figure 5. 3.5" Hard Drive Bay - 4 Drive Configuration




Figure 6. 2.5" Hard Drive Bay - 8 Drive Configuration

2.3.2 Back Panel Features





Figure 7. Back Panel Feature Identification

2.3.3 Front Control Panel Options



| Α | A System ID Button w/Integrated LED | | System Status LED |
|--|-------------------------------------|---|-------------------------------|
| B NMI Button (recessed, tool required for use) | | G | Power Button w/Integrated LED |
| C NIC-1 Activity LED | | Н | Hard Drive Activity LED |
| D NIC-3 Activity LED | | - | NIC-4 Activity LED |
| Е | E System Cold Reset Button | | NIC-2 Activity LED |

Figure 8. Front Control Panel Options

2.4 Server Board Features Overview

The following illustration provides a general overview of the server board, identifying key feature and component locations.





Figure 9. Intel® Server Board S2400EP






Figure 10. Intel[®] Light-Guided Diagnostic LEDs - Server Board

2.5 Available Front Bezel Support

The optional front bezel is made of molded plastic and uses a snap-on design. When installed, its design allows for maximum airflow to maintain system cooling requirements. The face of the bezel assembly includes optional snap-in identification badge and wave (shown) features to allow for customization.

(Intel Product Order Code - A1UBEZEL)



Figure 11. The Optional Front Bezel




Figure 12. Installing the Optional Front Bezel

2.6 Available Rack and Cabinet Mounting Kit Options

- Tool-less rack mount rail kit Intel Product Code AXXPRAIL
 - o 1U and 2U compatible
 - o 65 lbs max support weight
 - o Tool-less installation
 - Full extension from rack
 - Drop in system install
 - o Optional cable management arm support
- Value rack mount rail kit Intel Product Code AXXVRAIL
 - 1U to 4U compatible
 - o 130 lbs max support weight
 - o Tool-less chassis attach
 - Tools required to attach to rails to rack
 - 2/3 extension from rack
- Cable Management Arm Intel Product Code AXX1U2UCMA (supported with AXXPRAIL only)
- 2-Post Fixed mount bracket kit Intel Product Code AXX2POSTBRCKT.

3. Power Subsystem

This chapter will provide a high level overview of the power management features and specification data for the power supply options available for this server product.

The server system support one fixed power supply. The power supply option available for this server product: 600W AC. This is a single-phase full range AC input, active power factor correction switching power supply with 600 Watts output including +12V1, +12V2, +12V3, +5V, +3.3V, -12V and +5VSB.

3.1 Mechanical Overview

The physical size of the power supply enclosure is 39/40mm x 74mm x 185mm. The power supply contains a single 40mm fan. The power supply has a card edge output that interfaces with a 2x25 card edge connector in the system.




Figure 13. Power Supply Module Mechanical Drawing




Figure 14. Power Supply Cable Harness




Figure 15. AC and DC Power Supplies - Connector View

3.2 Main Power Layout




Figure 16. Main Power Connector Identification

3.3 Power Connectors

3.3.1 Power Supply Module Card Edge Connector

Each power supply module has a single 2x25 card edge output connection that plugs directly into a matching slot connector on the server board (PSU#1) and power distribution board (PSU#2). The connector provides both power and communication signals. The following table defines the connector pin-out.

Table 3. Power Supply Module Output Power Connector Pin-out

| Pin | Name | Pin | Name |
|-----|------|-----|------|
| A1 | GND | B1 | GND |

| Pin | Name | Pin | Name |
|-----|-------------------|-----|--------------------------|
| A2 | GND | B2 | GND |
| A3 | GND | В3 | GND |
| A4 | GND | B4 | GND |
| A5 | GND | B5 | GND |
| A6 | GND | B6 | GND |
| A7 | GND | B7 | GND |
| A8 | GND | B8 | GND |
| A9 | GND | В9 | GND |
| A10 | +12V | B10 | +12V |
| A11 | +12V | B11 | +12V |
| A12 | +12V | B12 | +12V |
| A13 | +12V | B13 | +12V |
| A14 | +12V | B14 | +12V |
| A15 | +12V | B15 | +12V |
| A16 | +12V | B16 | +12V |
| A17 | +12V | B17 | +12V |
| A18 | +12V | B18 | +12V |
| A19 | PMBus* SDA | B19 | A0 (SMBus* address) |
| A20 | PMBus* SCL | B20 | A1 (SMBus* address) |
| A21 | PSON | B21 | 12V stby |
| A22 | SMBAlert# | B22 | Cold Redundancy Bus |
| A23 | Return Sense | B23 | 12V load share bus |
| A24 | +12V remote Sense | B24 | No Connect |
| A25 | PWOK | B25 | Compatibility Check pin* |

The server board provides several connectors to provide power to various system options. The following sub-sections will identify the location; provide the pin-out definition; and provide a brief usage description for each.

3.3.2 Hot Swap Backplane Power Connector

The server board includes one white 2x4-pin power connector that is cabled to the hot swap backplane. On the server board, this connector is labeled as "HSBP PWR". The following table provides the pin-out for this connector.

Table 4. Hot Swap Backplane Power Connector Pin-out ("HSBP PWR")

| Signal Description | Pin# | Pin# | Signal Description |
|--------------------|------|------|--------------------|
| P12V_240VA | 5 | 1 | GROUND |
| P12V_240VA | 6 | 2 | GROUND |
| P12V_240VA | 7 | 3 | GROUND |
| P12V_240VA | 8 | 4 | GROUND |

3.3.3 Optical Drive Power Connector

The server board includes one brown 2x3-pin power connector intended to provide power to an optionally installed optical drive. On the server board this connector is labeled as "ODD/SSD PWR". The following table provides the pin-out for this connector.

Table 5. Peripheral Drive Power Connector Pin-out ("ODD/SSD PWR")

| Signal Description | Pin# | Pin# | Signal Description |
|--------------------|------|------|--------------------|
| P12V | 4 | 1 | P5V |
| P3V3 | 5 | 2 | P5V |
| GROUND | 6 | 3 | GROUND |

3.4 Power Supply Module Efficiency

The following table provides the required minimum efficiency level at various loading conditions. These are provided at three different load levels: 100%, 50% and 20%. Efficiency is tested over an AC input voltage range of 115 VAC to 220 VAC.

Table 6. 600 Watt AC Power Supply Efficiency

| Loading | 100% of maximum | 50% of maximum | 20% of maximum |
|--------------------|-----------------|----------------|----------------|
| Minimum Efficiency | >=85% | >=88% | >=85% |

3.5 Power Cord Specification Requirements

Power cords used must meet the specification requirements listed in the following table.

Table 7. AC Power Cord Specifications

| Cable Type | SJT |
|--------------------|--------|
| Wire Size | 16 AWG |
| Temperature Rating | 105°C |
| Amperage Rating | 13 A |
| Voltage Rating | 125 V |




Figure 17. AC Power Cord

3.6 AC Input Requirement

3.6.1 Power Factor

The power supply must meet the power factor requirements stated in the Energy Star® Program Requirements for Computer Servers. These requirements are stated below. For all loading conditions where the output power is greater than or equal to 75 watts.

| Output power | 20% load | 50% load | 100% load |
|--------------|----------|----------|-----------|
| Power factor | 0.80 | 0.90 | 0.98 |

Tested at 230Vac, 50Hz and 60Hz and 115VAC, 60Hz

3.6.2 AC Input Voltage Specification

The power module shall operate over the range and limits shown in the following table:

Table 8. AC Input Voltage Range

| Parameter | Min. | Rated | VMAX |
|---------------|----------------------|--------------------------|----------------------|
| Voltage (110) | 90 V _{rms} | 100-127 V _{rms} | 140 V _{rms} |
| Voltage (220) | 180 V _{rms} | 200-240 V _{rms} | 264 V _{rms} |
| Frequency | 47 Hz | 50/60 | 63 Hz |

Notes:

- 1. Maximum input current at low input voltage range shall be measured at 90VAC, at max load.
- 2. Maximum input current at high input voltage range shall be measured at 180VAC, at max load.

3.6.3 AC Line Dropout/Holdup

An AC line dropout is defined when the AC input drops to 0VAC at any phase angle of the nominal AC line voltage. An AC line dropout less than 10ms shall not cause any tripping of control signals or protection circuits for 600W output. If the AC line dropout over 10ms, the power supply should recover back to normal operation and meet all turn on requirements. Any dropout of the AC line shall not cause damage to the power supply.

3.6.4 AC Line Transient Specification

AC line transient conditions shall be defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout", these conditions will be defined as the AC line voltage dropping below nominal voltage conditions. "Surge" will be defined to refer to conditions when the AC line voltage rises above nominal voltage. The power supply shall meet the requirements under the following AC line sag and surge conditions.

Table 9. AC Line Sag Transient Performance

| | AC Line Sag (1 Osec interval between each sagging) | | | | |
|------------|--|---------------------------|----------------|---|--|
| Duration | Sag | Operating AC Voltage | Line Frequency | Performance Criteria | |
| Continuous | 10% | Nominal AC Voltage ranges | 50/60Hz | No loss of function or performance | |
| 1 to 12ms | 100% | Nominal AC Voltage ranges | 50/60Hz | No loss of function or performance | |
| > 12ms | >30% | Nominal AC Voltage ranges | 50/60Hz | Loss of function acceptable, self-recoverable | |

Table 10. AC Line Surge Transient Performance

| | AC Line Sag (10sec interval between each sagging) | | | | | |
|------------|---|---------------------------|----------------|---|--|--|
| Duration | Sag | Operating AC Voltage | Line Frequency | Performance Criteria | | |
| Continuous | 10% | Nominal AC Voltage ranges | 50/60Hz | No loss of function or performance | | |
| 1 to 12ms | 100% | Nominal AC Voltage ranges | 50/60Hz | No loss of function or performance | | |
| > 12ms | >30% | Nominal AC Voltage ranges | 50/60Hz | Loss of function acceptable, self-recoverable | | |

3.6.5 AC Line Surge Immunity

The power supply shall be tested with the system for immunity to AC Ring Wave and AC Unidirectional wave, both up to 2kV. Power supply shall operate normally without any component damage under any condition.

BI-WAVE 12Ω±2.0kV (Common mode) 2Ω±1.0kV (Differential mode) RING-WAVE 500A±2.0kV (Common mode) 500A±1.0kV (Differential mode)

3.6.6 AC Inrush

The peak inrush current shall be less than 55A peak at 115VAC input and 230VAC input, Cold start and 25°C.

3.6.7 Susceptibility Requirements

The power supply shall meet the following electrical immunity requirements when connected to a cage with an external EMI filter which meets the criteria defined in the SSI document EPS Power Supply Specification. For further information on Intel® standards please request a copy of the Intel® Environmental Standards Handbook.

Table 11. Performance Criteria

| Level | Description |
|-------|---|
| Α | The apparatus shall continue to operate as intended. No degradation of performance. |
| В | The apparatus shall continue to operate as intended. No degradation of performance beyond spec limits. |
| С | Temporary loss of function is allowed provided the function is self-recoverable or can be restored by the |
| | operation of the controls. |

3.6.8 Electrostatic Discharge Susceptibility

The power supply shall comply with the limits defined in EN 55024: 1998 using the IEC 61000-4-2:1995 test standard and performance criteria B defined in Annex. B of CISPR 24.

AIR DISCHARGE ±8kV CONTACT DISCHARGE ±4kV

3.6.9 Protection Circuits

If the power supply latches off due to a protection circuit tripping, an AC cycle OFF for 15sec min (with +5VSB/0.1A) and a PSON[#] cycle HIGH for 1sec shall be able to reset the power supply.

3.6.10 Over-current Protection (OCP)

Each output shall have individual OCP protection circuits. The PSU shall shutdown and latch off after an over current condition occurs. Whereas OCP of +5VSB shall turn the power supply into "hiccup mode" until the OCP condition removed. The values are measured at the PSU harness connectors and shall not be damaged from repeated power cycling in this condition. There shall be current sensors and limit circuits to shut down the entire power supply if the limit is exceeded. The limits are listed below.

Table 12. 600 Watt Power Supply Overload Limits

| Outout Voltage | Continuous Load | | |
|----------------|-------------------|-------------------|--|
| Output Voltage | Current Limit MIN | Current Limit MAX | |
| +12V1 | 36A | 41A | |
| +12V2 | 18.2A | 20A | |
| +12V3 | 18.2A | 20A | |
| +5V | 5.5A | 10A | |
| +3.3V | 15.5A | 20A | |

| Output Voltage | Continuous Load | | |
|----------------|-------------------|-------------------|--|
| | Current Limit MIN | Current Limit MAX | |
| -12V | | 4A | |
| +5VSB | | 4.5A | |

3.6.11 Over-voltage Protection (OVP)

Each output shall have individual OVP protection circuits built in and it shall be locally sensed. The PSU shall shutdown and latch off after an over voltage condition occurs. The output voltages are measured at the harness connectors. The voltage shall never exceed the maximum levels when measured at the power pins of the output harness connector during any single point of fail. The voltage shall never trip any lower than the minimum levels when measured at the power pins of the connector.

Table 13. Over Voltage Protection (OVP) Limits

| Output Voltage | OVP MIN (V) | OVP MAX (V) |
|-------------------|-------------|-------------|
| +3.3V | 3.7 | 4.5 |
| +5V | 5.7 | 6.5 |
| +12V1/+12V2/+12V3 | 13.3 | 15.6 |
| -12V | -13.3 | -15.6 |
| +5VSB | 5.7 | 6.5 |

3.6.12 Over-temperature Protection (OTP)

The power supply shall be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an OTP condition the PSU will shut down. When the power supply temperature drops to within specified limits, the power supply shall restore power automatically, while the +5VSB remains always on. The OTP trip level shall have a minimum of 4°C of ambient temperature hysteresis, so that the power supply will not oscillate on and off due to temperature recovery condition.

4. Thermal Management

The fully integrated system is designed to operate at external ambient temperatures of between 10°C and 35°C with limited excursion based operation up to 45°C, as specified in Table 2. Working with integrated platform management, several features within the system are designed to move air in a front to back direction, through the system and over critical components in order to prevent them from overheating and allow the system to operate with best performance.

The Intel® Server System R1000EP product family supports short-term, excursion-based, operation up to 45°C (ASHRAE A4) with limited performance impact. The configuration requirements and limitations are described in the configuration matrix found in the Intel® S2400EP Product Family Power Budget and Thermal Configuration Tool, available as a download online at http://www.intel.com/support.

The installation and functionality of several system components are used to maintain system thermals. They include five managed single rotor 40mm x 28mm system fans, an air duct, populated hard drive carriers, and installed CPU heats sinks. Hard drive carriers can be populated with a hard drive or supplied drive blank. In addition, it may be necessary to have specific DIMM slots populated with DIMMs or supplied DIMM blanks.

4.1 Thermal Operation and Configuration Requirements

To keep the system operating within supported maximum thermal limits, the system must meet the following operating and configuration guidelines:

- The system operating ambient is designed for sustained operation up to 35°C (ASHRAE Class A2) with short term excursion based operation up to 45°C (ASHRAE Class A4).
 - The system can operate up to 40°C (ASHRAE Class A3) for up to 900 hours per year
 - The system can operate up to 45°C (ASHRAE Class A4) for up to 90 hours per year
 - When operating within the extended operating temperature range, then system performance may be impacted.
 - There is no long term system reliability impact when operating at the extended temperature range within the approved limits.
- Specific configuration requirements and limitations are documented in the configuration matrix found in the Intel[®] Server Board S2400EP product family Power Budget and Thermal Configuration Guidelines Tool, available as a download online at http://www.intel.com.
- The CPU-1 processor + CPU heat sink must be installed first. The CPU-2 heat sink must be installed at all times, with or without a processor installed.
- Memory Slot population requirements
 - DIMM Population Rules on CPU-1 Install DIMMs in order; Channels A, B, and C, Start with1st DIMM (Blue Slot) on each channel, then slot 2.
 - DIMM Population Rules on CPU-2 Install DIMMs in order; Channels D, E, and F. Start with1st DIMM (Blue Slot) on each channel, then slot 2.
- All hard drive bays must be populated. Hard drive carriers can be populated with a hard drive or supplied drive blank.
- The air duct must be installed at all times.

The system top-cover must be installed at all times.

4.2 Thermal Management Overview

In order to maintain the necessary airflow within the system, all of the previously listed components and top cover need to be properly installed. For best system performance, the external ambient temperature should remain below 35°C and all system fans should be operational.

Note: All system fans are controlled independent of each other. The fan control system may adjust fan speeds for different fans based on increasing/decreasing temperatures in different thermal zones within the chassis.

In the event that system thermals should continue to increase with the system fans operating at their maximum speed, platform management may begin to throttle bandwidth of either the memory subsystem or the processors or both, in order to keep components from overheating and keep the system operational. Throttling of these sub-systems will continue until system thermals are reduced below preprogrammed limits.

Should system temperatures increase to a point beyond the maximum thermal limits, the system will shut down, the System Status LED will change to a solid Amber state, and the event will be logged to the system event log.

Note: Sensor data records (SDRs) for any given system configuration must be loaded by the system integrator for proper thermal management of the system. SDRs are loaded using the FRUSDR utility.

An intelligent Fan Speed Control (FSC) and thermal management technology (mechanism) is used to maintain comprehensive thermal protection, deliver the best system acoustics, and fan power efficiency. Options in <F2> BIOS Setup (BIOS>Advanced>System Acoustic and Performance Configuration) allow for parameter adjustments based on the actual system configuration and usage. Refer to the following sections for a description of each setting.

4.2.1 Set Throttling Mode

This option is used to select the desired memory thermal throttling mechanism. Available settings include:

[Auto], [DCLTT], [SCLTT] and [SOLTT].

[Auto] – Factory Default Setting - BIOS automatically detects and identifies the appropriate thermal throttling mechanism based on DIMM type, airflow input, and DIMM sensor availability.

[DCLTT] – Dynamic Closed Loop Thermal Throttling: for the SOD DIMM with system airflow input

[SCLTT] - Static Close Loop Thermal Throttling: for the SOD DIMM without system airflow input

[SOLTT] – Static Open Loop Thermal Throttling: for the DIMMs without sensor on DIMM (SOD)

4.2.2 Altitude

This option is used to select the proper altitude that the system will be used in. Available settings include: [300m or less], [301m-900m], [901m-1500m], [Above 1500m].

Selecting an altitude range that is lower than the actual altitude the system will be operating at, can cause the fan control system to operate less efficiently, leading to higher system thermals and lower system performance. If the altitude range selected is higher than the actual altitude the system will be operating at, the fan control system may provide better cooling but with higher acoustics and higher fan power consumption. If the altitude is not known, selecting a higher altitude is recommended in order to provide sufficient cooling

4.2.3 Set Fan Profile

This option is used to set the desired Fan Profile. Available settings include:

[Performance] and [Acoustic].

The Acoustic mode offers best acoustic experience and appropriate cooling capability covering mainstream and majority of the add-in cards with 100LFM thermal requirements. Performance mode is designed to provide sufficient cooling capability covering all kinds of add-in cards on the market. For any add-in card requiring more than 100LFM, performance mode must be selected to provide sufficient cooling capability.

4.2.4 Fan PWM Offset

This option is reserved for manual adjustment to the minimum fan speed curves. The valid range is from [0 to 100] which stands for 0% to 100% PWM adding to the minimum fan speed. This feature is valid when Quiet Fan Idle Mode is at Enabled state. The default setting is [0]

4.2.5 Ouiet Fan Idle Mode

This feature can be [Enabled] or [Disabled]. If enabled, the fans will either shift to a lower speed or stop when the aggregate sensor temperatures are satisfied, indicating the system is at ideal thermal/light loading conditions. When the aggregate sensor temperatures are not satisfied, the fans will shift back to normal control curves. If disabled, the fans will never shift into lower fan speeds or stop, regardless of whether the aggregate sensor temperatures are satisfied or not. The default setting is [Disabled]

Note: The above feature may or may not be in effect and depends on the actual thermal characteristics of the specified system.

4.2.6 Thermal Sensor Input for Fan Speed Control

The BMC uses various IPMI sensors as inputs to fan speed control. Some of the sensors are actual physical sensors and some are "virtual" sensors derived from calculations.

The following IPMI thermal sensors are used as input to fan speed control:

- Front Panel Temperature Sensor¹
- CPU Margin Sensors^{2,4,5}
- DIMM Thermal Margin Sensors^{2,4}
- Exit Air Temperature Sensor^{1,7,9}
- PCH Temperature Sensor^{3,5}
- On-board Ethernet Controller Temperature Sensors^{3, 5}
- Add-In Intel[®] SAS/IO Module Temperature Sensors^{3, 5}
- PSU Thermal Sensor^{3, 8}
- CPU VR Temperature Sensors^{3, 6}

- DIMM VR Temperature Sensors^{3, 6}
- BMC Temperature Sensor^{3, 6}
- Global Aggregate Thermal Margin Sensors⁷
- Hot Swap Backplane Temperature Sensors
- I/O module Temperature Sensor (With option installed)
- Intel[®] ROC Module (With option installed)

Notes:

- 1. For fan speed control in Intel[®] chassis
- 2. Temperature margin from throttling threshold
- 3. Absolute temperature
- 4. PECI value or margin value
- 5. On-die sensor
- 6. On-board sensor
- 7. Virtual sensor
- 8. Available only when PSU has PMBus*
- 9. Calculated estimate

The following diagram illustrates the fan speed control structure




Figure 18. Fan Control Model

4.3 System Fans

Five managed single rotor 40mm x 28mm system fans and an embedded fan for installed power supply, provide the primary airflow for the system. The system is designed for fixed fans when configured with one fixed power supply module.




Figure 19. System Fan Identification

Each system fan is mounted inside its own plastic fan housing which include rotational vibration dampening features. The fan assemblies are held in place by fitting them over mounting pins coming up from the chassis base.




Figure 20. System Fan Assembly

The system fan assembly is designed for ease of use and supports several features.

System fans are NOT hot-swappable.

Each fan and fan assembly is designed for tool-less insertion and extraction from the system. For instructions on fan replacement, see the *Intel® Server System R1000EP Service Guide*.

Fan speed for each fan is controlled by integrated platform management as controlled by the integrated BMC on the server board. As system thermals fluctuate high and low, the integrated BMC firmware will increase and decrease the speeds to specific fans to regulate system thermals.

Each fan has a tachometer signal that allows the integrated BMC to monitor its status.

Each fan has a10-pin wire harness that connects to a matching connector on the server board.




Figure 21. Intel® Server System R1000EPServer Board System Fan Connector Locations

| SYS_FAN 1 | | SYS_FAN 2 | | SYS_FAN 3 | |
|-------------------------|----------|---------------------|------|---------------------|------|
| Signal Description Pin# | | Signal Description | Pin# | Signal Description | Pin# |
| FAN_TACH1_IN | 1 | FAN_TACH3_IN | 1 | FAN_TACH5_IN | 1 |
| FAN_IBMC_PWM0_R_BUF | 2 | FAN_IBMC_PWM1_R_BUF | 2 | FAN_IBMC_PWM2_R_BUF | 2 |
| P12V_FAN | 3 | P12V_FAN | 3 | P12V_FAN | 3 |
| P12V_FAN | 4 | P12V_FAN | 4 | P12V_FAN | 4 |
| FAN_TACH0_IN | 5 | FAN_TACH2_IN | 5 | FAN_TACH4_IN | 5 |
| GROUND | 6 | GROUND | 6 | GROUND | 6 |
| GROUND | 7 | GROUND | 7 | GROUND | 7 |
| FAN_SYS0_PRSNT_N | 8 | FAN_SYS1_PRSNT_N | 8 | FAN_SYS2_PRSNT_N | 8 |
| LED_FAN_FAULT0_R | 9 | LED_FAN_FAULT1_R | 9 | LED_FAN_FAULT2_R | 9 |
| LED_FAN0 | 10 | LED_FAN1 | 10 | LED_FAN2 | 10 |
| SYS_FAN 4 | | SYS_FAN 5 | | | |
| Signal Description Pin# | | Signal Description | Pin# | | |
| FAN_TACH7_IN | 1 | FAN_TACH9_IN | 1 | | |
| FAN_IBMC_PWM3_R_BUF | 2 | FAN_IBMC_PWM4_R_BUF | 2 | | |
| P12V_FAN | 3 | P12V_FAN | 3 | | |
| P12V_FAN | 4 | P12V_FAN | 4 | | |
| FAN_TACH6_IN 5 | | FAN_TACH8_IN | 5 | | |
| GROUND | GROUND 6 | | 6 | | |
| GROUND 7 | | GROUND | 7 | | |
| FAN_SYS3_PRSNT_N | 8 | FAN_SYS4_PRSNT_N | 8 | | |
| LED FAN FAULT3 R | 9 | LED FAN FAULT4 R | 9 | | |

Table 14. System Fan Connector Pin-out

4.4 Power Supply Fans

LED_FAN3

The installed power supply module includes one embedded (non-removable) fan. It is responsible for airflow through the power supply module. Should this fan fail, the power supply

10

LED_FAN4

will continue to operate until its internal temperature reaches an upper critical limit. The power supply will be protected against over temperature conditions caused by loss of fan cooling or excessive ambient temperature. In an over-temperature protection condition, the power supply module will shut down.

4.5 FRUSDR Utility

The purpose of the embedded platform management and fan control systems is to monitor and control various system features, and to maintain an efficient operating environment. Platform management is also used to communicate system health to supported platform management software and support mechanisms. The FRUSDR utility is used to program the server board with platform specific environmental limits, configuration data, and the appropriate sensor data records (SDRs), for use by these management features.

The FRUSDR utility must be run as part of the initial platform integration process before it is deployed into a live operating environment. It must be run with the system fully configured and each time the system configuration changes.

The FRUSDR utility for the given server platform can be run as part of the *Intel*[®] *Server Deployment Toolkit and Management* DVD that ships with each Intel server, or can be downloaded from http://www.intel.com/support.

Note: The embedded platform management system may not operate as expected if the platform is not updated with accurate system configuration data. The FRUSDR utility must be run with the system fully configured and each time the system configuration changes for accurate system monitoring and event reporting.

5. System Storage and Peripheral Options

The Intel® Server System R1000EP product family has support for many storage device options, including:

- Hot Swap 2.5" Hard Disk Drives
- Hot Swap 3.5" Hard Disk Drives
- Fixed 3.5" Hard Disk Drives
- SATA Optical Drive

Support for different storage and peripheral device options will vary depending on the system SKU. This section will provide an overview of each available option.

5.1 2.5" Hard Disk Drive Support

The server is available with support for eight 2.5" hard disk drives as illustrated below:




Figure 22. 2.5" Hard Drive Bay Drive Configuration

The drive bay can support either SATA or SAS hard disk drives. Mixing of drive types within the hard drive bay is not supported. Hard disk drive type is dependent on the type of host bus controller used, SATA only or SAS. Each 2.5" hard disk drive is mounted to a drive carrier, allowing for hot swap extraction and insertion. Drive carriers have a latching mechanism that is used to extract and insert drives from the chassis, and lock the tray in place.




Figure 23. Removing 2.5" Hard Disk Drive

Light pipes integrated into the drive tray assembly direct light emitted from Amber drive status and Green activity LEDs located next to each drive connector on the backplane, to the drive tray faceplate, making them visible from the front of the system.




Figure 24. Drive Status LED States

| | Off | No access and no fault |
|-------|----------|--|
| Amber | Solid On | Hard Drive Fault has occurred |
| | Blink | RAID rebuild in progress (1 Hz), Identify (2 Hz) |

Table 15. Drive Activity LED Amber State

| | Condition | Drive Type | Behavior |
|-------|----------------------------------|------------|--|
| | Power on with no drive activity | SAS | LED stays on |
| | I ower on with no drive activity | SATA | LED stays off |
| | Dower on with drive activity | SAS | LED blinks off when processing a command |
| Green | Power on with drive activity | SATA | LED blinks on when processing a command |
| | Dower on and drive anun down | SAS | LED stays off |
| | Power on and drive spun down | SATA | LED stays off |
| | Power on and drive spinning up | SAS | LED blinks |
| | Fower on and unive spirining up | SATA | LED stays off |

Table 16. Drive Activity LED Green State

5.1.1 2.5" Drive Hot-Swap Backplane Overview

A backplane is attached to the back of the drive bay assembly.




Figure 25. Installing 2.5" Drive Hot-Swap Backplane

Eight hard disk drive interface connectors are mounted on the front side of each backplane (see letter A), each providing both power and I/O signals to the attached hard disk drives.

Figure 26. Hard Disk Drive Interface Front Connectors

Several connectors are there on the backside of each backplane. The following illustration identifies each.




Figure 27. Hard Disk Drive Interface Rear Connectors

- **A** Power Harness Connector The backplane includes a 2x2 connector supplying power to the backplane. Power is routed to the backplane through a power cable harness from the server board.
- **B** Multi-port Mini-SAS Cable Connectors The backplane includes two multi-port mini-SAS cable connectors, each providing I/O signals for four SAS/SATA hard drives on the backplane. Cables can be routed from matching connectors on the server board, add-in SAS/SATA RAID cards, or optionally installed SAS expander cards.
- **C** SMBus* Cable Connectors The backplane includes a 1x5 cable connector used as a management interface to the server board.

5.1.2 Cypress* CY8C22545 Enclosure Management Controller

The backplane supports enclosure management using a Cypress* CY8C22545 Programmable System-on-Chip (PSoC*) device. The CY8C22545 drives the hard drive activity/fault LED, hard drive present signal, and controls hard drive power-up during system power-on.

5.2 3.5" Hard Disk Drive Support

The server is available with support for four 3.5" hard disk drives as illustrated below.




Figure 28. 3.5" Hard Drive Bay Configuration

The drive bay can support either SATA or SAS hard disk drives. Mixing of drive types within the hard drive bay is not supported. Hard disk drive type is dependent on the type of host bus controller used, SATA only or SAS. Each 3.5" hard disk drive is mounted to a drive tray, allowing for hot swap extraction and insertion. Drive trays have a latching mechanism that is used to extract and insert drives from the chassis, and lock the tray in place.




Figure 29. Removing 3.5" Hard Disk Drive

Light pipes integrated into the drive tray assembly direct light emitted from Amber drive status and Green activity LEDs located next to each drive connector on the backplane, to the drive tray faceplate, making them visible from the front of the system.




Figure 30. Status and Activity LEDs

| | Off | No access and no fault |
|-------|----------|--|
| Amber | Solid On | Hard Drive Fault has occurred |
| | Blink | RAID rebuild in progress (1 Hz), Identify (2 Hz) |

| | Condition | Drive Type | Behavior |
|-------|---------------------------------|------------|--|
| | Power on with no drive activity | SAS | LED stays on |
| | | SATA | LED stays off |
| | Power on with drive activity | SAS | LED blinks off when processing a command |
| Green | n Power on with drive activity | SATA | LED blinks on when processing a command |
| | Power on and drive spun down | SAS | LED stays off |
| | Fower on and unive spun down | SATA | LED stays off |
| | Power on and drive spinning up | SAS | LED blinks |
| | Fower on and unive spinning up | SATA | LED stays off |

5.2.1 3.5" Drive Hot-Swap Backplane Overview

The backplane mounts to the back of the drive bay assembly.




Figure 31. 3.5" Drive Hot-Swap Backplane Installation

Four hard disk drive interface connectors (see letter A) are mounted on the front side of each back plane; each providing both power and I/O signals to the attached hard disk drives.




Figure 32. Hard Disk Drive Interface Front Connectors

On the backside of each backplane are several connectors. The following illustration identifies each.




Figure 33. Hard Disk Drive Interface Rear Connectors

A – 7-pin SATA I/O Connectors – The backplane has four 7-pin SATA/SAS I/O connectors, one for each hard drive. A single multi-connector cable is routed from the backplane to a four port

mini-SAS connector on the server board or other optionally installed SATA/SAS host bus adapter.

- **B** SMBus* Cable Connectors The backplane includes a 1x5 cable connector used as a management interface to the server board.
- **C** SGPIO Cable Connector The SGPIO connector is a management interface used to control the hard drive fault LEDs on the backplane. The SGPIO signals are routed through a multi-connectors cable that is routed to a four port mini-SAS connector on the server board or other optionally installed SATA/SAS host bus adapter.
- **D** Power Harness Connector The backplane includes a 2x2 connector supplying power to the backplane. Power is routed to the backplane through a power cable harness from the server board.

5.2.2 Cypress* CY8C22545 Enclosure Management Controller

The backplanes support enclosure management using a Cypress* CY8C22545 Programmable System-on-Chip (PSoC*) device. The CY8C22545 drives the hard drive activity/fault LED, hard drive present signal, and controls hard drive power-up during system power-on.

5.3 Fixed 3.5" Hard Disk Support

The drive bay can support either SATA or SAS hard disk drives. Mixing of drive types within the hard drive bay is not supported. Hard disk drive type is dependent on the type of host bus controller used, SATA only or SAS. Each 3.5" hard disk drive is mounted to the chassis bay. A single multi-connector cable is routed from a four port mini-SAS connector on the server board to each hard disk.

5.4 Optical Drive Support

Systems configured with four 3.5" hard drive bays also include a designated drive bay **A** to support a SATA optical drive as illustrated below.




Figure 34. Optical Drive Support

For systems that support eight 2.5" hard drives, the front I/O Panel, which provides video and USB ports, can be replaced with a SATA optical drive.

A 2x3 pin power connector on the server board labeled "ODD/SSD PWR" is designed to provide power to the optical drive. SATA signals for the optical drive are cabled from the white 7-pin single port SATA connector on the server board.




Figure 35. Install a SATA Optical Drive

5.5 SATA DOM Support

The system has support for a vertical low profile Innodisk* SATA Disk-on-Module (DOM) device. The SATA DOM plugs directly into the 7-pin AHCI SATA port 0 on the server board, which provides both power and I/O signals.

Figure 36. InnoDisk* SATA Disk-on-Module (DOM) device

SATA DOM features include:

- Ultra Low Profile
- High speed and capacity
- Built-in VCC at pin 7

Note: Visit http://www.intel.com/ for a list of supported InnoDisk* SATA DOM parts.

6. Storage Controller Options Overview

The server platform supports many different embedded and add-in SATA/SAS controller and SAS Expander options to provide a large number of possible storage configurations. This section will provide an overview of the different options available.

6.1 Embedded SATA/SAS Controller support

Integrated on the server board is an Intel[®] C602 chipset that provides embedded storage support through two integrated controllers: AHCI and SCU.

The standard server board (with no additional storage options installed) will support up to six SATA ports:

- Two 6 Gb/sec SATA port routed from the AHCI controller to two white 7-pin SATA ports labeled "SATA_0" and "SATA_1" on the server board.
- One onboard I/O SAS Module connector.
- Four 3 Gb/sec SAS/SATA ports routed from the SCU controller to the multi-port mini-SAS connector labeled "SCU 0".

Note: The mini-SAS connector labeled "SCU_1" is NOT functional by default and is only enabled with the addition of an Intel[®] RAID C600 Upgrade Key option supporting eight SAS/SATA ports.

With the addition of one of several available Intel[®] RAID C600 Upgrade Keys, the system is capable of supporting additional embedded SATA, SAS, and software RAID options. Upgrade keys install onto a 4-pin connector on the server board labeled "STOR_UPG_KEY".




Figure 37. Intel® RAID C600 Upgrade Key Connector

The following table identifies available upgrade key options and their supported features.

Intel® RAID C600 Upgrade Key Kev Color Description (Intel Product Codes) 4 Port SATA with Intel® ESRT RAID 0,1,10 and Intel® RSTe RAID Default – No option key N/A installed 0,1,5,10 4 Port SATA with Intel[®] ESRT2 RAID 0,1, 5, 10 and Intel[®] RSTe RAID **RKSATA4R5** Black 8 Port SATA with Intel® ESRT2 RAID 0,1, 10 and Intel® RSTe RAID **RKSATA8** Blue 8 Port SATA with Intel® ESRT2 RAID 0.1, 5, 10 and Intel® RSTe RAID White **RKSATA8R5** 0,1,5,10 4 Port SAS with Intel® ESRT2 RAID 0,1, 10 and Intel® RSTe RAID 0,1,10 **RKSAS4** Green 4 Port SAS with Intel® ESRT2 RAID 0,1, 5, 10 and Intel® RSTe RAID RKSAS4R5 Yellow 0,1,10 8 Port SAS with Intel® ESRT2 RAID 0,1, 10 and Intel® RSTe RAID 0,1,10 Orange **RKSAS8** 8 Port SAS with Intel® ESRT2 RAID 0,1, 5, 10 and Intel® RSTe RAID RKSAS8R5 Purple 0,1,10

Table 17. Intel® RAID C600 Upgrade Key Options

Additional information for the on-board RAID features and functionality can be found in the Intel® RAID Software Users Guide (Intel Document Number D29305-015).

6.2 Embedded Software RAID Support

The system includes support for two embedded software RAID options:

- Intel[®] Embedded Server RAID Technology 2 (ESRT2) based on LSI* MegaRAID SW RAID technology
- Intel[®] Rapid Storage Technology (RSTe)

Using the <F2> BIOS Setup Utility, accessed during system POST, options are available to enable/disable SW RAID, and select which embedded software RAID option to use.

6.2.1 Intel® Embedded Server RAID Technology 2 (ESRT2)¹

Features of the embedded software RAID option ${\rm Intel}^{\it @}$ Embedded Server RAID Technology 2 (ESRT2) include the following:

- Based on LSI* MegaRAID Software Stack
- Software RAID, with system providing memory and CPU utilization
- Supported RAID Levels 0,1,5,10
 - 4 and 8 Port SATA RAID 5 support provided with appropriate Intel[®] RAID C600 Upgrade Key
 - 4 and 8 Port SAS RAID 5 support provided with appropriate Intel[®] RAID C600 Upgrade Key
- Maximum drive support = 8
 - Note: ESRT2 has no SAS Expander Support
- Open Source Compliance = Binary Driver (includes Partial Source files)
 - Meta data is also recognized by MDRAID layer in Linux* (No direct Intel[®] support, not validated by Intel[®])
- OS Support = Microsoft Windows 7*, Microsoft Windows 2008*, Microsoft Windows 2003*, RHEL*, SLES*, other Linux* variants using partial source builds.

Utilities = Microsoft Windows* GUI and CLI, Linux* GUI and CLI, DOS CLI, and EFI CLL

6.2.2 Intel® Rapid Storage Technology (RSTe)¹

Features of the embedded software RAID option Intel[®] Rapid Storage Technology (RSTe) include the following:

- Software RAID with system providing memory and CPU utilization
- Supported RAID Levels 0,1,5,10
 - 4 Port SATA RAID 5 available standard (no option key required)
 - 8 Port SATA RAID 5 support provided with appropriate Intel[®] RAID C600 Upgrade Key
 - No SAS RAID 5 support
- Maximum drive support = 32 (in arrays with 8 port SAS), 16 (in arrays with 4 port SAS), 128 (JBOD)
- Open Source Compliance = Yes (uses MDRAID)
- OS Support = Microsoft Windows 7*, Microsoft Windows 2008*, Microsoft Windows 2003*, RHEL* 1 and later, SLES*1, VMWare* 5.x.
- Utilities = Microsoft Windows* GUI and CLI, Linux* CLI, DOS CLI, and EFI CLI
- Note: No boot drive support to targets attached through SAS expander card

Note: See the latest product errata list for support status. Product Errata are documented in the *Intel® Server Board S2400EP, Intel® Server System R1000EP Monthly Specification Update* which can be downloaded from http://www.intel.com/support.

Visit http://www.intel.com/support for a list of supported operating systems.

6.3 Intel® Integrated RAID Module Support (Available Option)

The system has support for the Intel[®] Integrated RAID Module RMS25PB080 and RMS25PB040. The RAID module can be installed into any available x8 PCIe add-in slot.




Figure 38. Intel[®] Integrated RAID Module RMS25PB080 and RMS25PB040




Figure 39. Intel® Integrated RAID Module RMS25JB080 and RMS25JB040

Features of this option include:

- SKU options to support full or entry level hardware RAID
- 4 or 8 port and SAS/SATA or SATA –only ROC options
- SKU options to support 512MB or 1GB embedded memory
- Intel[®] designed flash + optional support for super-cap backup (Maintenance Free Back Up) or improved Lithium Polymer battery

Table 18. Supported Intel® Integrated RAID Modules

| External Name | Description | Product Code |
|---|---------------------------------------|--------------|
| Intel® Integrated RAID Module RMS25PB080 | 8P SAS-2.1, Full HW RAID, 1GB, PCIe | RMS25PB080 |
| Intel [®] Integrated RAID Module RMS25PB040 | 4P SAS-2.1, Full HW RAID, 1GB, PCIe | RMS25PB040 |
| Intel® Integrated RAID Module RMT3PB080 | 8P SATA-3, Full HW RAID, 512MB, PCIe | RMT3PB080 |
| Intel [®] Integrated RAID Module RMS25JB080 | 8P SAS-2.1, Entry-level HW RAID, PCIe | RMS25JB080 |
| Intel [®] Integrated RAID Module RMS25JB040 | 4P SAS-2.1, Entry-level HW RAID, PCIe | RMS25JB040 |

For additional product information, please refer the following Intel® document: Intel® Integrated RAID Module RMS25PB080, RMS25PB040, RMS25CB080, and RMS25CB040 Hardware Users Guide – Intel Order Number G37519

7. Front Control Panel and I/O Panel Overview

On the front panel of all system configurations is a Control Panel providing push button system controls and LED indicators for several system features, and an I/O Panel providing USB ports and a video connector. This section describes the features and functions of both front panel options.

7.1 I/O Panel Features




Figure 40. Front I/O Panel Features


A – Video connector – The front I/O Panel video connector gives the option of attaching a monitor to the front of the system. R1000EP does not support front panel video output.

B – USB Ports – The front I/O panel includes two USB ports. The USB ports are cabled to a 2x5 connector on the server board labeled "FP USB".

Note: On systems that support 8x2.5" hard drives, the I/O Panel can be replaced with a SATA optical drive.

7.2 Control Panel Features

The system includes a control panel that provides push button system controls and LED indicators for several system features. Depending on the hard drive configuration, the front control panel may come in either of two formats; however, both provide the same functionality. This section will provide a description for each front control panel feature.



| Label | Description | Label | Description |
|-------|--|-------|--|
| Α | System ID Button w/Integrated LED | F | System Status LED |
| В | NMI Button (recessed, tool required for use) | G | Power/Sleep Button w/Integrated LED |
| С | NIC-1 Activity LED | Н | Hard Drive Activity LED |

| Label | Description | Label | Description |
|-------|--------------------------|-------|--------------------|
| D | NIC-3 Activity LED | Į | NIC-4 Activity LED |
| E | System Cold Reset Button | | NIC-2 Activity LED |

Figure 41. Front Control Panel Features

- **A System ID Button w/Integrated LED** Toggles the integrated ID LED and the Blue server board ID LED on and off. The System ID LED is used to identify the system for maintenance when installed in a rack of similar server systems. The System ID LED can also be toggled on and off remotely using the IPMI "Chassis Identify" command which will cause the LED to blink for 15 seconds.
- **B NMI Button** When the NMI button is pressed, it puts the server in a halt state and issues a non-maskable interrupt (NMI). This can be useful when performing diagnostics for a given issue where a memory download is necessary to help determine the cause of the problem. To prevent an inadvertent system halt, the actual NMI button is located behind the Front Control Panel faceplate where it is only accessible with the use of a small tipped tool like a pin or paper clip.
- **C, D, I and J Network Activity LEDs** The Front Control Panel includes an activity LED indicator for each on-board Network Interface Controller (NIC). When a network link is detected, the LED will turn on solid. The LED will blink once network activity occurs at a rate that is consistent with the amount of network activity that is occurring.
- **E System Cold Reset Button** When pressed, this button will reboot and re-initialize the system.
- **F System Status LED** The System Status LED is a bi-color (Green/Amber) indicator that shows the current health of the server system. The system provides two locations for this feature; one is located on the Front Control Panel, the other is located on the back edge of the server board, viewable from the back of the system. Both LEDs are tied together and will show the same state. The System Status LED states are driven by the on-board platform management sub-system. The following table provides a description of each supported LED state.

Table 19. System Status LED State Definitions

| Color | State | Criticality | Description |
|-------|----------|-------------|--|
| Off | N/A | Not ready | AC power off |
| Green | Solid on | Ok | Indicates that the System is running (in S0 State) and its status is 'Healthy'. The system is not exhibiting any errors. AC power is present and BMC has booted and manageability functionality is up and running. |

| Color | State | Criticality | Description |
|-------|-------------|---|---|
| Green | ~1 Hz blink | Degraded - system is operating in a degraded state although still functional, or system is operating in a redundant state but with an impending failure warning | System degraded: 1. Redundancy loss, such as power-supply or fan. Applies only if the associated platform sub-system has redundancy capabilities. 2. Fan warning or failure when the number of fully operational fans is more than minimum number needed to cool the system. 3. Non-critical threshold crossed – Temperature (including HSBP temp), voltage, input power to power supply, output current for main power rail from power supply and Processor Thermal Control (Therm Ctrl) sensors. 4. Power supply predictive failure occurred while redundant power supply configuration was present. 5. Unable to use all of the installed memory (one or more DIMMs failed/disabled but functional memory remains available) 6. Correctable Errors over a threshold and migrating to a spare DIMM (memory sparing). This indicates that the user no longer has spared DIMMs indicating a redundancy lost condition. Corresponding DIMM LED lit. 7. Uncorrectable memory error has occurred in memory Mirroring Mode, causing Loss of Redundancy. 8. Correctable memory error threshold has been reached for a failing DDR3 DIMM when the system is operating in fully redundant RAS Mirroring Mode. 9. Battery failure. 10. BMC executing in uBoot. (Indicated by Chassis ID blinking at Blinking at 3Hz). System in degraded state (no manageability). BMC uBoot is running but has not transferred control to BMC Linux*. Server will be in this state 6-8 seconds after BMC reset while it pulls the Linux* image into flash 11. BMC booting Linux*. (Indicated by Chassis ID solid ON). System in degraded state (no manageability). Control has been passed from BMC uBoot to BMC Linux* itself. It will be in this state for ~10-~20 seconds. 12. BMC Watchdog has reset the BMC. 13. Power Unit sensor offset for configuration error is asserted. |
| Amber | ~1 Hz blink | Non-critical - System is operating in a degraded state with an impending failure warning, although still functioning | HDD HSC is off-line or degraded. Non-fatal alarm – system is likely to fail: Critical threshold crossed – Voltage, temperature (including HSBP temp), input power to power supply, output current for main power rail from power supply and PROCHOT (Therm Ctrl) sensors. VRD Hot asserted. Minimum number of fans to cool the system not present or failed Hard drive fault Power Unit Redundancy sensor – Insufficient resources offset (indicates not enough power supplies present) In non-sparing and non-mirroring mode if the threshold of correctable errors is crossed within the window Correctable memory error threshold has been reached for a failing DDR3 DIMM when the system is operating in a non-redundant mode |

| Color | State | Criticality | Description |
|-------|----------|---------------------------------|---|
| Amber | Solid on | Critical, non- recoverable – | Fatal alarm – system has failed or shutdown: 1. CPU CATERR signal asserted |
| | | System is halted | 2. MSID mismatch detected (CATERR also asserts for this case). |
| | | | 3. CPU 1 is missing |
| | | | 4. CPU Thermal Trip |
| | | | 5. No power good – power fault |
| | | | 6. DIMM failure when there is only 1 DIMM present and hence no good memory present ¹ . |
| | | | 7. Runtime memory uncorrectable error in non-redundant mode. |
| | | | 8. DIMM Thermal Trip or equivalent |
| | | | 9. SSB Thermal Trip or equivalent |
| | | | 10. CPU ERR2 signal asserted |
| | | | BMC\Video memory test failed. (Chassis ID shows blue/solid-on for this condition) |
| | | | 12. Both uBoot BMC FW images are bad. (Chassis ID shows blue/solid-on for this condition) |
| | | | 13. 240VA fault |
| | | | 14. Fatal Error in processor initialization: |
| | | | a. Processor family not identical |
| | | | b. Processor model not identical |
| | | | c. Processor core/thread counts not identical |
| | | | d. Processor cache size not identical |
| | | | e. Unable to synchronize processor frequency |
| | | | f. Unable to synchronize QPI link frequency |

G – Power/Sleep Button – Toggles the system power on and off. This button also functions as a sleep button if enabled by an ACPI compliant operating system. Pressing this button will send a signal to the Integrated BMC, which will either power on or power off the system. The integrated LED is a single color (Green) and is capable of supporting different indicator states as defined in the following table.


Table 20. Power/Sleep LED Functional States

| State | Power Mode | LED | Description |
|-----------|------------|-------------------------|--|
| Power-off | Non-ACPI | Off | System power is off, and the BIOS has not initialized the chipset. |
| Power-on | Non-ACPI | On | System power is on |
| S5 | ACPI | Off | Mechanical is off, and the operating system has not saved any context to the hard disk. |
| S4 | ACPI | Off | Mechanical is off. The operating system has saved context to the hard disk. |
| S3-S1 | ACPI | Slow blink ¹ | DC power is still on. The operating system has saved context and gone into a level of low-power state. |
| S0 | ACPI | Steady on | System and the operating system are up and running. |

H- Drive Activity LED - The drive activity LED on the front panel indicates drive activity from the on-board hard disk controllers. The server board also provides a header giving access to this LED for add-in controllers.

8. Intel[®] Local Control Panel

The Intel® Local Control Panel option (Intel Product Order Code – **AXXLCPANEL**) utilizes a combination of control buttons and LCD display to provide system accessibility and monitoring.



| Label | Description | Functionality |
|-------|----------------------|---|
| Α | LCD Display | one line 18 character display |
| В | Left Control Button | moves the cursor backward one step or one character |
| С | "Enter" Button | selects the menu item highlighted by the cursor |
| D | Right Control Button | moves the cursor forward one step or one character |
| Е | USB 2.0 Port | |
| F | USB 2.0 Port | |

Figure 42. Intel[®] Local Control Panel Option

The LCD (Local Control Display) is a one line character display that resides on the front panel of the chassis. It can display a maximum of 18 characters at a time. This device also contains 3 buttons (Left, Right and Enter). The user can select the content that needs to be displayed on the LCD screen by operating these buttons.

8.1 LCD Functionality

The LCD device provides the following features:

- Displays a banner when the system is healthy. The default banner is the server name.
- Displays active error messages when the system is not healthy.
- Provides basic server management configuration.
- Provides the ability to see asset information without having to open the chassis.

The LCD display is menu driven. Based on the user's selection, respective menu items are displayed. As soon as AC Power is applied to the system, the LCD panel displays faults detected while the system is on standby power prior to DC power on. If there are no faults, a banner is displayed. By default the banner is a text string which displays the "Server Name". The "Server Name" is the value specified as the product name in the product FRU information in the BMC FRU. Users can set any of the parameters under the banner configuration menu as a banner string.

When the system's status is degraded, the corresponding active event will be displayed in place of the banner. During an error, the background color will be light amber in color. The LCD panel displays the event with the highest severity that is most recent and is currently active (that is, in an asserted state). For the case that there are multiple active events with the same severity, the most recent event will be displayed. The LCD panel returns to a light blue background when there are no longer any degraded, non-fatal, or fatal events active. The LCD panel shall operate in lock-step with the system status LED. For example, if the system is operating normally and an event occurs that results in the system status LED to blink green, then the LCD shall display the degraded event that triggered the systems status LED to blink.



Figure 43. LCP Background color during normal operation



Figure 44. LCP Background color during an error

If the user presses any button after the system is powered on, then the main menu will be displayed. The main menu contains "Error", "View" and "Config" items. Based on the user's selection, respective sub menu items will be displayed. At any point of time, if there is no user intervention for more than 10 min, a default banner (if there is no active error event in the system) or an error event will be displayed.

The following sections discuss the individual menu items. In the following sections, it is assumed that no active event exists during the LCD display. If any event (fatal or non-fatal) occurs that degrades the system's performance, the color of the LCD background turns into light amber. Even though all the contents (full text) are shown in the example screen shots in the following sections, by default, only the first 18 characters are displayed when a particular menu item is selected. The remaining text can be viewed by using right or left buttons.

8.2 Main Menu

If the user presses any button, when the Banner/Error screen is displayed, the following main menu will get displayed. Using left and right scroll buttons, the curser can be moved under any one of the following four menu items.




Figure 45. LCP Main Menu

If the user selects menu item, "^", then the LCD displays the previous screen, that is, Banner/Error string. Selecting the menu item means, moving the cursor under that item using left or right buttons and pressing enter button subsequently. In all the following sections (or for any screen shot), if the user presses "Enter" button, when the curser is under the symbol, "^", it takes to the previous screen. Selection of any of the menu items; Event, View or Config, leads the display to their corresponding screen shots and the details of these screen shots are given in the following sections.

8.3 Event Menu

The LCD displays all active error events in human readable text in chronological order. Informational events will not be displayed. There is no upper limit on the number of active events which can be displayed. The severity of the event will be indicated as either "Degraded", "Non-Fatal" or "Fatal".

```
^ | <- | -> | <Error – 1>
```

Figure 46. LCP Event Menu

The menu items, "<-" and "->" are used to traverse among the events. Selection of the menu item, "<-", displays the previous event and the item, "->", displays the next event in human readable format. By default the first event after the last power on will be displayed. If there are no events after the last power on, then fourth field is empty on the LCD screen.

By default, each error event scrolls automatically so that the entire error message can be read without pressing either the left or right scroll buttons. To stop auto scrolling, cursor has to be brought under the event message and the right button has to be pressed. Then the screen freezes. To start scrolling again right button has to be pressed when the cursor is under the event message. So, when the cursor is under event message, the right button decides whether to scroll or freeze the display of event message on the screen. When the cursor is under the event message, pressing enter button displays the failing FRU (if any) in an easily human readable format for that error event. Pressing enter button alternatively switches the display between error message and the failing FRU (if any) information of that error message alternatively. If there is no FRU device associated with that error, then enter button has no effect when the cursor is under the error message. Left button moves the cursor under the previous token or menu item, that is, "->".

8.4 View Menu

The following screen is displayed when "View" is selected from the main menu.

```
^ | SysFwVer | SysInfo | BMC IP Conf |
RMM4 IP Config | Power | Last PC
```

Figure 47. LCP View Menu

Based on the user's selection, details of the specific item will be displayed. The following sub sections explain the above menu items in detail.

8.4.1 System FW Version (SysFwVer)

Selection of the "SysFwVer" item in the "View" menu displays the current firmware versions of the system as shown below:

```
^ | BIOS = xx.xx | BMC = xx.xx | ME = xx.xx | FRUSDR = xx.xx
```

Figure 48. System Firmware Versions Menu

This is a leaf node and there is no further traversal below this menu. User can only go to the previous screen by selecting the item, "^". This applies to all the items of "View" menu.

8.4.2 System Information (SysInfo)

Selection of "SysInfo" item in the "View" menu displays the Server's name, model, GUID, asset tag and custom string. It is also a leaf node like above menu. The blanks in the following display will be replaced by their values.

```
^ | Server Name: ...... | Server Model: ..... | Asset Tag: ..... | Server GUID: .... | Custom String: .......
```

Figure 49. System Information menu

Each of the above fields is explained below:

- 1. **Server Name:** Value specified in the product name in the product FRU information in the main board BMC FRU.
- 2. **Server Model:** Value specified in the product part number in the product FRU information in the main board BMC FRU.
- 3. **Asset tag:** Value specified in the product asset tag in the product FRU information in the main board BMC FRU.
- 4. Server GUID: System UUID stored by BIOS.
- 5. Custom String: Custom string placed by the OEM\end user.

8.4.3 BMC IP Configuration

Selection of "BMC IP Conf" item in the "View" menu displays the RMM4 IP configuration details. These details show whether the IP is configured using DHCP or Static, IP Address, Subnet Mask and Gateway.

```
^ | DHCP (or Static) | IP Address:
xxx.xxx.xxx.xxx | Subnet Mask:
xxx.xxx.xxx.xxx | Gateway:
xxx.xxx.xxx.xxx
```

Figure 50. LCP - BMC IP Configuration

8.4.4 RMM4 IP Configuration

Selection of "RMM4 IP Conf" item in the "View" menu displays the BMC IP configuration details. These details show whether the IP is configured using DHCP or Static, IP Address, Subnet Mask and Gateway.

```
^ | DHCP (or Static) | IP Address:
xxx.xxx.xxx.xxx | Subnet Mask:
xxx.xxx.xxx.xxx | Gateway:
xxx.xxx.xxx.xxx
```

Figure 51. LCP - RMM4 IP Configuration

8.4.5 Power

Selection of "Power" item in the "View" menu displays the amount of AC power drawn by the system in Watts.

^ | xx W

Figure 52. LCP - Power Consumed by the System Currently

8.4.6 Last Post Code (Last PC)

Selection of "Last PC" item in the "View" menu displays the last BIOS POST code in hexadecimal.

^ | XX (Last BIOS POST Code in Hex)

Figure 53. LCP - Last BIOS Post Code

8.5 Config Menu

If the user selects "Config" item in the main menu, then the following options will be displayed to configure.

^ | IP Version | BMC IP | RMM4 IP | Boot Device | Banner

Figure 54. LCP - Configure Menu Items

The following sub-sections will explain individual items of the configuration menu.

8.5.1 IP Version

If the user selects "IP Version" in the "Config" menu, the following options will be displayed. Based the user's selection, firmware will set the IP Version as either IPv4 or IPv6.

^ | IPv4 | IPv6

Figure 55. LCP - IP Version configuration screen

8.5.2 BMC IP

If the user selects "BMC IP" item, in the "Config" menu then the following options will be displayed.

^ | IP Source | IP Address | Subnet | Gateway

Figure 56. LCP - BMC IP Configuration Menu

Selection of the "IP Source" in the above menu, leads to the following screen. Based on the user's selection in the following menu, the firmware sets the BMC IP source as either DHCP or Static.

^ | DHCP | Static

Figure 57. LCP - BMC IP Source Configuration Menu

If the user selects DHCP or the existing IP source is DHCP, then the other menu items, that is, IP Address, Subnet and Gateway are not configurable. If the user selects "Static" or the existing

setting is static for IP source, then the user is allowed to change the other menu items and the screen shots look as follows:

^ | IP: 000.000.000.000 | Set ^ | Subnet: 000.000.000.000 | Set ^ | Gateway: 000.000.000.000 | Set

Figure 58. Screen shots for Configuring IP Address, Subnet Mask and Gateway

By default the cursor will be under the symbol, "A" and the IP address is displayed as 000.000.000.000. A right button will take the cursor to the first position (first 0) of the IP address. When the cursor is under the second menu item, the functionality of Left, Right and Enter buttons is different from the previous screens. The second token consists of twelve 0 s' separated by '.' character in IP address format. The behaviors of these buttons are as follows when the cursor is under this item.

- 1. Left and Right buttons inside the second menu item traverses among the 0 positions within the same item.
- 2. If the cursor is under last position inside the second menu item, then a right button will move the cursor to next item, that is, "Set".
- 3. If the cursor is under first position inside the second menu item, then a left button moves the cursor to the previous item, that is, "^".
- 4. First Enter button at any "0" position makes that position to be selected to increment or decrement the value at that position. The values allowed are between and including 0 and 9.
- 5. Any further Left or Right buttons will decrement or increment the value at that position.
- 6. Second Enter button at that position makes the cursor to be ready for moving left or right. Any further Left or Right moves the cursor to previous or next position respectively.
- 7. So, the Enter button is used to select a position at the first time and to leave the position at the second time.

The following state transition diagram explains the above steps pictorially, while setting an IP address using the LCD device. After entering an IP address, the user has to select "Set" item to set the entered IP address to the corresponding parameter (IP Address, Subnet Mask or Gateway).




Figure 59. State transition diagram for setting IP Address

8.5.3 RMM4 IP

Same screen shots and the same description as that of the previous section ("BMC IP") are applicable for "RMM4 IP" configuration menu also.

8.5.4 Boot Device

If the user selects "Boot Device" in the "Config" menu, then the following options will be displayed. The selected item will be set as the next boot option and it will not be a permanent change.

^ | CD\DVD | Hard Drive | Network Boot | EFI Shell

Figure 60. Boot options configuration menu

8.5.5 Banner

When the user selects "Banner" in the "Config" menu, the following options will be displayed. The selected item will be set as banner and the same will be displayed from next banner screen onwards.

^ | Server Name | Server Model | Error | BMC IP | RMM4 IP | Power | Last PC | Custom String | Custom Logo

Figure 61. Banner configuration menu

Each of the menu items are explained below:

• **Server Name:** Displays the value specified in the product name in the product FRU information in the main board BMC FRU. The "Server Name" is the default banner.

- **Server Model:** Displays the value specified in the product part number in the product FRU information in the main board BMC FRU.
- Error: Displays the last active system event. The last active event may be degraded, noncritical or critical only. It will not display an informational message. If the system is healthy then displays "System Health Ok".
- **BMC IP:** Displays the IPv4 or IPv6 address of BMC IP. If the BMC IP address is not configured, then nothing is displayed.
- RMM4 IP: Displays the IPv4 or IPv6 address of RMM4 dedicated LAN IP. If the RMM4 IP is not set or not present, then nothing is displayed.
- Power: Displays the current system power consumption in watts. The power consumed will be refreshed every minute.
- Last PC: Displays last BIOS post code.
- **Custom string:** Displays a customizable text string. The custom text string is modifiable through BIOS setup.
- Custom Logo: Displays a customizable bitmap logo. The OEM customized logo is programmed by the OEM and will be maintained during subsequent firmware updates.

9. PCI Riser Card Support

The system includes one riser card slot on the server board. This section will provide an overview of the available riser card and describe the server board features and architecture supporting them.

9.1 Architectural Overview of the Server Board Riser Slot

The server board includes one riser card slot labeled "Slot_6". The following diagrams illustrate the general server board architecture supporting these two slots.




Figure 62. Riser Slot Architecture – Intel® C600 Upgrade Key NOT installed

CPU #1 provides Riser Slot #6 with x16 PCIe bus lanes.

9.2 Riser Card Support

The riser card is mounted to a bracket assembly and is installed into the system by aligning the edge connector of the riser card with the matching slot connector on the server board, and with hooks on the bracket assembly to slots on the back edge of the chassis.




Figure 63. Add-in Card Support

10. Mezzanine Module Support

10.1 I/O Module Support

In addition to the embedded I/O features of the server board, and those available with the addition of a PCle add-in card, the server also provides concurrent support of an optionally installed mezzanine I/O module.




Figure 64. Installing I/O Module

The following table lists the Intel® I/O modules available for this server:

Table 21. Intel® I/O Modules Available for Server System R1000EP

| Product Code and IPN | Description |
|----------------------|--|
| AXX10GBNIAIOM | Dual SFP+ port 10GbE IO Module based on Intel® 82599 10GbE Ethernet Controller |
| AXX10GBTWLIOM | Dual RJ45 Port, 10GBASE-T IO Module, based on Intel® l350 Ethernet chipset |
| AXX1FDRIBIOM | Single Port, FDR speed Infiniband* module, with QSFP connector |
| AXX4P1GBPWLIOM | Quad Port 1GbE 1o Module based on Intel® Ethernet Controller I350 |
| AXXQAAIOMOD | Intel® Quick Assist Accelerator IO Mezzanine Card |

Caution: I/O Module and RMM4 are mutually exclusive due to mechanical conflict in Intel[®] Server System R1000EP.

10.2 Intel® Remote Management Module 4 (RMM4) Lite and Management NIC Support

The integrated baseboard management controller has support for advanced management features which are enabled when an optional Intel[®] Remote Management Module 4 (RMM4) is installed.

RMM4 is comprised of two boards – RMM4 lite and the optional Dedicated Server Management NIC (DMN).

Table 22. Supported Intel® Remote Management Module

| Intel Product | Description | Kit Contents | Benefits |
|---------------|---|------------------------------|---|
| Code | | | |
| AXXRMM4LITE | Intel [®] Remote Management Module | RMM4 Lite Activation | Enables KVM and media |
| | 4 Lite | Key | redirection through onboard NIC |
| AXXRMM4R | Intel [®] Remote Management Module | RMM4 Lite Activation | Dedicated NIC for management |
| | 4 | Key | traffic. Higher bandwidth |
| | | Dedicated NIC Port Module | connectivity for KVM and media Redirection with 1Gbe NIC. |

On the server board each Intel® RMM4 component is installed at the following locations.



Figure 65. Intel® RMM4 Lite Activation Key Installation




Figure 66. Intel® RMM4 Dedicated Management NIC Installation

Table 23. Enabling Advanced Management Features

| Manageability Hardware | Benefits |
|---|--|
| Intel® Integrated BMC | Comprehensive IPMI based base manageability features |
| Intel [®] Remote Management Module 4 – Lite Package contains one module – 1- Key for advance Manageability features. | No dedicated NIC for management Enables KVM and media redirection through onboard NIC |
| Intel [®] Remote Management Module 4 Package includes two modules – 1 - key for advance features 2 - Dedicated NIC (1Gbe) for management | Dedicated NIC for management traffic. Higher bandwidth connectivity for KVM and media Redirection with 1Gbe NIC. |

For further RMM4 information, please refer to the following documents:

- Intel® Server Board S2400EP Technical Product Specification
- Intel[®] Remote Management Module 4 Technical Product Specification
- Intel® Remote Management Module 4 and Integrated BMC Web Console Users Guide

Appendix A: Integration and Usage Tips

This section provides a list of useful information that is unique to the Intel[®] Server System R1000EP Product Family and should be kept in mind while configuring your server system.

- Only the Intel[®] Xeon[®] processor E5-2400 product family is supported in this Intel[®] server system. Previous generation Intel[®] Xeon[®] processors are not supported.
- For best system performance, follow memory population guidelines as specified in the Intel[®] Server Board S2400EP Technical Product Specification.
- For best system performance, follow all thermal configuration guidelines as specified in this document.
- The Mini-SAS connector labeled "SCU_1" on the server board is only functional when an appropriate Intel[®] RAID C600 Upgrade Key is installed.
- Many integrated on-board SAS and RAID options are available by installing any of several available Intel[®] RAID C600 Upgrade Keys.
- Intel[®] I/O Module and Intel[®] RMM4 module are mutually exclusive due to mechanical conflict in Intel[®] Server System R1000EP.
- The embedded platform management system may not operate as expected if the platform is not updated with accurate system configuration data. The FRUSDR utility must be run with the system fully configured and each time the system configuration changes for accurate system monitoring and event reporting.
- Make sure the latest system software is loaded on the server. This includes System BIOS, BMC Firmware, ME Firmware and FRU & SDR data. The latest system software can be downloaded from http://www.intel.com/support.

As an aid to assist in trouble shooting a system hang that occurs during a system's Power-On Self Test (POST) process, the server board includes a bank of eight POST Code Diagnostic LEDs on the back edge of the server board.

During the system boot process, Memory Reference Code (MRC) and System BIOS execute a number of memory initialization and platform configuration processes, each of which is assigned a specific hex POST code number. As each routine is started, the given POST code number is displayed to the POST Code Diagnostic LEDs on the back edge of the server board.

During a POST system hang, the displayed post code can be used to identify the last POST routine that was run prior to the error occurring, helping to isolate the possible cause of the hang condition.

Each POST code is represented by eight LEDs; four Green and four Amber. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. The upper nibble bits are represented by Amber Diagnostic LEDs #4, #5, #6, #7. The lower nibble bits are represented by Green Diagnostics LEDs #0, #1, #2 and #3. If the bit is set in the upper and lower nibbles, the corresponding LED is lit. If the bit is clear, the corresponding LED is off.




Figure 67. POST Diagnostic LEDs

In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows:

Table 24. POST Progress Code LED Example

| | | Upper Nibble | AMBER LEDs | | Lower Nibble GREEN LEDs | | | |
|---------|--------|--------------|------------|--------|-------------------------|--------|--------|--------|
| 1.50- | MSB | | | | | | | LSB |
| LEDs | LED #7 | LED#6 | LED #5 | LED #4 | LED#3 | LED #2 | LED #1 | LED #0 |
| | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h |
| Status | ON | OFF | ON | OFF | ON | ON | OFF | OFF |
| Results | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| Kezuitz | | Α | h | | Ch | | | |

Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh.

Table 25. Diagnostic LED POST Code Decoder

| T | | Diagnostic LED Decoder | | | | | | | | |
|---|-------------|------------------------|-------|--|------|------|------|---------------|-------|----------------------------------|
| MSB | | <u> </u> | | | | _ | | | | |
| PISS | Checkpoint | | pper | Nibbl | e | l | owe | <u>r Nibb</u> | | Description |
| EEP # | | | | | | | | | LSB | Description |
| SEC Phase | | | | | | | | | | |
| D1h | | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| Description Description | SEC Phase | | | | | | | | | |
| 0 | | 0 | 0 | 0 | 0 | | | | 1 | |
| O4h | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Microcode load begin |
| Display | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 06h 0 0 0 1 1 Early CPU initialization during Sec Phase. 07h 0 0 0 0 1 1 1 Early SB initialization during Sec Phase. 08h 0 0 0 0 0 0 0 1 0 0 1 0 <t< td=""><td>04h</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td>1</td><td></td><td>0</td><td></td></t<> | 04h | 0 | 0 | 0 | 0 | | 1 | | 0 | |
| D7h | | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | |
| Description Description | | 0 | 0 | | 0 | | | | 0 | |
| OEh | | 0 | 0 | 0 | 0 | 0 | 1 | - | 1 | |
| DEH | | 0 | _ | | | | | | 0 | |
| DFH D | | · | _ | | _ | | 0 | 0 | 1 | |
| PEI Phase | | | | 0 | 0 | 1 | 1 | 1 | 0 | |
| 10h | | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Microcode Not Loaded. |
| 11h | PEI Phase | | | | | | | | | |
| 15h | | 0 | 0 | 0 | 1 | 0 | 0 | | 0 | |
| 19h | | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | |
| MRC Progress Code Sequence is executed - See Table 26. PEI Phase continued 31h 0 0 1 Memory Installed 32h 0 0 1 1 0 0 1 Memory Installed 32h 0 0 1 1 0 0 1 CPU PEIM (CPU Init) 33h 0 0 1 1 0 0 1 CPU PEIM (CPU Init) 34h 0 0 1 1 0 1 1 CPU PEIM (CPU Init) 35h 0 0 1 1 0 1 1 0 CPU PEIM (CPU SMM Init) 4Fh 0 1 0 1 1 0 CPU PEIM (CPU SMM Init) 4Fh 0 1 0 0 0 DXE Core started 60h 0 1 1 0 0 0 DXE NVRAM Init 62h 0 1 1 0 0 0 | 15h | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | |
| PEI Phase continued 31h | 19h | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | SB PEIM |
| 31h | MRC Proces | ss Co | des - | – MR | C Pr | ogre | ss C | ode S | Seque | ence is executed - See Table 26. |
| 31h | | | | | | | | | | |
| 31h | | | | | | | | | | |
| 31h | PEI Phase o | ontini | ıed | | | | | | | |
| 32h | | | | _ | 1 | n | n | n | 1 | Memory Installed |
| 33h | | | | | | | | | | |
| 34h 0 0 1 1 0 1 0 CPU PEIM (BSP Select) 35h 0 0 1 1 0 1 CPU PEIM (AP Init) 36h 0 0 1 1 0 CPU PEIM (CPU SMM Init) 4Fh 0 1 0 1 1 1 D CPU PEIM (CPU SMM Init) 6DK 0 1 1 1 1 D DXE PL Started 6DN 0 1 1 0 0 0 DXE NVRAM Init 62h 0 1 1 0 0 0 DXE NVRAM Init 62h 0 1 1 0 0 0 DXE NVRAM Init 63h 0 1 1 0 0 0 DXE PCI Host Bridge Init 68h 0 1 1 0 1 DXE NB Init 6Ah 0 1 1 0 0 DXE NB SMM Init | | _ | | | | - | | - | | |
| 35h | | | | | | | _ | | | |
| 36h 0 0 1 1 0 CPU PEIM (CPU SMM Init) 4Fh 0 1 0 1 1 1 Dxe IPL started DXE Phase 60h 0 1 1 0 0 0 DXE Core started 61h 0 1 1 0 0 0 1 DXE NVRAM Init 62h 0 1 1 0 0 0 1 DXE NVRAM Init 63h 0 1 1 0 0 0 1 DXE NB SMU Init 68h 0 1 1 0 0 0 DXE NB SMM Init 60h 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 0 0 DXE SB SMM Init 72h 0 1 1 0 0 DXE SB SMAI Init 79h 0 1 1 1 0 0< | | | _ | | | | _ | _ | | |
| 4Fh 0 1 0 1 1 1 Dxe IPL started DXE Phase 60h 0 1 1 0 0 0 DXE Core started 61h 0 1 1 0 0 0 1 DXE NVRAM Init 62h 0 1 1 0 0 1 Dxe RVR Init 63h 0 1 1 0 0 0 DXE RVR Init 68h 0 1 1 0 0 0 DXE RVR Init 69h 0 1 1 0 0 0 DXE RVR Init 6Ah 0 1 1 0 0 0 DXE RVR Init 6Ah 0 1 1 0 0 0 DXE RVR Init 70h 0 1 1 0 0 0 DXE SB Init 72h 0 1 1 0 0 | | · | _ | - | - | _ | | _ | - | |
| DXE Phase 60h 0 1 1 0 0 0 DXE Core started 61h 0 1 1 0 0 0 1 DXE NVRAM Init 62h 0 1 1 0 0 1 0 SB RUN Init 63h 0 1 1 0 0 0 DXE PCI Host Bridge Init 68h 0 1 1 0 0 0 DXE PCI Host Bridge Init 69h 0 1 1 0 0 0 DXE NB Init 6Ah 0 1 1 0 0 0 DXE NB SMM Init 70h 0 1 1 0 0 0 DXE SB SMM Init 72h 0 1 1 0 0 0 DXE SB SWM Init 79h 0 1 1 1 0 0 DXE CSM Init 99h 1 0 1 </td <td></td> <td>·</td> <td>_</td> <td></td> <td></td> <td>_</td> <td>1</td> <td>1</td> <td>_</td> <td></td> | | · | _ | | | _ | 1 | 1 | _ | |
| 60h 0 1 1 0 0 0 DXE Core started 61h 0 1 1 0 0 0 1 DXE NVRAM Init 62h 0 1 1 0 0 1 0 SB RUN Init 63h 0 1 1 0 0 0 DXE PCI Host Bridge Init 68h 0 1 1 0 0 0 DXE NB Init 69h 0 1 1 0 0 0 DXE NB SMM Init 70h 0 1 1 0 0 0 DXE SB Init 71h 0 1 1 0 0 0 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE CSM Init 90h 1 0 1 0 0 0 | | U | • | <u> </u> | U | | | | | DAO II E Giarioa |
| 61h | | Λ | 1 | 1 | Λ | Λ | n | Λ | Λ | DXE Core started |
| 62h 0 1 1 0 0 1 0 SB RUN Init 63h 0 1 1 0 0 0 1 1 Dxe CPU Init 68h 0 1 1 0 1 0 0 DXE NB Init 69h 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 0 0 0 DXE SB SMM Init 70h 0 1 1 0 0 0 DXE SB SMM Init 72h 0 1 1 1 0 0 0 DXE SB devices Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE SB devices Init 79h 0 1 1 1 0 0 DXE SB devices Init 99h 1 0 | | | | | | | | | _ | |
| 63h 0 1 1 0 0 1 1 Dxe CPU Init 68h 0 1 1 0 0 0 DXE PCI Host Bridge Init 69h 0 1 1 0 0 0 DXE NB Init 6Ah 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 0 0 0 DXE SB SMM Init 71h 0 1 1 1 0 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 0 DXE SB devices Init 79h 0 1 1 1 0 0 DXE CSM Init 90h 1 0 1 0 0 DXE BDS Started 91h 1 0 0 0 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus begin | | · | | - | - | | | | | |
| 68h 0 1 1 0 0 0 DXE PCI Host Bridge Init 69h 0 1 1 0 0 1 DXE NB Init 6Ah 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 1 0 0 0 DXE SB Init 71h 0 1 1 1 0 0 0 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE CSM Init 79h 0 1 1 1 0 0 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus HPC Init 94h <t< td=""><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | | _ | | | | | | | | |
| 69h 0 1 1 0 1 DXE NB Init 6Ah 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 0 0 0 DXE SB Init 71h 0 1 1 1 0 0 1 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE CSM Init 79h 0 1 1 1 0 0 DXE CSM Init 90h 1 0 0 0 DXE BDS Started 91h 1 0 0 0 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus begin 93h 1 0 0 1 DXE PCI Bus enumeration 95h 1 0 0 1 DXE PCI Bus a | | | | | | | | | | |
| 6Ah 0 1 1 0 1 0 DXE NB SMM Init 70h 0 1 1 1 0 0 0 DXE SB Init 71h 0 1 1 1 0 0 1 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE ACPI Init 79h 0 1 1 1 0 0 DXE CSM Init 90h 1 0 0 1 DXE CSM Init 90h 1 0 0 0 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus begin 93h 1 0 0 1 DXE PCI Bus enumeration 95h 1 0 0 1 DXE PCI Bus | | | _ | | | | _ | | | |
| 70h 0 1 1 1 0 0 0 DXE SB Init 71h 0 1 1 1 0 0 1 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE ACPI Init 79h 0 1 1 1 0 0 1 DXE CSM Init 90h 1 0 0 1 0 0 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus begin 93h 1 0 0 1 DXE PCI Bus HPC Init 94h 1 0 0 1 DXE PCI Bus enumeration 95h 1 0 0 1 DXE PCI Bus assign resource 97h 1 0 0 | | | | | | | | | | |
| 71h 0 1 1 0 0 0 1 DXE SB SMM Init 72h 0 1 1 1 0 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE ACPI Init 79h 0 1 1 1 0 0 1 DXE CSM Init 90h 1 0 0 1 DXE CSM Init 90h 1 0 0 1 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 DXE PCI Bus begin 93h 1 0 0 1 DXE PCI Bus HPC Init 94h 1 0 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 0 DXE PCI Bus assign resource | | _ | | - | _ | | | | | |
| 72h 0 1 1 1 0 0 1 0 DXE SB devices Init 78h 0 1 1 1 0 0 DXE ACPI Init 79h 0 1 1 1 0 0 1 DXE CSM Init 90h 1 0 0 1 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 DXE PCI Bus resource requested 96h 1 0 0 1 1 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 | | _ | _ | | _ | | | | 1 | |
| 78h 0 1 1 1 0 0 DXE ACPI Init 79h 0 1 1 1 0 0 1 DXE CSM Init 90h 1 0 0 1 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 DXE PCI Bus resource requested 96h 1 0 0 1 1 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 DXE SIO Init | | | _ | | | | | | 0 | |
| 79h 0 1 1 1 0 0 1 DXE CSM Init 90h 1 0 0 1 0 0 0 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 DXE PCI Bus resource requested 96h 1 0 0 1 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 0 0 DXE CON_OUT connect 98h 1 0 0 1 0 0 DXE SIO Init | | | | + | | | | | - | |
| 90h 1 0 0 0 DXE BDS Started 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 1 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 0 0 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | | | | _ | _ | | _ | _ | |
| 91h 1 0 0 1 DXE BDS connect drivers 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 0 0 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | | | | | | _ | | |
| 92h 1 0 0 1 0 DXE PCI Bus begin 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | _ | _ | | | | | | |
| 93h 1 0 0 1 1 DXE PCI Bus HPC Init 94h 1 0 0 1 0 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | _ | | | | | | | |
| 94h 1 0 0 1 0 0 DXE PCI Bus enumeration 95h 1 0 0 1 0 1 DXE PCI Bus resource requested 96h 1 0 1 0 1 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 0 0 DXE CON_OUT connect 98h 1 0 0 1 0 0 0 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | _ | | _ | | _ | | _ | |
| 95h 1 0 1 0 1 DXE PCI Bus resource requested 96h 1 0 0 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 0 0 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | _ | | _ | | | | - | |
| 96h 1 0 0 1 0 DXE PCI Bus assign resource 97h 1 0 0 1 1 DXE CON_OUT connect 98h 1 0 0 1 0 0 DXE CON_IN connect 99h 1 0 0 1 DXE SIO Init | | 1 | _ | | | | | _ | | |
| 97h | | 1 | _ | + | | | - | _ | | |
| 98h | | 1 | _ | | | | | | | |
| 99h 1 0 0 1 1 0 0 1 DXE SIO Init | | 1 | | _ | | | | | | |
| | | 1 | | _ | 1 | | | _ | | |
| 9Ah 1 0 0 1 1 0 DXF USB start | | 1 | _ | _ | 1 | 1 | | 0 | 1 | |
| 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 | 9Ah | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | DXE USB start |

| | | Г | iagno | stic I | FD D | ecod | er | | |
|------------|-----|----|----------|----------|--------------|------|--------|-----|---|
| | | | = LE | | | | | | |
| Checkpoint | | | Nibble | | Lower Nibble | | | | |
| Checkpoint | MSB | | יוטטוויו | <u> </u> | | _owe | I MIDU | LSB | Description |
| | | | 26 | 1 L | OL | 16 | - D-L | | |
| . 55 " | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h | |
| LED# | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| 9Bh | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | DXE USB reset |
| 9Ch | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | DXE USB detect |
| 9Dh | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | DXE USB enable |
| A1h | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | DXE IDE begin |
| A2h | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | DXE IDE reset |
| A3h | 1 | 0 | 1 | 0 | | 0 | 1 | 1 | DXE IDE detect |
| A4h | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | DXE IDE enable |
| A5h | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | DXE SCSI begin |
| A6h | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | DXE SCSI reset |
| A7h | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | DXE SCSI detect |
| A8h | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | DXE SCSI enable |
| A9h | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | DXE verifying SETUP password |
| ABh | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | DXE SETUP start |
| ACh | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | DXE SETUP input wait |
| ADh | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | DXE Ready to Boot |
| AEh | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | DXE Legacy Boot |
| AFh | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | DXE Exit Boot Services |
| B0h | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | RT Set Virtual Address Map Begin |
| B1h | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | RT Set Virtual Address Map End |
| B2h | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | DXE Legacy Option ROM init |
| B3h | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | DXE Reset system |
| B4h | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | DXE USB Hot plug |
| B5h | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | DXE PCI BUS Hot plug |
| B6h | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | DXE NVRAM cleanup |
| B7h | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | DXE Configuration Reset |
| 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | INT19 |
| S3 Resume | | | | | | | | | |
| E0h | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | S3 Resume PEIM (S3 started) |
| E1h | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | S3 Resume PEIM (S3 boot script) |
| E2h | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | S3 Resume PEIM (S3 Video Repost) |
| E3h | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | S3 Resume PEIM (S3 OS wake) |
| BIOS Recov | erv | | | | | | | | |
| F0h | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | PEIM which detected forced Recovery condition |
| F1h | 1 | 1 | 1 | 1 | _ | 0 | 0 | 1 | PEIM which detected User Recovery condition |
| F2h | 1 | 1 | 1 | 1 | | 0 | 1 | 0 | Recovery PEIM (Recovery started) |
| F3h | 1 | 1 | 1 | 1 | | 0 | 1 | 1 | Recovery PEIM (Capsule found) |
| F4h | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | Recovery PEIM (Capsule loaded) |
| · | | | | | | | | _ | |
| | | | | | | | | | |

POST Memory Initialization MRC Diagnostic Codes

There are two types of POST Diagnostic Codes displayed by the MRC during memory initialization; Progress Codes and Fatal Error Codes.

The MRC Progress Codes are displays to the Diagnostic LEDs that show the execution point in the MRC operational path at each step.

Table 26. MRC Progress Codes

| | Diagnostic LED Decoder | | | | | | | | | |
|----------------|------------------------|-----|-----|-----|-----|----------|-------|-----|---|--|
| | | 1 = | LED | On, | 0 = | LED | Off | | | |
| Checkpoint | Upper Nibble | | | | | owe | r Nib | ble | Description | |
| | MSB | | | | | | | LSB | Description | |
| | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h | | |
| LED | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | | |
| MRC Progress C | odes | | | | | <u> </u> | | | | |
| B0h | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Detect DIMM population | |
| B1h | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Set DDR3 frequency | |
| B2h | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | Gather remaining SPD data | |
| B3h | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | Program registers on the memory controller level | |
| B4h | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Evaluate RAS modes and save rank information | |
| B5h | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | Program registers on the channel level | |
| B6h | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | Perform the JEDEC defined initialization sequence | |
| B7h | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | Train DDR3 ranks | |
| B8h | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | Initialize CLTT/OLTT | |
| B9h | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | Hardware memory test and init | |
| BAh | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | Execute software memory init | |
| BBh | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | Program memory map and interleaving | |
| BCh | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | Program RAS configuration | |
| BFh | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | MRC is done | |

Memory Initialization at the beginning of POST includes multiple functions, including: discovery, channel training, validation that the DIMM population is acceptable and functional, initialization of the IMC and other hardware settings, and initialization of applicable RAS configurations.

When a major memory initialization error occurs and prevents the system from booting with data integrity, a beep code is generated, the MRC will display a fatal error code on the diagnostic LEDs, and a system halt command is executed. Fatal MRC error halts do NOT change the state of the System Status LED, and they do NOT get logged as SEL events. The following table lists all MRC fatal errors that are displayed to the Diagnostic LEDs.

Table 27. MRC Fatal Error Codes

| | | | Diagr | nostic I | LED De | coder | | | |
|-------------|--------|-------|--------|----------|----------|-------|--------|-----|---|
| | | | 1 = L | ED On, | , O = LE | D Off | | | |
| Checkpoint | | Upper | Nibble | 9 | | Lower | Nibble | 9 | Dona dada |
| | MSB | | | | | | | LSB | Description |
| | 8h | 4h | 2h | 1h | 8h | 4h | 2h | 1h | |
| LED | #7 | #6 | #5 | #4 | #3 | #2 | #1 | #0 | |
| MRC Fatal E | rror C | odes | | • | | | | • | |
| E8h | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | No usable memory error 01h = No memory was detected through SPD read, or invalid config that causes no operable memory. 02h = Memory DIMMs on all channels of all sockets are disabled due to hardware memtest error. 3h = No memory installed. All channels are disabled. |
| E9h | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | Memory is locked by Intel® Trusted Execution Technology and is inaccessible |
| EAh | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | DDR3 channel training error 01h = Error on read DQ/DQS (Data/Data Strobe) init 02h = Error on Receive Enable 3h = Error on Write Leveling 04h = Error on write DQ/DQS (Data/Data Strobe |
| EBh | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | Memory test failure 01h = Software memtest failure. 02h = Hardware memtest failed. 03h = Hardware Memtest failure in Lockstep Channel mode requiring a channel to be disabled. This is a fatal error which requires a reset and calling MRC with a different RAS mode to retry. |
| EDh | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | DIMM configuration population error 01h = Different DIMM types (UDIMM, RDIMM, LRDIMM) are detected installed in the system. 02h = Violation of DIMM population rules. 03h = The 3rd DIMM slot cannot be populated when QR DIMMs are installed. 04h = UDIMMs are not supported in the 3rd DIMM slot. 05h = Unsupported DIMM Voltage. |
| EFh | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | Indicates a CLTT table structure error |

Appendix C: POST Code Errors

- Most error conditions encountered during POST are reported using POST Error Codes. These codes represent specific failures, warnings, or are informational. POST Error Codes may be displayed in the Error Manager display screen, and are always logged to the System Event Log (SEL). Logged events are available to System Management applications, including Remote and Out of Band (OOB) management.
- There are exception cases in early initialization where system resources are not adequately initialized for handling POST Error Code reporting. These cases are primarily Fatal Error conditions resulting from initialization of processors and memory, and they are handed by a Diagnostic LED display with a system halt.
- The following table lists the supported POST Error Codes. Each error code is assigned an error type which determines the action the BIOS will take when the error is encountered. Error types include Minor, Major, and Fatal. The BIOS action for each is defined as follows:
- Minor: The error message is displayed on the screen or on the Error Manager screen, and an error is logged to the SEL. The system continues booting in a degraded state. The user may want to replace the erroneous unit. The POST Error Pause option setting in the BIOS setup does not have any effect on this error.
- Major: The error message is displayed on the Error Manager screen, and an error is logged to the SEL. The POST Error Pause option setting in the BIOS setup determines whether the system pauses to the Error Manager for this type of error so the user can take immediate corrective action or the system continues booting.
 - Note that for 0048 "Password check failed", the system halts, and then after the next reset/reboot will displays the error code on the Error Manager screen.
- Fatal: The system halts during post at a blank screen with the text "Unrecoverable fatal error found. System will not boot until the error is resolved" and "Press <F2> to enter setup" The POST Error Pause option setting in the BIOS setup does not have any effect with this class of error.

When the operator presses the **F2** key on the keyboard, the error message is displayed on the Error Manager screen, and an error is logged to the SEL with the error code. The system cannot boot unless the error is resolved. The user needs to replace the faulty part and restart the system.

Note: The POST error codes in the following table are common to all current generation Intel[®] server platforms. Features present on a given server board/system will determine which of the listed error codes are supported.

Table 28. POST Error Messages and Handling

| Error Code | Error Message | Response |
|------------|---|----------|
| 0012 | System RTC date/time not set | Major |
| 0048 | Password check failed | Major |
| 0140 | PCI component encountered a PERR error | Major |
| 0141 | PCI resource conflict | Major |
| 0146 | PCI out of resources error | Major |
| 0191 | Processor core/thread count mismatch detected | Fatal |
| 0192 | Processor cache size mismatch detected | Fatal |
| 0194 | Processor family mismatch detected | Fatal |
| 0195 | Processor Intel® QPI link frequencies unable to synchronize | Fatal |
| 0196 | Processor model mismatch detected | Fatal |

| Error Code | Error Message | Response |
|--------------|--|---------------------------------------|
| 0197 | Processor frequencies unable to synchronize | Fatal |
| 5220 | BIOS Settings reset to default settings | Major |
| 5221 | Passwords cleared by jumper | Major |
| 5224 | Password clear jumper is Set | Major |
| 8130 | Processor 01 disabled | Major |
| 8131 | Processor 02 disabled | Major |
| 8132 | Processor 03 disabled | Major |
| 8133 | Processor 04 disabled | Major |
| 8160 | Processor 01 unable to apply microcode update | Major |
| 8161 | Processor 02 unable to apply microcode update | Major |
| 8162 | Processor 03 unable to apply microcode update | Major |
| 8163 | Processor 04 unable to apply microcode update | Major |
| 8170 | Processor 01 failed Self Test (BIST) | Major |
| 8171 | Processor 02 failed Self Test (BIST) | Major |
| 8172 | Processor 03 failed Self Test (BIST) | Major |
| 8173 | Processor 04 failed Self Test (BIST) | Major |
| 8180 | Processor 01 microcode update not found | Minor |
| 8181 | Processor 02 microcode update not found | Minor |
| 8182 8183 | Processor 03 microcode update not found | Minor |
| 8183 | Processor 04 microcode update not found Watchdog timer failed on last boot | Minor Major |
| 8198 | OS boot watchdog timer failure | Major |
| 8300 | Baseboard management controller failed self-test | Major |
| 8305 | Hot Swap Controller failure | Major |
| 83A0 | Management Engine (ME) failed Self test | Major |
| 83A1 | Management Engine (ME) Failed to respond. | Major |
| 84F2 | Baseboard management controller failed to respond | Major |
| 84F3 | Baseboard management controller in update mode | Major |
| 84F4 | Sensor data record empty | Major |
| 84FF | System event log full | Minor |
| 8500 | Memory component could not be configured in the selected RAS mode | Major |
| 8501 | DIMM Population Error | Major |
| 8520 | DIMM_A1 failed test/initialization | Major |
| 8521 | DIMM_A2 failed test/initialization | Major |
| 8522 | DIMM_A3 failed test/initialization | Major |
| 8523 | DIMM_B1 failed test/initialization | Major |
| 8524 8525 | DIMM_B2 failed test/initialization | Major |
| 8526 | DIMM_B3 failed test/initialization DIMM_C1 failed test/initialization | Major Major |
| 8527 | DIMM_C2 failed test/initialization | Major |
| 8528 | DIMM_C3 failed test/initialization | Major |
| 8529 | DIMM_D1 failed test/initialization | Major |
| 852A | DIMM_D2 failed test/initialization | Major |
| 852B | DIMM_D3 failed test/initialization | Major |
| 852C | DIMM_E1 failed test/initialization | Major |
| 852D | DIMM_E2 failed test/initialization | Major |
| 852E | DIMM_E3 failed test/initialization | Major |
| 852F | DIMM_F1 failed test/initialization | Major |
| 8530 | DIMM_F2 failed test/initialization | Major |
| 8531 | DIMM_F3 failed test/initialization | Major |
| 8532 | DIMM_G1 failed test/initialization | Major |
| 8533 | DIMM_G2 failed test/initialization | Major |
| 8534 | DIMM_G3 failed test/initialization | Major |
| 8535 | DIMM_H1 failed test/initialization | Major |
| 8536 | DIMM_H2 failed test/initialization | Major |
| 8537 | DIMM_H3 failed test/initialization | Major |
| 8538 8539 | DIMM_I1 failed test/initialization DIMM_I2 failed test/initialization | Major |
| 8539 853A | DIMM_13 failed test/initialization | Major Major |
| 853B | DIMM J1 failed test/initialization | Major |
| 853C | DIMM_J2 failed test/initialization | Major |
| 3000 | Dilitin_02 Idilod tootii iidan2ddoii | i i i i i i i i i i i i i i i i i i i |

| Error Code | Error Message | Response |
|--------------|--|----------------|
| 853D | DIMM_J3 failed test/initialization | Major |
| 853E | DIMM_K1 failed test/initialization | Major |
| 853F | DIMM_K2 failed test/initialization | Major |
| (Go to | | |
| 85C0) | | |
| 8540 | DIMM_A1 disabled | Major |
| 8541 | DIMM_A2 disabled | Major |
| 8542 | DIMM_A3 disabled | Major |
| 8543 | DIMM_B1 disabled | Major |
| 8544 | DIMM_B2 disabled | Major |
| 8545 8546 | DIMM_B3 disabled | Major |
| 8547 | DIMM_C1 disabled DIMM_C2 disabled | Major Major |
| 8548 | DIMM_C3 disabled | Major |
| 8549 | DIMM_D1 disabled | Major |
| 854A | DIMM D2 disabled | Major |
| 854B | DIMM D3 disabled | Major |
| 854C | DIMM_E1 disabled | Major |
| 854D | DIMM_E2 disabled | Major |
| 854E | DIMM_E3 disabled | Major |
| 854F | DIMM_F1 disabled | Major |
| 8550 | DIMM_F2 disabled | Major |
| 8551 | DIMM_F3 disabled | Major |
| 8552 | DIMM_G1 disabled | Major |
| 8553 | DIMM_G2 disabled | Major |
| 8554 | DIMM_G3 disabled | Major |
| 8555 | DIMM_H1 disabled | Major |
| 8556 | DIMM_H2 disabled | Major |
| 8557 | DIMM_H3 disabled | Major |
| 8558 | DIMM_I1 disabled | Major |
| 8559 855A | DIMM_I2 disabled DIMM_I3 disabled | Major |
| 855B | DIMM_J1 disabled | Major Major |
| 855C | DIMM_J2 disabled | Major |
| 855D | DIMM J3 disabled | Major |
| 855E | DIMM_K1 disabled | Major |
| 855F | DIMM_K2 disabled | Major |
| (Go to | | aje: |
| 85D0) | | |
| 8560 | DIMM_A1 encountered a Serial Presence Detection (SPD) failure | Major |
| 8561 | DIMM_A2 encountered a Serial Presence Detection (SPD) failure | Major |
| 8562 | DIMM_A3 encountered a Serial Presence Detection (SPD) failure | Major |
| 8563 | DIMM_B1 encountered a Serial Presence Detection (SPD) failure | Major |
| 8564 | DIMM_B2 encountered a Serial Presence Detection (SPD) failure | Major |
| 8565 | DIMM_B3 encountered a Serial Presence Detection (SPD) failure | Major |
| 8566 | DIMM_C1 encountered a Serial Presence Detection (SPD) failure | Major |
| 8567 | DIMM_C2 encountered a Serial Presence Detection (SPD) failure | Major |
| 8568 | DIMM_C3 encountered a Serial Presence Detection (SPD) failure | Major |
| 8569 | DIMM_D1 encountered a Serial Presence Detection (SPD) failure | Major |
| 856A | DIMM_D2 encountered a Serial Presence Detection (SPD) failure | Major |
| 856B 856C | DIMM_D3 encountered a Serial Presence Detection (SPD) failure DIMM_E1 encountered a Serial Presence Detection (SPD) failure | Major Major |
| 856D | DIMM_E2 encountered a Serial Presence Detection (SPD) failure | Major |
| 856E | DIMM_E3 encountered a Serial Presence Detection (SPD) failure | Major |
| 856F | DIMM_F1 encountered a Serial Presence Detection (SPD) failure | Major |
| 8570 | DIMM_F2 encountered a Serial Presence Detection (SPD) failure | Major |
| 8571 | DIMM_F3 encountered a Serial Presence Detection (SPD) failure | Major |
| 8572 | DIMM_G1 encountered a Serial Presence Detection (SPD) failure | Major |
| 8573 | DIMM_G2 encountered a Serial Presence Detection (SPD) failure | Major |
| 8574 | DIMM_G3 encountered a Serial Presence Detection (SPD) failure | Major |
| 8575 | DIMM_H1 encountered a Serial Presence Detection (SPD) failure | Major |

| BTOTO DIMM H2 encountered a Serial Presence Detection (SPD) failure Major BS77 DIMM H3 encountered a Serial Presence Detection (SPD) failure Major Major DIMM J2 encountered a Serial Presence Detection (SPD) failure Major Major DIMM J2 encountered a Serial Presence Detection (SPD) failure Major Major DIMM J3 encountered a Serial Presence Detection (SPD) failure Major Major BS77 DIMM J3 encountered a Serial Presence Detection (SPD) failure Major Major BS77 DIMM J3 encountered a Serial Presence Detection (SPD) failure Major Major BS77 DIMM J3 encountered a Serial Presence Detection (SPD) failure Major BS77 DIMM J3 encountered a Serial Presence Detection (SPD) failure Major BS77 DIMM J3 encountered a Serial Presence Detection (SPD) failure Major BS77 DIMM K1 encountered a Serial Presence Detection (SPD) failure Major BS78 DIMM K1 encountered a Serial Presence Detection (SPD) failure Major BS79 DIMM K2 encountered a Serial Presence Detection (SPD) failure Major BSC0 DIMM K3 failed test/initialization Major BSC0 DIMM L2 failed test/initialization Major BSC2 DIMM L2 failed test/initialization Major BSC3 DIMM L3 failed test/initialization Major BSC4 DIMM M5 failed test/initialization Major BSC5 DIMM M5 failed test/initialization Major Major BSC6 DIMM M5 failed test/initialization Major Major BSC7 DIMM M5 failed test/initialization Major Major BSC8 DIMM M5 failed test/initialization Major Majo | Error Codo | Crear Magazaga | Doctoone |
|--|------------|---|---------------------------------------|
| B877 DIMM_I Ha encountered a Serial Presence Detection (SPD) failure B878 DIMM_I I genountered a Serial Presence Detection (SPD) failure B879 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B878 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B878 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B878 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B879 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B870 DIMM_I 2 encountered a Serial Presence Detection (SPD) failure B870 DIMM_I 3 encountered a Serial Presence Detection (SPD) failure B876 DIMM_I 3 encountered a Serial Presence Detection (SPD) failure B877 DIMM_I 3 encountered a Serial Presence Detection (SPD) failure B878 DIMM_I 4 encountered a Serial Presence Detection (SPD) failure B879 DIMM_I 5 failed test/initialization B870 DIMM_I 5 failed test/initialization B870 DIMM_I 5 failed test/initialization B870 DIMM_I 6 failed test/initialization B870 DIMM_I 6 failed test/initialization B870 DIMM_I 6 failed test/initialization B870 DIMM_I 7 failed test/initialization B870 DIMM_I 8 failed test/initialization | Error Code | Error Message DIMM_H2 appointment a Social Processor Detection (SPD) failure | Response |
| BOTAM It encountered a Serial Presence Detection (SPD) failure Major | | | |
| BS79 DIMM_12 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 857A DIMM_13 encountered a Serial Presence Detection (SPD) failure Major 857B DIMM_12 encountered a Serial Presence Detection (SPD) failure Major 857C DIMM_12 encountered a Serial Presence Detection (SPD) failure Major 857D DIMM_13 encountered a Serial Presence Detection (SPD) failure Major 857E DIMM_K1 encountered a Serial Presence Detection (SPD) failure Major 857E DIMM_K2 encountered a Serial Presence Detection (SPD) failure Major 86E0 DIMM_K3 failed test/initialization Major 86E0 DIMM_K3 failed test/initialization Major 85C3 DIMM_L3 failed test/initialization Major 85C4 DIMM_M2 failed test/initialization Major 85C5 DIMM_M3 failed test/initialization Major 85C6 DIMM_M3 failed test/initialization Major 85C7 DIMM_M3 failed test/initialization Major 85C7 DIMM_M3 failed test/initialization Major 85C8 DIMM_M3 failed test/initialization Major 85C9 DIMM_M3 failed test/initialization Major 85C9< | | | |
| BOTH DIMM, 11 encountered a Serial Presence Detection (SPD) failure Major | | | , |
| BSTC DIMM_J2 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 857E DIMM, J3 encountered a Serial Presence Detection (SPD) failure Major 857F DIMM, K1 encountered a Serial Presence Detection (SPD) failure Major 857F DIMM, K2 encountered a Serial Presence Detection (SPD) failure Major 85C0 DIMM, C3 failed test/initialization Major 85C0 DIMM, L1 failed test/initialization Major 85C2 DIMM, L2 failed test/initialization Major 85C3 DIMM, L3 failed test/initialization Major 85C4 DIMM, M3 failed test/initialization Major 85C5 DIMM, M3 failed test/initialization Major 85C6 DIMM, M3 failed test/initialization Major 85C7 DIMM, N2 failed test/initialization Major 85C8 DIMM, N2 failed test/initialization Major 85C9 DIMM, N2 failed test/initialization Major 85C9 DIMM, N2 failed test/initialization Major 85CA DIMM, N2 failed test/initialization Major 85CB DIMM, N2 failed test/initialization Major 85CB DIMM, N2 failed test/initialization | | | |
| BSTE DIMM_K1 encountered a Serial Presence Detection (SPD) failure Major (Sot to BSTE) DIMM_K2 encountered a Serial Presence Detection (SPD) failure Major (Sot to BSEO) DIMM_K3 failed test/initialization Major (SSC) DIMM_K3 failed test/initializ | | | |
| BSFF DIMM_K2 encountered a Serial Presence Detection (SPD) failure Major (So to 85ED) | | | |
| SSC0 DIMM K3 failed test/initialization Major | | | |
| 85C0 DIMM_K3 failed test/initialization Major 85C1 DIMM_L1 failed test/initialization Major 85C2 DIMM_L2 failed test/initialization Major 85C3 DIMM_L3 failed test/initialization Major 85C4 DIMM_M5 failed test/initialization Major 85C5 DIMM_M6 failed test/initialization Major 85C6 DIMM_M7 failed test/initialization Major 85C6 DIMM_M7 failed test/initialization Major 85C7 DIMM_M7 failed test/initialization Major 85C8 DIMM_M8 failed test/initialization Major 85C9 DIMM_M8 failed test/initialization Major 85C8 DIMM_M8 failed test/initialization Major 85C9 DIMM_M8 failed test/initialization Major 85C9 DIMM_M9 failed test/initialization Major 85C0 DIMM_M9 failed test/initialization Major 85C0 DIMM_M9 failed test/initialization Major 85C1 DIMM_M8 failed test/initialization Major 85C2 DIMM_M8 failed test/initialization Major 85C3 DIMM_M8 failed test/initialization Major 85C4 DIMM_M8 failed test/initialization Major 85C6 DIMM_M8 failed test/initialization Major 85C7 DIMM_M8 failed test/initialization Major 85C8 DIMM_M8 failed test/initialization Major 85C9 DIMM_M8 failed test/initialization M8jor 85C9 DIMM_M8 failed test/initialization M8jor 85C9 DIMM_M8 failed | | Dimm_12 diloganicios a della i robbilo Delogaci (di D) ianare | Major |
| 85CO DIMM. K3 failed test/initialization Major 86C1 DIMM. L1 failed test/initialization Major 85C2 DIMM. L2 failed test/initialization Major 85C3 DIMM. L3 failed test/initialization Major 85C4 DIMM. M2 failed test/initialization Major 85C5 DIMM. M2 failed test/initialization Major 85C6 DIMM. M3 failed test/initialization Major 85C7 DIMM. N1 failed test/initialization Major 85C8 DIMM. N2 failed test/initialization Major 85C9 DIMM. N2 failed test/initialization Major 85C9 DIMM. N3 failed test/initialization Major 85C0 DIMM. O1 failed test/initialization Major 85C0 DIMM. O3 failed test/initialization Major 85C1 DIMM. P1 failed test/initialization Major 85C2 DIMM. P2 failed test/initialization Major 85C3 DIMM. P3 failed test/initialization Major 85C4 DIMM. P3 failed test/initialization Major 85C5 DIMM. P3 fai | | | |
| BSC1 DIMM_L1 failed test/initialization Major 85C3 DIMM_L2 failed test/initialization Major 85C3 DIMM_L3 failed test/initialization Major 85C4 DIMM_M1 failed test/initialization Major 85C5 DIMM_M1 failed test/initialization Major 85C6 DIMM_M3 failed test/initialization Major 85C7 DIMM_M1 failed test/initialization Major 85C8 DIMM_N1 failed test/initialization Major 85C9 DIMM_N2 failed test/initialization Major 85C9 DIMM_N2 failed test/initialization Major 85C9 DIMM_O2 failed test/initialization Major 85C9 DIMM_O2 failed test/initialization Major 85C0 DIMM_O2 failed test/initialization Major 85C0 DIMM_P1 failed test/initialization Major 85C1 DIMM_P2 failed test/initialization Major 85C2 DIMM_P3 failed test/initialization Major 85C1 DIMM_P3 failed test/initialization Major 85C2 DIMM_P3 failed test/initializ | | DIMM_K3 failed test/initialization | Major |
| 8SC2 DIMM. L2 failed test/initialization Major 8SC3 DIMM. M1 failed test/initialization Major 8SC4 DIMM. M1 failed test/initialization Major 8SC5 DIMM. M2 failed test/initialization Major 8SC6 DIMM. N1 failed test/initialization Major 8SC7 DIMM. N1 failed test/initialization Major 8SC8 DIMM. N2 failed test/initialization Major 8SC9 DIMM. N2 failed test/initialization Major 8SCA DIMM. O1 failed test/initialization Major 8SCB DIMM. O2 failed test/initialization Major 8SCC DIMM. P2 failed test/initialization Major 8SCD DIMM. P2 failed test/initialization Major 8SCF DIMM. P3 failed test/initialization Major 8SD1 DIMM. L1 disabled Major 8SD1 DIMM. L3 disabled Major 8SD2 DIMM. L3 disabled Major 8SD3 DIMM. L3 disabled Major 8SD4 DIMM. M3 disabled Major 8SD5 DIMM. M3 disabled Major 8SD5 DIMM. M3 disabled Major 8SD5 DIMM. M3 | | DIMM_L1 failed test/initialization | |
| 85C4 DIMM M2 failed test/initialization Major 85C5 DIMM M2 failed test/initialization Major 85C6 DIMM M3 failed test/initialization Major 85C7 DIMM N1 failed test/initialization Major 85C8 DIMM N2 failed test/initialization Major 85C9 DIMM N3 failed test/initialization Major 85C8 DIMM N3 failed test/initialization Major 85C8 DIMM N3 failed test/initialization Major 85C8 DIMM N3 failed test/initialization Major 85C9 DIMM P2 failed test/initialization Major 85C0 DIMM P2 failed test/initialization Major 85C1 DIMM P2 failed test/initialization Major 85C2 DIMM P2 failed test/initialization Major 85C3 DIMM P3 failed test/initialization Major 85C1 DIMM P4 failed test/initialization Major 85C2 DIMM P3 failed test/initialization Major 85C3 DIMM P4 failed test/initialization Major 85D1 DIMM P3 disabled | 85C2 | DIMM_L2 failed test/initialization | |
| 85C4 DIMM_M failed test/initialization Major 85C5 DIMM_M 3 failed test/initialization Major 85C6 DIMM_M 3 failed test/initialization Major 85C7 DIMM_N 1 failed test/initialization Major 85C8 DIMM_N 2 failed test/initialization Major 85C9 DIMM_N 3 failed test/initialization Major 85C8 DIMM_O2 failed test/initialization Major 85C9 DIMM_O2 failed test/initialization Major 85C8 DIMM_O2 failed test/initialization Major 85C9 DIMM_P 2 failed test/initialization Major 85C0 DIMM_P 2 failed test/initialization Major 85C1 DIMM_P 2 failed test/initialization Major 85C9 DIMM_P 2 failed test/initialization Major 85C1 DIMM_P 2 failed test/initialization Major 85C1 DIMM_P 2 failed test/initialization Major 85C1 DIMM_P 2 disabled Major 85D1 DIMM_P 2 disabled Major 85D2 DIMM_P 2 disabled Major <td>85C3</td> <td>DIMM_L3 failed test/initialization</td> <td>Major</td> | 85C3 | DIMM_L3 failed test/initialization | Major |
| 85C6 DIMM_N1 failed test/initialization Major 85C7 DIMM_N2 failed test/initialization Major 85C8 DIMM_N2 failed test/initialization Major 85C9 DIMM_N3 failed test/initialization Major 85C8 DIMM_O2 failed test/initialization Major 85CB DIMM_O2 failed test/initialization Major 85CC DIMM_N2 failed test/initialization Major 85CF DIMM_P2 failed test/initialization Major 85CF DIMM_P2 failed test/initialization Major 85CF DIMM_P2 failed test/initialization Major 85D0 DIMM_P3 failed test/initialization Major 85D1 DIMM_P3 failed test/initialization Major 85D2 DIMM_L1 disabled Major 85D3 DIMM_L1 disabled Major 85D4 DIMM_M2 disabled Major 85D5 DIMM_M2 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_M1 disabled Major 85D8 DIMM_M3 disabled | 85C4 | DIMM_M1 failed test/initialization | |
| BSC7 DIMM, N1 failed test/initialization Major | 85C5 | DIMM_M2 failed test/initialization | Major |
| 85C8 DIMM_N3 failed test/initialization Major 85C9 DIMM_O1 failed test/initialization Major 85CA DIMM_O2 failed test/initialization Major 85CB DIMM_O2 failed test/initialization Major 85CD DIMM_P1 failed test/initialization Major 85CD DIMM_P1 failed test/initialization Major 85CF DIMM_P2 failed test/initialization Major 85CF DIMM_P3 failed test/initialization Major 85D1 DIMM_S3 disabled Major 85D1 DIMM_L3 disabled Major 85D2 DIMM_L1 disabled Major 85D3 DIMM_L3 disabled Major 85D4 DIMM_M1 disabled Major 85D5 DIMM_M2 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_M3 disabled Major 85D8 DIMM_N3 disabled Major 85D8 DIMM_N2 disabled Major 85D8 DIMM_N3 disabled Major 85D9 | | | Major |
| BSC9 DIMM N3 failed test/initialization Major BSCA DIMM_O1 failed test/initialization Major BSCB DIMM_O2 failed test/initialization Major BSCC DIMM_O3 failed test/initialization Major BSCC DIMM_P1 failed test/initialization Major BSCC DIMM_P2 failed test/initialization Major BSCC DIMM_P3 failed test/initialization Major BSCC DIMM_P3 failed test/initialization Major BSCC DIMM_P3 failed test/initialization Major BSCD DIMM_P3 failed test/initialization Major BSD0 DIMM_P3 failed test/initialization Major BSD1 DIMM_P3 failed test/initialization Major BSD1 DIMM_L1 disabled Major BSD2 DIMM_L2 disabled Major BSD3 DIMM_L3 disabled Major BSD3 DIMM_L3 disabled Major BSD3 DIMM_L3 disabled Major BSD4 DIMM_M1 disabled Major BSD5 DIMM_M3 disabled Major BSD6 DIMM_M3 disabled Major BSD7 DIMM_N3 disabled Major BSD8 DIMM_N3 disabled Major BSD9 DIMM_N4 disabled Major BSD9 DIMM_N5 disabled Major BSD9 DIMM_ | | DIMM_N1 failed test/initialization | Major |
| BSCA DIMM O1 failed test/initialization Major | | | |
| BSCB DIMM_O2 failed test/initialization Major | | | |
| 85CC DIMM_O3 failed test/initialization Major 85CD DIMM_P1 failed test/initialization Major 85CE DIMM_P2 failed test/initialization Major 85CF DIMM_R3 disabled Major 85D0 DIMM_K3 disabled Major 85D1 DIMM_L1 disabled Major 85D2 DIMM_L2 disabled Major 85D3 DIMM_L3 disabled Major 85D4 DIMM_M1 disabled Major 85D5 DIMM_M2 disabled Major 85D6 DIMM_M2 disabled Major 85D7 DIMM_M2 disabled Major 85D8 DIMM_M2 disabled Major 85D9 DIMM_N2 disabled Major 85D9 DIMM_N2 disabled Major 85D8 DIMM_N2 disabled Major 85D9 DIMM_N2 disabled Major 85D0 DIMM_N2 disabled Major 85D0 DIMM_N2 disabled Major 85D0 DIMM_O1 disabled Major 85D0 DIMM_O2 disabled Major 85D0 DIMM_O2 d | | | |
| 85CD DIMM_P1 failed test/initialization Major 85CE DIMM_P2 failed test/initialization Major 85CF DIMM_P3 failed test/initialization Major 85D0 DIMM_K3 disabled Major 85D1 DIMM_L1 disabled Major 85D2 DIMM_L2 disabled Major 85D3 DIMM_M3 disabled Major 85D4 DIMM_M1 disabled Major 85D5 DIMM_M2 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_M1 disabled Major 85D8 DIMM_N1 disabled Major 85D9 DIMM_N1 disabled Major 85D9 DIMM_N1 disabled Major 85D9 DIMM_O1 disabled Major 85D0 DIMM_O1 disabled Major 85D0 DIMM_O1 disabled Major 85D0 DIMM_O1 disabled Major 85D0 DIMM_P1 disabled Major 85D0 DIMM_P1 disabled Major 85D1 | | | , |
| 85CE DIMM_P3 failed test/initialization Major 85CF DIMM_P3 failed test/initialization Major 85D0 DIMM_K3 disabled Major 85D1 DIMM_L1 disabled Major 85D2 DIMM_L2 disabled Major 85D3 DIMM_I3 disabled Major 85D4 DIMM_M1 disabled Major 85D5 DIMM_M3 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_N1 disabled Major 85D8 DIMM_N2 disabled Major 85D8 DIMM_N3 disabled Major 85D9 DIMM_N3 disabled Major 85DA DIMM_O1 disabled Major 85DB DIMM_O3 disabled Major 85DD DIMM_P1 disabled Major 85DD DIMM_P1 disabled Major 85DD DIMM_P3 disabled Major 85DD DIMM_P3 disabled Major 85E0 DIMM_N3 disabled Major 85E0 DIMM_ | | | |
| BSCF DIMM_P3 failed test/initialization Major | | | |
| B5D0 DIMM_K3 disabled Major | | | |
| BSD1 DIMM_L1 disabled Major | | | |
| SED2 DIMM_L3 disabled Major | | | |
| DIMM_L3 disabled Major | | | |
| 85D4 DIMM_M1 disabled Major 85D5 DIMM_M2 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_N1 disabled Major 85D8 DIMM_N2 disabled Major 85D9 DIMM_N3 disabled Major 85D8 DIMM_O1 disabled Major 85DB DIMM_O2 disabled Major 85DC DIMM_O3 disabled Major 85DD DIMM_P1 disabled Major 85DF DIMM_P3 disabled Major 85DF DIMM_P3 disabled Major 85DF DIMM_P3 disabled Major 85E0 DIMM_R3 encountered a Serial Presence Detection (SPD) failure Major 85E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major 85E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major 85E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major 85E5 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 enco | | | |
| 85D5 DIMM_M2 disabled Major 85D6 DIMM_M3 disabled Major 85D7 DIMM_N1 disabled Major 85D8 DIMM_N2 disabled Major 85D9 DIMM_N3 disabled Major 85DA DIMM_O1 disabled Major 85DB DIMM_O2 disabled Major 85DC DIMM_O3 disabled Major 85DD DIMM_P1 disabled Major 85DE DIMM_P2 disabled Major 85DF DIMM_P3 disabled Major 85DF DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major 85E1 DIMM_K13 encountered a Serial Presence Detection (SPD) failure Major 85E2 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major 85E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major 85E4 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major 85E5 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_N1 encountered a S | | | |
| 85D6 DIMM_M3 disabled Major 85D7 DIMM_N1 disabled Major 85D8 DIMM_N2 disabled Major 85D9 DIMM_N3 disabled Major 85DA DIMM_O1 disabled Major 85DB DIMM_O2 disabled Major 85DC DIMM_P3 disabled Major 85DE DIMM_P1 disabled Major 85DF DIMM_P3 disabled Major 85E0 DIMM_P3 disabled Major 85E1 DIMM_S3 encountered a Serial Presence Detection (SPD) failure Major 85E1 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major 85E3 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major 85E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major 85E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major <td< td=""><td></td><td></td><td></td></td<> | | | |
| 85D7 DIMM_N1 disabled Major 85D8 DIMM_N2 disabled Major 85D9 DIMM_N3 disabled Major 85DA DIMM_O1 disabled Major 85DB DIMM_O2 disabled Major 85DC DIMM_O3 disabled Major 85DD DIMM_P1 disabled Major 85DE DIMM_P2 disabled Major 85DF DIMM_R3 disabled Major 85E0 DIMM_R3 dencountered a Serial Presence Detection (SPD) failure Major 85E1 DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major 85E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major 85E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major 85E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major 85E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure | | | |
| B5D8 DIMM_N2 disabled Major | | | |
| B5D9 DIMM_N3 disabled Major B5DA DIMM_O1 disabled Major B5DB DIMM_O2 disabled Major B5DC DIMM_O3 disabled Major B5DC DIMM_P1 disabled Major B5DD DIMM_P2 disabled Major B5DE DIMM_P2 disabled Major B5DE DIMM_P3 disabled Major B5DF DIMM_P3 disabled Major B5DF DIMM_P3 disabled Major B5DF DIMM_R3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major B5EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| B5DA DIMM_O1 disabled Major B5DB DIMM_O2 disabled Major B5DC DIMM_O3 disabled Major B5DD DIMM_P1 disabled Major B5DD DIMM_P1 disabled Major B5DE DIMM_P2 disabled Major B5DF DIMM_P3 disabled Major B5DF DIMM_P3 disabled Major B5DF DIMM_R3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_P4 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_P4 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_P4 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_P4 encountered a Serial Presence Detection (SPD) failure Major B5E0 DIMM_P4 encountered a Serial Presence Detection (SPD) failure Major | | | |
| B5DB DIMM_O2 disabled Major B5DC DIMM_O3 disabled Major B5DD DIMM_P1 disabled Major B5DE DIMM_P2 disabled Major B5DF DIMM_P3 disabled Major B5DF DIMM_P3 disabled Major B5E0 DIMM_R3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E7 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major B5EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85DC DIMM_O3 disabled Major 85DD DIMM_P1 disabled Major 85DE DIMM_P2 disabled Major 85DF DIMM_R3 disabled Major 85E0 DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major 85E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major 85E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major 85E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major 85E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major 85E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major 85E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85E | | | |
| B5DD DIMM_P1 disabled Major B5DE DIMM_P2 disabled Major B5DF DIMM_P3 disabled Major B5E0 DIMM_R3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E7 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major B5EE DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| B5DE DIMM_P2 disabled Major B5DF DIMM_P3 disabled Major B5E0 DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E7 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major B5EE DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| B5DF DIMM_P3 disabled Major B5E0 DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major B5E1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major B5E2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major B5E3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major B5E4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major B5E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major B5E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major B5E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major B5E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major B5E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major B5EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major B5EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major B5EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major B5ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major B5EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major B5EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major B5EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| BSE0 DIMM_K3 encountered a Serial Presence Detection (SPD) failure Major BSE1 DIMM_L1 encountered a Serial Presence Detection (SPD) failure Major BSE2 DIMM_L2 encountered a Serial Presence Detection (SPD) failure Major BSE3 DIMM_L3 encountered a Serial Presence Detection (SPD) failure Major BSE4 DIMM_M1 encountered a Serial Presence Detection (SPD) failure Major BSE5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major BSE6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major BSE7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major BSE8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major BSE9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major BSEA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major BSEB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major BSEC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major BSEC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major BSEC DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major BSEC DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major BSEE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major BSEE DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85E1DIMM_L1 encountered a Serial Presence Detection (SPD) failureMajor85E2DIMM_L2 encountered a Serial Presence Detection (SPD) failureMajor85E3DIMM_L3 encountered a Serial Presence Detection (SPD) failureMajor85E4DIMM_M1 encountered a Serial Presence Detection (SPD) failureMajor85E5DIMM_M2 encountered a Serial Presence Detection (SPD) failureMajor85E6DIMM_M3 encountered a Serial Presence Detection (SPD) failureMajor85E7DIMM_N1 encountered a Serial Presence Detection (SPD) failureMajor85E8DIMM_N2 encountered a Serial Presence Detection (SPD) failureMajor85E9DIMM_N3 encountered a Serial Presence Detection (SPD) failureMajor85EADIMM_O1 encountered a Serial Presence Detection (SPD) failureMajor85EBDIMM_O2 encountered a Serial Presence Detection (SPD) failureMajor85ECDIMM_O3 encountered a Serial Presence Detection (SPD) failureMajor85EDDIMM_P1 encountered a Serial Presence Detection (SPD) failureMajor85EEDIMM_P2 encountered a Serial Presence Detection (SPD) failureMajor85EFDIMM_P3 encountered a Serial Presence Detection (SPD) failureMajor | | | · · · · · · · · · · · · · · · · · · · |
| 85E2DIMM_L2 encountered a Serial Presence Detection (SPD) failureMajor85E3DIMM_L3 encountered a Serial Presence Detection (SPD) failureMajor85E4DIMM_M1 encountered a Serial Presence Detection (SPD) failureMajor85E5DIMM_M2 encountered a Serial Presence Detection (SPD) failureMajor85E6DIMM_M3 encountered a Serial Presence Detection (SPD) failureMajor85E7DIMM_N1 encountered a Serial Presence Detection (SPD) failureMajor85E8DIMM_N2 encountered a Serial Presence Detection (SPD) failureMajor85E9DIMM_N3 encountered a Serial Presence Detection (SPD) failureMajor85EADIMM_O1 encountered a Serial Presence Detection (SPD) failureMajor85EBDIMM_O2 encountered a Serial Presence Detection (SPD) failureMajor85ECDIMM_O3 encountered a Serial Presence Detection (SPD) failureMajor85EDDIMM_P1 encountered a Serial Presence Detection (SPD) failureMajor85EEDIMM_P2 encountered a Serial Presence Detection (SPD) failureMajor85EFDIMM_P3 encountered a Serial Presence Detection (SPD) failureMajor | | | |
| 85E3DIMM_L3 encountered a Serial Presence Detection (SPD) failureMajor85E4DIMM_M1 encountered a Serial Presence Detection (SPD) failureMajor85E5DIMM_M2 encountered a Serial Presence Detection (SPD) failureMajor85E6DIMM_M3 encountered a Serial Presence Detection (SPD) failureMajor85E7DIMM_N1 encountered a Serial Presence Detection (SPD) failureMajor85E8DIMM_N2 encountered a Serial Presence Detection (SPD) failureMajor85E9DIMM_N3 encountered a Serial Presence Detection (SPD) failureMajor85EADIMM_O1 encountered a Serial Presence Detection (SPD) failureMajor85EBDIMM_O2 encountered a Serial Presence Detection (SPD) failureMajor85ECDIMM_O3 encountered a Serial Presence Detection (SPD) failureMajor85EDDIMM_P1 encountered a Serial Presence Detection (SPD) failureMajor85EEDIMM_P2 encountered a Serial Presence Detection (SPD) failureMajor85EFDIMM_P3 encountered a Serial Presence Detection (SPD) failureMajor | | | |
| 85E4DIMM_M1 encountered a Serial Presence Detection (SPD) failureMajor85E5DIMM_M2 encountered a Serial Presence Detection (SPD) failureMajor85E6DIMM_M3 encountered a Serial Presence Detection (SPD) failureMajor85E7DIMM_N1 encountered a Serial Presence Detection (SPD) failureMajor85E8DIMM_N2 encountered a Serial Presence Detection (SPD) failureMajor85E9DIMM_N3 encountered a Serial Presence Detection (SPD) failureMajor85EADIMM_O1 encountered a Serial Presence Detection (SPD) failureMajor85EBDIMM_O2 encountered a Serial Presence Detection (SPD) failureMajor85ECDIMM_O3 encountered a Serial Presence Detection (SPD) failureMajor85EDDIMM_P1 encountered a Serial Presence Detection (SPD) failureMajor85EEDIMM_P2 encountered a Serial Presence Detection (SPD) failureMajor85EFDIMM_P3 encountered a Serial Presence Detection (SPD) failureMajor | | | |
| 85E5 DIMM_M2 encountered a Serial Presence Detection (SPD) failure Major 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major 85E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major 85EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85E6 DIMM_M3 encountered a Serial Presence Detection (SPD) failure Major 85E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major 85E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major 85EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85E7 DIMM_N1 encountered a Serial Presence Detection (SPD) failure Major 85E8 DIMM_N2 encountered a Serial Presence Detection (SPD) failure Major 85E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major 85EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | DIMM_M3 encountered a Serial Presence Detection (SPD) failure | |
| 85E9 DIMM_N3 encountered a Serial Presence Detection (SPD) failure Major 85EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85EA DIMM_O1 encountered a Serial Presence Detection (SPD) failure Major 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | DIMM_N2 encountered a Serial Presence Detection (SPD) failure | Major |
| 85EB DIMM_O2 encountered a Serial Presence Detection (SPD) failure Major 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | DIMM_N3 encountered a Serial Presence Detection (SPD) failure | Major |
| 85EC DIMM_O3 encountered a Serial Presence Detection (SPD) failure Major 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | • |
| 85ED DIMM_P1 encountered a Serial Presence Detection (SPD) failure Major 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | DIMM_O2 encountered a Serial Presence Detection (SPD) failure | Major |
| 85EE DIMM_P2 encountered a Serial Presence Detection (SPD) failure Major 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| 85EF DIMM_P3 encountered a Serial Presence Detection (SPD) failure Major | | | |
| | | | |
| 8604 POST Reclaim of non-critical NVRAM variables Minor | | | |
| | 8604 | POST Reclaim of non-critical NVRAM variables | Minor |

| Error Code | Error Message | Response |
|------------|--|----------|
| 8605 | BIOS Settings are corrupted | Major |
| 8606 | NVRAM variable space was corrupted and has been reinitialized | Major |
| 92A3 | Serial port component was not detected | Major |
| 92A9 | Serial port component encountered a resource conflict error | Major |
| A000 | TPM device not detected. | Minor |
| A001 | TPM device missing or not responding. | Minor |
| A002 | TPM device failure. | Minor |
| A003 | TPM device failed self test. | Minor |
| A100 | BIOS ACM Error | Major |
| A421 | PCI component encountered a SERR error | Fatal |
| A5A0 | PCI Express* component encountered a PERR error | Minor |
| A5A1 | PCI Express* component encountered an SERR error | Fatal |
| A6A0 | DXE Boot Service driver: Not enough memory available to shadow a Legacy Option ROM | Minor |

POST Error Beep Codes

The following table lists the POST error beep codes. Prior to system video initialization, the BIOS uses these beep codes to inform users on error conditions. The beep code is followed by a user-visible code on the POST Progress LEDs.

Table 29. POST Error Beep Codes

| Beeps | Error Message | POST Progress Code | Description |
|--------|-------------------------------|----------------------|--|
| 1 | USB device action | NA | Short beep sounded whenever a USB device is discovered in POST, or inserted or removed during runtime |
| 1 long | Intel® TXT security violation | 0xAE, 0xAF | System halted because Intel® Trusted Execution Technology detected a potential violation of system security. |
| 3 | Memory error | See Tables 28 and 29 | System halted because a fatal error related to the memory was detected. |
| 2 | BIOS Recovery started | NA | Recovery boot has been initiated |
| 4 | BIOS Recovery failure | NA | BIOS recovery has failed. This typically happens so quickly after recovery us initiated that it sounds like a 2-4 beep code. |

The Integrated BMC may generate beep codes upon detection of failure conditions. Beep codes are sounded each time the problem is discovered, such as on each power-up attempt, but are not sounded continuously. Codes that are common across all Intel® server boards and systems that use same generation chipset are listed in the following table. Each digit in the code is represented by a sequence of beeps whose count is equal to the digit.

Table 30. Integrated BMC Beep Codes

| Code | Reason for Beep | Associated Sensors |
|---------|---|---|
| 1-5-2-1 | No CPUs installed or first CPU socket is empty. | CPU1 socket is empty, or sockets are populated incorrectly CPU1 must be populated before CPU2. |
| 1-5-2-4 | MSID Mismatch | MSID mismatch occurs if a processor is installed into a system board that has incompatible power capabilities. |

| Code | Reason for Beep | Associated Sensors |
|---------|---|---|
| 1-5-4-2 | Power fault | DC power unexpectedly lost (power good dropout) – Power unit sensors report power unit failure offset |
| 1-5-4-4 | Power control fault (power good assertion timeout). | Power good assertion timeout – Power unit sensors report soft power control failure offset |
| 1-5-1-2 | VR Watchdog Timer sensor assertion | VR controller DC power on sequence was not completed in time. |
| 1-5-1-4 | Power Supply Status | The system does not power on or unexpectedly powers off and a Power Supply Unit (PSU) is present that is an incompatible model with one or more other PSUs in the system. |

Glossary

| Word/Acronym | Definition |
|------------------|---|
| ACA | Australian Communication Authority |
| ANSI | American National Standards Institute |
| BMC | Baseboard Management Controller |
| BIOS | Basic Input/Output System |
| CMOS | Complementary Metal-oxide-semiconductor |
| D2D | DC-to-DC |
| EMP | Emergency Management Port |
| FP | Front Panel |
| FRB | Fault Resilient Boot |
| FRU | Field Replaceable Unit |
| I ² C | Inter-integrated Circuit bus |
| LCD | Liquid Crystal Display |
| LPC | Low-pin Count |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| MTBF | Mean Time Between Failure |
| MTTR | Mean Time to Repair |
| NIC | Network Interface Card |
| NMI | Non-maskable Interrupt |
| OTP | Over-temperature Protection |
| OVP | Over-voltage Protection |
| PCI | Peripheral Component Interconnect |
| PCB | Printed Circuit Board |
| PCIe* | Peripheral Component Interconnect Express* |
| PCI-X | Peripheral Component Interconnect Extended |
| PFC | Power Factor Correction |
| POST | Power-on Self Test |
| PSU | Power Supply Unit |
| RAM | Random Access Memory |
| RI | Ring Indicate |
| SCA | Single Connector Attachment |
| SDR | Sensor Data Record |
| SE | Single-Ended |
| THD | Total Harmonic Distortion |
| UART | Universal Asynchronous Receiver Transmitter |
| USB | Universal Serial Bus |
| VCCI | Voluntary Control Council for Interference |
| VSB | Voltage Standby |
| | |

Reference Documents

See the following documents for additional information:

- Intel[®] Server Board S2400EP Technical Product Specification
- Intel® Server Board S2400EP Product Family Spares/Parts List and Configuration Guide
- Intel[®] Server System R1000EP Service Guide
- Intel[®] Server System R1000EP Quick Installation Guide
- BIOS for EPSD Platforms Based on Intel[®] Xeon Processor E5-4600/2600/2400/1600 Product Families External Product Specification
- EPSD Platforms Based On Intel[®] Xeon[®] Processor E5 4600/2600/2400/1600 Product Families BMC Core Firmware External Product Specification
- Intel® Integrated RAID Module RMS25PB080, RMS25PB040, RMS25CB080, and RMS25CB040 Hardware Users Guide
- Intel[®] Remote Management Module 4 Technical Product Specification
- Intel[®] Remote Management Module 4 and Integrated BMC Web Console Users Guide