

Intel[®] Celeron[®] Processor 400^Δ Series

Specification Update

— Supporting the Intel[®] Celeron[®] processor 420[△], 430[△], and 440[△]

August 2008

Notice: The Celeron processor 400 series may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are documented in this Specification Update.

Document Number: 316964-006



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

^aIntel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details. Over time processor numbers will increment based on changes in clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See www.intel.com/products/ processor_number for details.

The Intel® Celeron® processor 400 series may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Φ Intel® 64 requires a computer system with a processor, chipset, BIOS, operating system, device drivers, and applications enabled for Intel 64. Processor will not operate (including 32-bit operation) without an Intel 64-enabled BIOS. Performance will vary depending on your hardware and software configurations. See http://www.intel.com/info/em64t for more information including details on which processors support Intel 64, or consult with your system vendor for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Intel, Celeron, Pentium, Xeon, Intel SpeedStep, Intel Core, Core Inside and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007-2008, Intel Corporation



3

Contents

Preface	5
Summary Tables of Changes	7
General Information	14
Identification Information	15
Errata	16
Specification Changes	57
Specification Clarifications	58
Documentation Changes	59



Revision History

Revision Number	Description	Date
-001	Initial revision	June 2007
-002	Added Erratum AM89 to AM92	October 2007
	Updated Erratum AM13, AM22, AM23	
	Added Specification Clarification AM1	
-003	Added Erratum AM93 to AM101	November 2007
	Modified/Updated AM85	
-004	Modified/Updated AM8	December 2007
	Added AM102, AM103	
-005	Added Erratum AM104	January 2008
-006	Modified/Updates AM42, AM44	August 2008
	Added Erratum AM105	

§



Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata and specification clarifications and changes, and is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this update document and are no longer published in other documents. This document may also contain information that has not been previously published.

Affected Documents

Document Title	Document Number/Location
Intel® Celeron® Processor 400 Series Datasheet	316963-002

Related Documents

Document Title	Document Location
Intel [®] 64 and IA-32 Architecture Software Developer's Manual Volume 1: Basic Architecture	
Intel® 64 and IA-32 Architecture Software Developer's Manual Volume 2A: Instruction Set Reference Manual A–M	
Intel [®] 64 and IA-32 Architecture Software Developer's Manual Volume 2B: Instruction Set Reference Manual, N–Z	http://www.intel.com/ products/processor/ manuals/
Intel [®] 64 and IA-32 Architecture Software Developer's Manual Volume 3A: System Programming Guide	
Intel [®] 64 and IA-32 Architecture Software Developer's Manual Volume 3B: System Programming Guide	



Nomenclature

Errata are design defects or errors. Errata may cause the Intel[®] Celeron[®] processor 400 series's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

QDF Number – A several digit code used to distinguish between engineering samples. These processors are used for qualification and early design validation. The functionality of these parts can range from mechanical only to fully functional. The NDA specification update has a processor identification information table that lists these QDF numbers and the corresponding product sample details.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

Documentation Changes include typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

Note: Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

§



Summary Tables of Changes

The following table indicates the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the listed steppings. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. This table uses the following notations:

Codes Used in Summary Table

Stepping

X: Erratum, Specification Change or Clarification that applies

to this stepping.

(No mark) or (Blank Box): This erratum is fixed in listed stepping or specification

change does not apply to listed stepping.

Status

Doc: Document change or update that will be implemented.

PlanFix: This erratum may be fixed in a future stepping of the

product.

Fixed: This erratum has been previously fixed.

NoFix: There are no plans to fix this erratum.

Row

Shaded: This item is either new or modified from the previous version of the document.



Item Numbering

Each Specification Update item is prefixed with a capital letter to distinguish the product. The key below details the letters that are used in Intel's microprocessor specification updates:

A =	Dual-Core Intel® Xeon® processor 7000 sequence
C =	Intel® Celeron® processor
D =	Dual-Core Intel® Xeon® processor 2.80 GHz
E =	Intel® Pentium® III processor
	Intel® Pentium® processor Extreme Edition and Intel® Pentium® D
F =	processor
I =	Dual-Core Intel® Xeon® processor 5000 series
J =	64-bit Intel® Xeon® processor MP with 1MB L2 cache
K =	Mobile Intel® Pentium® III processor
L =	Intel® Celeron® D processor
M =	Mobile Intel® Celeron® processor
N =	Intel® Pentium® 4 processor
O =	Intel® Xeon® processor MP
P =	Intel ® Xeon® processor
_	Mobile Intel® Pentium® 4 processor supporting Hyper-Threading
Q =	technology on 90-nm process technology
R =	Intel® Pentium® 4 processor on 90 nm process
6	64-bit Intel® Xeon® processor with 800 MHz system bus (1 MB and 2 MB
S =	L2 cache versions)
T =	Mobile Intel® Pentium® 4 processor-M
U =	64-bit Intel® Xeon® processor MP with up to 8MB L3 cache
V =	Mobile Intel® Celeron® processor on .13 micron process in Micro-FCPGA
v = W=	package
vv=	Intel® Celeron® M processor
X =	Intel® Pentium® M processor on 90nm process with 2-MB L2 cache and Intel® processor A100 and A110 with 512-KB L2 cache
Y =	Intel® Pentium® M processor
Z =	Mobile Intel® Pentium® 4 processor with 533 MHz system bus
	Intel® Pentium® D processor 900 sequence and Intel® Pentium®
AA =	processor Extreme Edition 955, 965
AB =	Intel® Pentium® 4 processor 6x1 sequence
AC =	Intel(R) Celeron(R) processor in 478 pin package
AD =	Intel(R) Celeron(R) D processor on 65nm process
	Intel® Core™ Duo processor and Intel® Core™ Solo processor on 65nm
AE =	process
AF =	Dual-Core Intel® Xeon® processor LV
AG =	Dual-Core Intel® Xeon® processor 5100 series
	Intel® Core™2 Duo/Solo processor for Intel® Centrino® Duo processor
AH =	technology
	Intel® Core™2 Extreme processor X6800 and Intel® Core™2 Duo
AI =	desktop processor E6000 and E4000 series

Summary Tables of Changes



Intel® Core™2 Extreme quad-core processor QX6000 series and Intel®

AK = Core[™]2 Quad processor Q6000 series

AL = Dual-Core Intel® Xeon® processor 7100 series

AM = Intel® Celeron® processor 400 series AN = Intel® Pentium® dual-core processor

AO = Quad-Core Intel® Xeon® processor 3200 series

AP = Dual-Core Intel® Xeon® processor 3000 series

AR = Intel® Celeron® processor 500 series

AS = Intel® Xeon® processor 7200, 7300 series

AT = Intel® Celeron® processor 200 series

AV = Intel® Core™2 Extreme processor QX9000 series and Intel® Core™2 Quad

processor Q9000 series

AX = Quad-Core Intel® Xeon® Processor 5400 Series

AY = Dual-Core Intel® Xeon® Processor 5200 Series

AZ = Intel® Core™2 Duo Processor and Intel® Core™2 Extreme Processor on

45-nm Process

AAA = Quad-Core Intel® Xeon® processor 3300 series

AAB = Dual-Core Intel® Xeon® E3110 Processor

AAC = Intel® Celeron® dual-core processor E1000 series

NO	A 1	Plan	ERRATA
AM1	Х	No Fix	Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause an Unexpected Interrupt
AM2	Х	No Fix	LOCK# Asserted During a Special Cycle Shutdown Transaction May Unexpectedly De-assert
AM3	Х	No Fix	Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC Errors May be Incorrect
AM4	Х	No Fix	VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last Exception Record (LER) MSR
AM5	X	No Fix	DR3 Address Match on MOVD/MOVQ/MOVNTQ Memory Store Instruction May Incorrectly Increment Performance Monitoring Count for Saturating SIMD Instructions Retired (Event CFH)
AM6	Χ	Plan Fix	SYSRET May Incorrectly Clear RF (Resume Flag) in the RFLAGS Register
AM7	Х	No Fix	General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be Preempted
AM8	Х	No Fix	Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before Higher Priority Interrupts
AM9	Х	No Fix	The Processor May Report a #TS Instead of a #GP Fault
AM10	Х	No Fix	A Write to an APIC Register Sometimes May Appear to Have Not Occurred
AM11	Х	No Fix	Programming the Digital Thermal Sensor (DTS) Threshold May Cause Unexpected Thermal Interrupts
AM12	Х	No Fix	Count Value for Performance-Monitoring Counter PMH_PAGE_WALK May be Incorrect
AM13	Х	No Fix	LER MSRs May be Incorrectly Updated



NO	A1	Plan	ERRATA
AM14	Х	No Fix	Performance Monitoring Events for Retired Instructions (COH) May Not be Accurate
AM15	Х	No Fix	Performance Monitoring Event For Number Of Reference Cycles When The Processor Is Not Halted (3CH) Does Not Count According To The Specification
AM16	Х	No Fix	Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect Address Translations
AM17	Х	No Fix	Code Segment limit violation may occur on 4 Gigabyte limit check
AM18	Х	Plan Fix	FP Inexact-Result Exception Flag May Not Be Set
AM19	X	Plan Fix	Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not Be Flushed by RSM instruction before Restoring the Architectural State from SMRAM
AM20	Х	Plan Fix	Sequential Code Fetch to Non-canonical Address May have Nondeterministic Results
AM21	Х	No Fix	The PECI Controller Resets to the Idle State
AM22	Х	No Fix	Some Bus Performance Monitoring Events May Not Count Local Events under Certain Conditions
AM23	Х	No Fix	Premature Execution of a Load Operation Prior to Exception Handler Invocation
AM24	Х	No Fix	General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit Violation above 4-G Limit
AM25	Х	No Fix	EIP May be Incorrect after Shutdown in IA-32e Mode
AM26	Х	No Fix	#GP Fault is Not Generated on Writing IA32_MISC_ENABLE [34] When Execute Disable Bit is Not Supported
AM27	X	Plan Fix	(E)CX May Get Incorrectly Updated When Performing Fast String REP MOVS or Fast String REP STOS With Large Data Structures
AM28	Х	Plan Fix	Performance Monitoring Events for Retired Loads (CBH) and Instructions Retired (COH) May Not Be Accurate
AM29	Х	No Fix	Upper 32 bits of 'From' Address Reported through BTMs or BTSs May be Incorrect
AM30	X	Plan Fix	Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected Instruction Execution Results
AM31	Х	No Fix	MSRs Actual Frequency Clock Count (IA32_APERF) or Maximum Frequency Clock Count (IA32_MPERF) May Contain Incorrect Data after a Machine Check Exception (MCE)
AM32	Х	No Fix	Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR Image Leads to Partial Memory Update
AM33	Х	No Fix	Split Locked Stores May not Trigger the Monitoring Hardware
AM34	Х	Plan Fix	REP CMPS/SCAS Operations May Terminate Early in 64-bit Mode when RCX >= 0X100000000
AM35	Х	Plan Fix	FXSAVE/FXRSTOR Instructions which Store to the End of the Segment and Cause a Wrap to a Misaligned Base Address (Alignment <= 0x10h) May Cause FPU Instruction or Operand Pointer Corruption
AM36	Х	Plan Fix	PREFETCHh Instruction Execution under Some Conditions May Lead to Processor Livelock
AM37	Х	Plan Fix	PREFETCHh Instructions May Not be Executed when Alignment Check (AC) is Enabled



NO	A1	Plan	ERRATA
AM38	Х	Plan Fix	Upper 32 Bits of the FPU Data (Operand) Pointer in the FXSAVE Memory Image May Be Unexpectedly All 1's after FXSAVE
AM39	Х	Plan Fix	Performance Monitor IDLE_DURING_DIV (18h) Count May Not be Accurate
AM40	Х	No Fix	Values for LBR/BTS/BTM will be Incorrect after an Exit from SMM
AM41	Х	Plan Fix	SYSCALL Immediately after Changing EFLAGS.TF May Not Behave According to the New EFLAGS.TF
AM42	X	No Fix	Code Segment Limit/Canonical Faults on RSM May be Serviced before Higher Priority Interrupts/Exceptions and May Push the Wrong Address Onto the Stack
AM43	Х	Plan Fix	IA32_FMASK is Reset during an INIT
AM44	X	No Fix	An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV SS/POP SS Instruction if it is Followed by an Instruction That Signals a Floating Point Exception
AM45	Х	No Fix	Last Branch Records (LBR) Updates May be Incorrect after a Task Switch
AM46	Х	No Fix	IO_SMI Indication in SMRAM State Save Area May Be Set Incorrectly
AM47	Х	No Fix	INIT Does Not Clear Global Entries in the TLB
AM48	X	Plan Fix	Using Memory Type Aliasing with Memory Types WB/WT May Lead to Unpredictable Behavior
AM49	Х	Plan Fix	BTS Message May Be Lost When the STPCLK# Signal is Active
AM50	Х	No Fix	CMPSB, LODSB, or SCASB in 64-bit Mode with Count Greater or Equal to 2 ⁴⁸ May Terminate Early
AM51	Х	No Fix	REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page Boundaries with Inconsistent Memory Types may use an Incorrect Data Size or Lead to Memory-Ordering Violations.
AM52	Х	No Fix	MOV To/From Debug Registers Causes Debug Exception
AM53	Х	No Fix	LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt Occurs in 64-bit Mode
AM54	Х	No Fix	A Thermal Interrupt is Not Generated when the Current Temperature is Invalid
AM55	Х	No Fix	Returning to Real Mode from SMM with EFLAGS.VM Set May Result in Unpredictable System Behavior
AM56	Χ	No Fix	IRET under Certain Conditions May Cause an Unexpected Alignment Check Exception
AM57	Х	No Fix	Performance Monitoring Event FP_ASSIST May Not be Accurate
AM58	Х	Plan Fix	CPL-Qualified BTS May Report Incorrect Branch-From Instruction Address
AM59	Χ	Plan Fix	PEBS Does Not Always Differentiate Between CPL-Qualified Events
AM60	Х	No Fix	PMI May Be Delayed to Next PEBS Event
AM61	Χ	Plan Fix	PEBS Buffer Overflow Status Will Not be Indicated Unless IA32_DEBUGCTL[12] is Set
AM62	Х	No Fix	Asynchronous MCE During a Far Transfer May Corrupt ESP
AM63	Х	No Fix	B0-B3 Bits in DR6 May Not be Properly Cleared After Code Breakpoint
AM64	Χ	No Fix	BTM/BTS Branch-From Instruction Address May be Incorrect for Software Interrupts



NO	A1	Plan	ERRATA
AM65	Х	No Fix	Performance Monitor SSE Retired Instructions May Return Incorrect Values
AM66	Х	Plan Fix	REP Store Instructions in a Specific Situation may cause the Processor to Hang
AM67	Х	Plan Fix	Debug Register May Contain Incorrect Information on a MOVSS or POPSS Instruction Followed by SYSRET
AM68	Х	No Fix	VM Bit is Cleared on Second Fault Handled by Task Switch from Virtual-8086 (VM86)
AM69	Χ	No Fix	The BS Flag in DR6 May be Set for Non-Single-Step #DB Exception
AM70	Χ	No Fix	Performance Monitoring Events for L1 and L2 Miss May Not be Accurate
AM71	X	Plan Fix	CPUID Reports Architectural Performance Monitoring Version 2 is Supported, When Only Version 1 Capabilities are Available
AM72	Χ	No Fix	Unaligned Accesses to Paging Structures May Cause the Processor to Hang
AM73	Х	Plan Fix	Update of Attribute Bits on Page Directories without Immediate TLB Shootdown May Cause Unexpected Processor Behavior
AM74	Χ	Plan Fix	Invalid Instructions May Lead to Unexpected Behavior
AM75	Χ	No Fix	EFLAGS, CR0, CR4 and the EXF4 Signal May be Incorrect after Shutdown
AM76	Х	Plan Fix	Performance Monitoring Counter MACRO_INSTS.DECODED May Not Count Some Decoded Instructions
AM77	X	No Fix	Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL is Counted Incorrectly for PMULUDQ Instruction
AM78	X	No Fix	Writing Shared Unaligned Data that Crosses a Cache Line without Proper Semaphores or Barriers May Expose a Memory Ordering Issue
AM79	Х	Plan Fix	Update of Read/Write (R/W) or User/Supervisor (U/S) or Present (P) Bits without TLB Shootdown May Cause Unexpected Processor Behavior
AM80	Х	No Fix	Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame
AM81	Х	No Fix	INVLPG Operation for Large (2M/4M) Pages May be Incomplete under Certain Conditions
AM82	Х	No Fix	Page Access Bit May be Set Prior to Signaling a Code Segment Limit Fault
AM83	Х	Plan Fix	The Stack Size May be Incorrect as a Result of VIP/VIF Check on SYSEXIT and SYSRET
AM84	Х	No Fix	Storage of PEBS Record Delayed Following Execution of MOV SS or STI
AM85	Х	No Fix	ODLAT Does Not Match on Written Data When the FSB Ratio is 6:1
AM86	Х	No Fix	Store Ordering May be Incorrect between WC and WP Memory
AM87	Х	Plan Fix	Fixed Function Performance Counters MSR_PERF_FIXED_CTR1 (30AH) and MSR_PERF_FIXED_CTR2 (30BH) are Not Cleared When the Processor is Reset
AM88	Х	No Fix	Updating Code Page Directory Attributes without TLB Invalidation May Result in Improper Handling of Code #PF
AM89	Х	Plan Fix	Performance Monitoring Event BR_INST_RETIRED May Count CPUID Instructions as Branches
AM90	Х	No Fix	Performance Monitoring Event MISALIGN_MEM_REF May Over Count



NO	A 1	Plan	ERRATA
AM91	X	No Fix	A REP STOS/MOVS to a MONITOR/MWAIT Address Range May Prevent Triggering of the Monitoring Hardware
AM92	Χ	Plan Fix	False Level One Data Cache Parity Machine-Check Exceptions May be Signaled
AM93	Χ	No Fix	CPUID Incorrectly Reports Support for C2/C2E on Some Processors
AM94	Χ	No Fix	PMI While LBR Freeze Enabled May Result in Old/Out-of-date LBR Information
AM95	Х	No Fix	A Memory Access May Get a Wrong Memory Type Following a #GP due to WRMSR to an MTRR Mask
AM96	Х	No Fix	Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count Some Transitions
AM97	Χ	No Fix	A WB Store Following a REP STOS/MOVS May Lead to Memory-Ordering Violations
AM98	Х	No Fix	Instruction Fetch May Cause a Livelock During Snoops of the L1 Data Cache
AM99	Х	No Fix	Use of Memory Aliasing with Inconsistent Memory Type may Cause a System Hang or a Machine Check Exception
AM100	Х	No Fix	A WB Store Following a REP STOS/MOVS or FXSAVE May Lead to Memory-Ordering Violations
AM101	Х	No Fix	RSM Instruction Execution under Certain Conditions May Cause Processor Hang or Unexpected Instruction Execution Results
AM102	Χ	No Fix	NMIs May Not Be Blocked by a VM-Entry Failure
AM103	Х	No Fix	CPUID Extended Feature Does Not Report Intel® Thermal Monitor 2 Support Correctly
AM104	Χ	No Fix	Benign Exception after a Double Fault May Not Cause a Triple Fault Shutdown
AM105	Х	No Fix	IA32_MC1_STATUS MSR Bit[60] Does Not Reflect Machine Check Error Reporting Enable Correctly

Number	SPECIFICATION CHANGES
-	There are no Specification Changes in this Specification Update revision.


Number	SPECIFICATION CLARIFICATIONS
AM1	Clarification of TRANSLATION LOOKASIDE BUFFERS (TLBS) Invalidation

Number	DOCUMENTATION CHANGES
-	There are no Documentation Changes in this Specification Update revision.



General Information

Figure 1. Intel® Celeron® Processor 400 Series (Package Top Markings)





Identification Information

Component Identification

The Celeron Processor 400 series can be identified by the following values:

Family ¹	Model ²	
00000110b	00010110b	

NOTES:

- 1. The Family corresponds to bits [27:20] combined with bits [11:8] of the EDX register after RESET, bits [27:20] combined with bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
- 2. The Model corresponds to bits [19:16] < 4 combined with bits [7:4] of the EDX register after RESET, bits [19:16] < 4 combined with bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

Table 1. Intel® Celeron® Processor 400 Series Identification

S-Spec Number	Core Stepping	L2 Cache Size (bytes)	CPU ID	Speed Core/Bus	Package	Notes
SL9XL	A1	512K	10661h	2.0 GHz / 800 MHz	775-land LGA	1, 2, 3, 4 ,5, 6, 7, 8
SL9XN	A1	512K	10661h	1.8 GHz / 800 MHz	775-land LGA	1, 2, 3, 4 ,5, 6, 7, 8
SL9XP	A1	512K	10661h	1.6 GHz / 800 MHz	775-land LGA	1, 2, 4 ,5, 6, 7, 8, 9, 10

NOTES:

- 1. These processors support the 775_VR_CONFIG_06 specifications.
- 2. These processors support the 775_VR_CONFIG_05B specifications
- 3. These are Engineering samples only.
- 4. These parts support the Intel® 64 architecture.
- 5. These parts support Execute Disable Bit Feature (NX).
- 6. These parts have PROCHOT# enabled
- 7. These parts have THERMTRIP# enabled
- 8. These parts have PECI enabled
- 9. These parts have Tdiode enabled
- 10. These parts have Enhanced HALT State enabled



Errata

AM1 Writing the Local Vector Table (LVT) when an Interrupt is Pending May Cause

an Unexpected Interrupt

Problem: If a local interrupt is pending when the LVT entry is written, an interrupt may be taken

on the new interrupt vector even if the mask bit is set.

Implication: An interrupt may immediately be generated with the new vector when a LVT entry is

written, even if the new LVT entry has the mask bit set. If there is no Interrupt Service Routine (ISR) set up for that vector the system will GP fault. If the ISR does not do an End of Interrupt (EOI) the bit for the vector will be left set in the in-service

register and mask all interrupts at the same or lower priority.

Workaround: Any vector programmed into an LVT entry must have an ISR associated with it, even if

that vector was programmed as masked. This ISR routine must do an EOI to clear any unexpected interrupts that may occur. The ISR associated with the spurious vector does not generate an EOI, therefore the spurious vector should not be used when

writing the LVT.

Status: For the steppings affected, see the Summary Tables of Changes.

AM2 LOCK# Asserted During a Special Cycle Shutdown Transaction May

Unexpectedly De-assert

Problem: During a processor shutdown transaction, when LOCK# is asserted and if a DEFER# is

received during a snoop phase and the Locked transaction is pipelined on the front

side bus (FSB), LOCK# may unexpectedly de-assert.

Implication: When this erratum occurs, the system may hang during shutdown. Intel has not

observed this erratum with any commercially available systems or software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM3 Address Reported by Machine-Check Architecture (MCA) on Single-bit L2 ECC

Errors May be Incorrect

Problem: When correctable Single-bit ECC errors occur in the L2 cache, the address is logged in

the MCA address register (MCi_ADDR). Under some scenarios, the address reported

may be incorrect.

Implication: Software should not rely on the value reported in MCi_ADDR, for Single-bit L2 ECC

errors.

Workaround: None identified.



AM4 VERW/VERR/LSL/LAR Instructions May Unexpectedly Update the Last

Exception Record (LER) MSRa

Problem: The LER MSR may be unexpectedly updated, if the resultant value of the Zero Flag

(ZF) is zero after executing the following instructions

1. VERR (ZF=0 indicates unsuccessful segment read verification)

2. VERW (ZF=0 indicates unsuccessful segment write verification)

3. LAR (ZF=0 indicates unsuccessful access rights load)

4. LSL (ZF=0 indicates unsuccessful segment limit load)

Implication: The value of the LER MSR may be inaccurate if VERW/VERR/LSL/LAR instructions are

executed after the occurrence of an exception.

Workaround: Software exception handlers that rely on the LER MSR value should read the LER MSR

before executing VERW/VERR/LSL/LAR instructions.

Status: For the steppings affected, see the Summary Tables of Changes.

AM5 DR3 Address Match on MOVD/MOVQ/MOVNTQ Memory Store Instruction May

Incorrectly Increment Performance Monitoring Count for Saturating SIMD

Instructions Retired (Event CFH)

Problem: Performance monitoring for Event CFH normally increments on saturating SIMD

instruction retired. Regardless of DR7 programming, if the linear address of a retiring memory store MOVD/MOVQ/MOVNTQ instruction executed matches the address in

DR3, the CFH counter may be incorrectly incremented.

Implication: The value observed for performance monitoring count for saturating SIMD instructions

retired may be too high. The size of the error is dependent on the number of occurrences of the conditions described above, while the counter is active.

Workaround: None Identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM6 SYSRET May Incorrectly Clear RF (Resume Flag) in the RFLAGS Register

Problem: In normal operation, SYSRET will restore the value of RFLAGS from R11 (the value

previously saved upon execution of the SYSCALL instruction). Due to this erratum, the

RFLAGS.RF bit will be unconditionally cleared after execution of the SYSRET

instruction.

Implication: The SYSRET instruction can not be used if the RF flag needs to be set after returning

from a system call. Intel has not observed this erratum with any commercially

available software.

Workaround: Use the IRET instruction to return from a system call, if RF flag has to be set after the

return.

Status: For the steppings affected, see the Summary Tables of Changes.



AM7 General Protection Fault (#GP) for Instructions Greater than 15 Bytes May be

Preempted

Problem: When the processor encounters an instruction that is greater than 15 bytes in length,

a #GP is signaled when the instruction is decoded. Under some circumstances, the #GP fault may be preempted by another lower priority fault (e.g. Page Fault (#PF)). However, if the preempting lower priority faults are resolved by the operating system

and the instruction retried, a #GP fault will occur.

Implication: Software may observe a lower-priority fault occurring before or in lieu of a #GP fault.

Instructions of greater than 15 bytes in length can only occur if redundant prefixes are

placed before the instruction.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM8 Pending x87 FPU Exceptions (#MF) Following STI May Be Serviced Before

Higher Priority Interrupts

Problem: Interrupts that are pending prior to the execution of the STI (Set Interrupt Flag)

instruction are normally serviced immediately after the instruction following the STI. An exception to this is if the following instruction triggers a #MF. In this situation, the interrupt should be serviced before the #MF. Because of this erratum, if following STI,

an instruction that triggers a #MF is executed while STPCLK#, Enhanced Intel SpeedStep® Technology transitions or Thermal Monitor 1 events occur, the pending

#MF may be serviced before higher priority interrupts.

Implication: Software may observe #MF being serviced before higher priority interrupts.

Workaround: None Identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM9 The Processor May Report a #TS Instead of a #GP Fault

Problem: A jump to a busy TSS (Task-State Segment) may cause a #TS (invalid TSS exception)

instead of a #GP fault (general protection exception).

Implication: Operation systems that access a busy TSS may get invalid TSS fault instead of a #GP

fault. Intel has not observed this erratum with any commercially available software.

Workaround: None Identified.



AM10 A Write to an APIC Register Sometimes May Appear to Have Not Occurred

Problem: With respect to the retirement of instructions, stores to the uncacheable memory-

based APIC register space are handled in a non-synchronized way. For example if an

instruction that masks the interrupt flag, e.g. CLI, is executed soon after an

uncacheable write to the Task Priority Register (TPR) that lowers the APIC priority, the interrupt masking operation may take effect before the actual priority has been lowered. This may cause interrupts whose priority is lower than the initial TPR, but higher than the final TPR, to not be serviced until the interrupt enabled flag is finally

set, i.e. by STI instruction. Interrupts will remain pending and are not lost.

Implication: In this example the processor may allow interrupts to be accepted but may delay their

service.

Workaround: This non-synchronization can be avoided by issuing an APIC register read after the

APIC register write. This will force the store to the APIC register before any

subsequent instructions are executed. No commercial operating system is known to be

impacted by this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

AM11 Programming the Digital Thermal Sensor (DTS) Threshold May Cause

Unexpected Thermal Interrupts

Problem: Software can enable DTS thermal interrupts by programming the thermal threshold

and setting the respective thermal interrupt enable bit. When programming DTS value, the previous DTS threshold may be crossed. This will generate an unexpected

thermal interrupt.

Implication: Software may observe an unexpected thermal interrupt occur after reprogramming

the thermal threshold.

Workaround: In the ACPI/OS implement a workaround by temporarily disabling the DTS threshold

interrupt before updating the DTS threshold value.

Status: For the steppings affected, see the Summary Tables of Changes.

AM12 Count Value for Performance-Monitoring Counter PMH_PAGE_WALK May be

Incorrect

Problem: Performance-Monitoring Counter PMH_PAGE_WALK is used to count the number of

page walks resulting from Data Translation Look-Aside Buffer (DTLB) and Instruction Translation Look-Aside (ITLB) misses. Under certain conditions, this counter may be

incorrect.

Implication: There may be small errors in the accuracy of the counter.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM13 LER MSRs May be Incorrectly Updated

Problem: The LER (Last Exception Record) MSRs, MSR_LER_FROM_LIP

> (1DDH) and MSR_LER_TO_LIP (1DEH) may contain incorrect values after any of the followina:

• Either STPCLK#, NMI (NonMaskable Interrupt) or external interrupts

 CMP or TEST instructions with an uncacheable memory operand followed by a conditional jump

• STI/POP SS/MOV SS instructions followed by CMP or TEST instructions and then by a conditional jump

Implication: When the conditions for this erratum occur, the value of the LER MSRs may be

incorrectly updated.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM14 Performance Monitoring Events for Retired Instructions (COH) May Not be

Accurate

Problem: The INST_RETIRED performance monitor may miscount retired instructions as follows:

> Repeat string and repeat I/O operations are not counted when a hardware interrupt is received during or after the last iteration of the repeat flow.

• VMLAUNCH and VMRESUME instructions are not counted.

HLT and MWAIT instructions are not counted.

The following instructions, if executed during HLT or MWAIT events, are also not counted:

• RSM from a C-state SMI during an MWAIT instruction.

• RSM from an SMI during a HLT instruction.

Implication: There may be a smaller than expected value in the INST_RETIRED performance

monitoring counter. The extent to which this value is smaller than expected is

determined by the frequency of the above cases.

Workaround: None Identified.



AM15 Performance Monitoring Event For Number Of Reference Cycles When The

Processor Is Not Halted (3CH) Does Not Count According To The Specification

Problem: The CPU_CLK_UNHALTED performance monitor with mask 1 counts bus clock cycles

instead of counting the core clock cycles at the maximum possible ratio. The maximum possible ratio is computed by dividing the maximum possible core

frequency by the bus frequency.

Implication: The CPU_CLK_UNHALTED performance monitor with mask 1 counts a value lower than

expected. The value is lower by exactly one multiple of the maximum possible ratio.

Workaround: Multiply the performance monitor value by the maximum possible ratio.

Status: For the steppings affected, see the Summary Tables of Changes.

AM16 Using 2M/4M Pages When A20M# Is Asserted May Result in Incorrect

Address Translations

Problem: An external A20M# pin if enabled forces address bit 20 to be masked (forced to zero)

to emulates real-address mode address wraparound at 1 megabyte. However, if all of

the following conditions are met, address bit 20 may not be masked:

· Paging is enabled

• A linear address has bit 20 set

• The address references a large page

• A20M# is enabled

Implication: When A20M# is enabled and an address references a large page the resulting

translated physical address may be incorrect. This erratum has not been observed

with any commercially available operating system.

Workaround: Operating systems should not allow A20M# to be enabled if the masking of address

bit 20 could be applied to an address that references a large page. A20M# is normally

only used with the first megabyte of memory.

Status: For the steppings affected, see the Summary Tables of Changes.

AM17 Code Segment limit violation may occur on 4 Gigabyte limit check

Problem: Code Segment limit violation may occur on 4 Gigabyte limit check when the code

stream wraps around in a way that one instruction ends at the last byte of the

segment and the next instruction begins at 0x0.

Implication: This is a rare condition that may result in a system hang. Intel has not observed this

erratum with any commercially available software, or system.

Workaround: Avoid code that wraps around segment limit.

Status: For the steppings affected, see the Summary Tables of Changes.



AM18 FP Inexact-Result Exception Flag May Not Be Set

Problem:

When the result of a floating-point operation is not exactly representable in the destination format (1/3 in binary form, for example), an inexact-result (precision) exception occurs. When this occurs, the PE bit (bit 5 of the FPU status word) is normally set by the processor. Under certain rare conditions, this bit may not be set when this rounding occurs. However, other actions taken by the processor (invoking the software exception handler if the exception is unmasked) are not affected. This erratum can only occur if one of the following FST instructions is one or two instructions after the floating-point operation which causes the precision exception:

- FST m32real
- FST m64real
- FSTP m32real
- FSTP m64real
- FSTP m80real
- FIST m16int
- FIST m32int
- FISTP m16int
- FISTP m32int
- FISTP m64int
- FISTTP m16int
- FISTTP m32int
- FISTTP m64int

Note:

Even if this combination of instructions is encountered, there is also a dependency on the internal pipelining and execution state of both instructions in the processor.

Implication:

Inexact-result exceptions are commonly masked or ignored by applications, as it happens frequently, and produces a rounded result acceptable to most applications. The PE bit of the FPU status word may not always be set upon receiving an inexactresult exception. Thus, if these exceptions are unmasked, a floating-point error exception handler may not recognize that a precision exception occurred. Note that this is a "sticky" bit, i.e., once set by an inexact-result condition, it remains set until cleared by software.

Workaround: This condition can be avoided by inserting either three NOPs or three non-floatingpoint non-Jcc instructions between the two floating-point instructions.

Status:



AM19 Global Pages in the Data Translation Look-Aside Buffer (DTLB) May Not Be

Flushed by RSM instruction before Restoring the Architectural State from

SMRAM

Problem: The Resume from System Management Mode (RSM) instruction does not flush global

pages from the Data Translation Look-Aside Buffer (DTLB) prior to reloading the saved

architectural state.

Implication: If SMM turns on paging with global paging enabled and then maps any of linear

addresses of SMRAM using global pages, RSM load may load data from the wrong

location.

Workaround: Do not use global pages in system management mode.

Status: For the steppings affected, see the Summary Tables of Changes.

AM20 Sequential Code Fetch to Non-canonical Address May have Nondeterministic

Results

Problem: If code sequentially executes off the end of the positive canonical address space

(falling through from address 00007fffffffff to non- canonical address

000080000000000), under some circumstances the code fetch will be converted to a

canonical fetch at address ffff80000000000.

Implication: Due to this erratum, the processor may transfer control to an unintended address. The

result of fetching code at that address is unpredictable and may include an

unexpected trap or fault, or execution of the instructions found there.

Workaround: If the last page of the positive canonical address space is not allocated for code (4K

page at 00007fffffff000 or 2M page at 00007fffffe00000) then the problem cannot

occur.

Status: For the steppings affected, see the Summary Tables of Changes.



AM21 The PECI Controller Resets to the Idle State

Problem: After reset, the Platform Environme

After reset, the Platform Environment Control Interface (PECI) client controller should first identify a PECI bus idle condition and only then search for the first rising edge. Due to this erratum, the processor PECI controller resets into the "Idle Detected" state upon processor reset. If another PECI device on the platform is attempting to send a message as the processor PECI controller comes out of reset, the processor PECI controller will typically experience a Frame Check Sequence error and move to the idle state. Rarely, the processor PECI controller may interpret that the message was intended for it and try to reply. In this case a message may be corrupted but this situation will be caught and handled by the PECI error handling protocol.

Implication: The processor PECI controller resets to an incorrect state but the error handling

capability of PECI will resolve the situation so that the processor will be able to respond to an incoming message immediately after reset and will not disregard an

incoming message that arrives before an idle bus is formally detected.

Workaround: No workaround is necessary due to the PECI error handling protocol.

Status: For the steppings affected, see the Summary Tables of Changes.

AM22 Some Bus Performance Monitoring Events May Not Count Local Events under

Certain Conditions

Problem: Many Performance Monitoring Events require core-specificity, which specifies which

core's events are to be counted (local core, other core or both cores). Due to this erratum, some Bus Performance Monitoring events may not count when the core-

specificity is set to the local core.

The following Bus Performance Monitoring events will not count power management

related events for local core-specificity:

• BUS_TRANS_ IO (Event: 6CH) – Will not count I/O level reads resulting from

package-resolved C-state

• BUS_TRANS_ANY (Event: 70H) - Will not count Stop-Grants

Implication: The count values for the affected events may be lower than expected. The degree of

undercount depends on the occurrence of erratum conditions while the affected events

are active.

Workaround: None identified.



AM23 Premature Execution of a Load Operation Prior to Exception Handler Invocation

Problem:

If any of the below circumstances occur, it is possible that the load portion of the instruction will have executed before the exception handler is entered.

- If an instruction that performs a memory load causes a code segment limit violation.
- If a waiting X87 floating-point (FP) instruction or MMX[™] technology (MMX) instruction that performs a memory load has a floating-point exception pending.
- If an MMX or SSE/SSE2/SSE3/SSSE3 extensions (SSE) instruction that performs a memory load and has either CRO.EM=1 (Emulation bit set), or a floating-point Top-of-Stack (FP TOS) not equal to 0, or a DNA exception pending.

Implication: In normal code execution where the target of the load operation is to write back memory there is no impact from the load being prematurely executed, or from the restart and subsequent re-execution of that instruction by the exception handler. If the target of the load is to uncached memory that has a system side-effect, restarting the instruction may cause unexpected system behavior due to the repetition of the side-effect. Particularly, while CR0.TS [bit 3] is set, a MOVD/MOVQ with MMX/XMM register operands may issue a memory load before getting the DNA exception.

Status:

Code which performs loads from memory that has side-effects can effectively workaround this behavior by using simple integer-based load instructions when accessing side-effect memory and by ensuring that all code is written such that a code segment limit violation cannot occur as a part of reading from side-effect memory.

General Protection (#GP) Fault May Not Be Signaled on Data Segment Limit AM24

Violation above 4-G Limit

Problem: In 32-bit mode, memory accesses to flat data segments (base = 00000000h) that

occur above the 4G limit (Offfffffh) may not signal a #GP fault.

Implication: When such memory accesses occur in 32-bit mode, the system may not issue a #GP

fault.

Workaround: Software should ensure that memory accesses in 32-bit mode do not occur above the

4G limit (Offfffffh).

Status: For the steppings affected, see the Summary Tables of Changes.



AM25 EIP May be Incorrect after Shutdown in IA-32e Mode

Problem: When the processor is going into shutdown state the upper 32 bits of the instruction

pointer may be incorrect. This may be observed if the processor is taken out of

shutdown state by NMI#.

Implication: A processor that has been taken out of the shutdown state may have an incorrect EIP.

The only software which would be affected is diagnostic software that relies on a valid

EIP.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM26 #GP Fault is Not Generated on Writing IA32_MISC_ENABLE [34] When

Execute Disable is Not Supported

Problem: A #GP fault is not generated on writing to IA32_MISC_ENABLE [34] bit in a processor

which does not support Execute Disable functionality.

Implication: Writing to IA32_MISC_ENABLE [34] bit is silently ignored without generating a fault.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM27 (E)CX May Get Incorrectly Updated When Performing Fast String REP MOVS

or Fast String REP STOS With Large Data Structures

Problem: When performing Fast String REP MOVS or REP STOS commands with data structures

[(E)CX*Data Size] larger than the supported address size structure (64K for 16-bit address size and 4G for 32-bit address size) some addresses may be processed more than once. After an amount of data greater than or equal to the address size structure has been processed, external events (such as interrupts) will cause the (E)CX

registers to be increment by a value that corresponds to 64K bytes for 16 bit address

size and 4G bytes for 32 bit address size.

Implication: (E)CX may contain an incorrect count which may cause some of the MOVS or STOS

operations to re-execute. Intel has not observed this erratum with any commercially

available software.

Workaround: Do not use values in (E)CX that when multiplied by the data size give values larger

than the address space size (64K for 16-bit address size and 4G for 32-bit address

size).



AM28 Performance Monitoring Events for Retired Loads (CBH) and Instructions

Retired (COH) May Not Be Accurate

Problem: The following events may be counted as instructions that contain a load by the MEM_LOAD_RETIRED performance monitor events and may be counted as loads by

the INST_RETIRED (mask 01H) performance monitor event:

· Prefetch instructions

• x87 exceptions on FST* and FBSTP instructions

• Breakpoint matches on loads, stores, and I/O instructions

• Stores which update the A and D bits

Stores that split across a cache line

VMX transitions

• Any instruction fetch that misses in the ITLB

Implication: The MEM_LOAD_RETIRED and INST_RETIRED (mask 01H) performance monitor

events may count a value higher than expected. The extent to which the values are

higher than expected is determined by the frequency of the above events.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM29 Upper 32 bits of 'From' Address Reported through BTMs or BTSs May be

Incorrect

Problem: When a far transfer switches the processor from 32-bit mode to IA-32e mode, the

upper 32 bits of the 'From' (source) addresses reported through the BTMs (Branch

Trace Messages) or BTSs (Branch Trace Stores) may be incorrect.

Implication: The upper 32 bits of the 'From' address debug information reported through BTMs or

BTSs may be incorrect during this transition.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM30 Unsynchronized Cross-Modifying Code Operations Can Cause Unexpected

Instruction Execution Results

Problem: The act of one processor, or system bus master, writing data into a currently

executing code segment of a second processor with the intent of having the second processor execute that data as code is called cross-modifying code (XMC). XMC that does not force the second processor to execute a synchronizing instruction, prior to execution of the new code, is called unsynchronized XMC. Software using

unsynchronized XMC to modify the instruction byte stream of a processor can see unexpected or unpredictable execution behavior from the processor that is executing

the modified code.

Implication: In this case, the phrase "unexpected or unpredictable execution behavior"

encompasses the generation of most of the exceptions listed in the Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, including a General Protection Fault (GPF) or other unexpected behaviors. In the event that unpredictable execution causes a GPF the application executing the unsynchronized XMC operation would be terminated by the operating system. This erratum may cause

unpredictable system behavior.

Workaround: In order to avoid this erratum, programmers should use the XMC synchronization

algorithm as detailed in the Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, Section: Handling Self- and Cross-Modifying Code.

Status: For the steppings affected, see the Summary Tables of Changes.

AM31 MSRs Actual Frequency Clock Count (IA32_APERF) or Maximum Frequency

Clock Count (IA32_MPERF) May Contain Incorrect Data after a Machine Check

Exception (MCE)

Problem: When an MCE occurs during execution of a RDMSR instruction for MSRs Actual

Frequency Clock Count (IA32_APERF) or Maximum Frequency Clock Count

(IA32 MPERF), the current and subsequent RDMSR instructions for these MSRs may

contain incorrect data.

Implication: After an MCE event, accesses to the IA32_APERF and IA32_MPERF MSRs may return

incorrect data. A subsequent reset will clear this condition.

Workaround: None identified.



AM32 Incorrect Address Computed For Last Byte of FXSAVE/FXRSTOR Image Leads

to Partial Memory Update

Problem: A partial memory state save of the 512-byte FXSAVE image or a partial memory state

restore of the FXRSTOR image may occur if a memory address exceeds the 64KB limit while the processor is operating in 16-bit mode or if a memory address exceeds the

4GB limit while the processor is operating in 32-bit mode.

Implication: FXSAVE/FXRSTOR will incur a #GP fault due to the memory limit violation as expected

but the memory state may be only partially saved or restored.

Workaround: Software should avoid memory accesses that wrap around the respective 16-bit and

32-bit mode memory limits.

Status: For the steppings affected, see the Summary Tables of Changes.

AM33 Split Locked Stores May not Trigger the Monitoring Hardware

Problem: Logical processors normally resume program execution following the MWAIT, when

another logical processor performs a write access to a WB cacheable address within the address range used to perform the MONITOR operation. Due to this erratum, a logical processor may not resume execution until the next targeted interrupt event or O/S timer tick following a locked store that spans across cache lines within the

monitored address range.

Implication: The logical processor that executed the MWAIT instruction may not resume execution

until the next targeted interrupt event or O/S timer tick in the case where the monitored address is written by a locked store which is split across cache lines.

Workaround: Do not use locked stores that span cache lines in the monitored address range.

Status: For the steppings affected, see the Summary Tables of Changes.

AM34 REP CMPS/SCAS Operations May Terminate Early in 64-bit Mode when RCX

>= 0X100000000

Problem: REP CMPS (Compare String) and SCAS (Scan String) instructions in 64-bit mode may

terminate before the count in RCX reaches zero if the initial value of RCX is greater

than or equal to 0X100000000.

Implication: Early termination of REP CMPS/SCAS operation may be observed and RFLAGS may be

incorrectly updated.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.



AM35 FXSAVE/FXRSTOR Instructions which Store to the End of the Segment and

Cause a Wrap to a Misaligned Base Address (Alignment <= 0x10h) May Cause

FPU Instruction or Operand Pointer Corruption

Problem: If a FXSAVE/FXRSTOR instruction stores to the end of the segment causing a wrap to

a misaligned base address (alignment $\leq 0x10h$), and one of the following conditions is satisfied:

is satisfied:

1. 32-bit addressing, obtained by using address-size override, when in 64-bit mode.

2. 16-bit addressing in legacy or compatibility mode.

Then, depending on the wrap-around point, one of the below saved values may be corrupted:

• FPU Instruction Pointer Offset

• FPU Instruction Pointer Selector

• FPU Operand Pointer Selector

• FPU Operand Pointer Offset

Implication: This erratum could cause FPU Instruction or Operand pointer corruption and may lead

to unexpected operations in the floating point exception handler.

Workaround: Avoid segment base mis-alignment and address wrap-around at the segment

boundary.

Status: For the steppings affected, see the Summary Tables of Changes.

AM36 PREFETCHh Instruction Execution under Some Conditions May Lead to

Processor Livelock

Problem: PREFETCHh instruction execution after a split load and dependent upon ongoing store

operations may lead to processor livelock.

Implication: Due to this erratum, the processor may livelock.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.



AM37 PREFETCHh Instructions May Not be Executed when Alignment Check (AC) is

Enabled

Problem: PREFETCHT0, PREFETCHT1, PREFETCHT2 and PREFETCHNTA instructions may not be

executed when Alignment Check is enabled.

Implication: PREFETCHh instructions may not perform the data prefetch if Alignment Check is

enabled.

Workaround: Clear the AC flag (bit 18) in the EFLAGS register and/or the AM bit (bit 18) of Control

Register CR0 to disable alignment checking.

Status: For the steppings affected, see the Summary Tables of Changes.

AM38 Upper 32 Bits of the FPU Data (Operand) Pointer in the FXSAVE Memory

Image May Be Unexpectedly All 1's after FXSAVE

Problem: The upper 32 bits of the FPU Data (Operand) Pointer may incorrectly be set to all 1's

instead of the expected value of all 0's in the FXSAVE memory image if all of the

following conditions are true:

• The processor is in 64-bit mode.

• The last floating point operation was in compatibility mode

• Bit 31 of the FPU Data (Operand) Pointer is set.

• An FXSAVE instruction is executed

Implication: Software depending on the full FPU Data (Operand) Pointer may behave

unpredictably.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM39 Performance Monitor IDLE_DURING_DIV (18h) Count May Not be Accurate

Problem: Performance monitoring events that count the number of cycles the divider is busy

and no other execution unit operation or load operation is in progress may not be

accurate.

Implication: The counter may reflect a value higher or lower than the actual number of events.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM40 Values for LBR/BTS/BTM will be Incorrect after an Exit from SMM

Problem: After a return from SMM (System Management Mode), the CPU will incorrectly update

the LBR (Last Branch Record) and the BTS (Branch Trace Store), hence rendering their data invalid. The corresponding data if sent out as a BTM on the system bus will

also be incorrect.

Note: This issue would only occur when one of the 3 above mentioned debug support

facilities are used.

Implication: The value of the LBR, BTS, and BTM immediately after an RSM operation should not

be used.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM41 SYSCALL Immediately after Changing EFLAGS.TF May Not Behave According

to the New EFLAGS.TF

Problem: If a SYSCALL instruction follows immediately after EFLAGS.TF was updated and

IA32_FMASK.TF (bit 8) is cleared, then under certain circumstances SYSCALL may

behave according to the previous EFLAGS.TF.

Implication: When the problem occurs, SYSCALL may generate an unexpected debug exception, or

may skip an expected debug exception.

Workaround: Mask EFLAGS.TF by setting IA32_FMASK.TF (bit 8).

Status: For the steppings affected, see the Summary Tables of Changes.

AM42 Code Segment Limit/Canonical Faults on RSM May be Serviced before Higher

Priority Interrupts/Exceptions and May Push the Wrong Address Onto the

Stack

Problem: Normally, when the processor encounters a Segment Limit or Canonical Fault due to

code execution, a #GP (General Protection Exception) fault is generated after all higher priority Interrupts and exceptions are serviced. Due to this erratum, if RSM (Resume from System Management Mode) returns to execution flow that results in a Code Segment Limit or Canonical Fault, the #GP fault may be serviced before a higher

priority Interrupt or Exception (e.g. NMI (Non-Maskable Interrupt), Debug

break(#DB), Machine Check (#MC), etc.). If the RSM attempts to return to a non-canonical address, the address pushed onto the stack for this #GP fault may not

match the non-canonical address that caused the fault

Implication: Operating systems may observe a #GP fault being serviced before higher priority

Interrupts and Exceptions. Intel has not observed this erratum on any commercially

available software.

Workaround: None Identified.



AM43 IA32_FMASK is Reset during an INIT

Problem: IA32_FMASK MSR (0xC0000084) is reset during INIT.

Implication: If an INIT takes place after IA32_FMASK is programmed, the processor will overwrite

the value back to the default value.

Workaround: Operating system software should initialize IA32_FMASK after INIT.

Status: For the steppings affected, see the Summary Tables of Changes.

AM44 An Enabled Debug Breakpoint or Single Step Trap May Be Taken after MOV

SS/POP SS Instruction if it is Followed by an Instruction That Signals a

Floating Point Exception

Problem: A MOV SS/POP SS instruction should inhibit all interrupts including debug breakpoints

until after execution of the following instruction. This is intended to allow the sequential execution of MOV SS/POP SS and MOV [r/e]SP, [r/e]BP instructions without

having an invalid stack during interrupt handling. However, an enabled debug breakpoint or single step trap may be taken after MOV SS/POP SS if this instruction is

followed by an instruction that signals a floating point exception rather than a MOV [r/e]SP, [r/e]BP instruction. This results in a debug exception being signaled on an unexpected instruction boundary since the MOV SS/POP SS and the following

instruction should be executed atomically.

Implication: This can result in incorrect signaling of a debug exception and possibly a mismatched

Stack Segment and Stack Pointer. If MOV SS/POP SS is not followed by a MOV [r/e]SP, [r/e]BP, there may be a mismatched Stack Segment and Stack Pointer on any exception. Intel has not observed this erratum with any commercially available

software, or system.

Workaround: As recommended in the IA32 Intel® Architecture Software Developer's Manual, the

use of MOV SS/POP SS in conjunction with MOV [r/e]SP, [r/e]BP will avoid the failure since the MOV [r/e]SP, [r/e]BP will not generate a floating point exception. Developers of debug tools should be aware of the potential incorrect debug event signaling

created by this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

AM45 Last Branch Records (LBR) Updates May be Incorrect after a Task Switch

Problem: A Task-State Segment (TSS) task switch may incorrectly set the LBR_FROM value to

the LBR_TO value.

Implication: The LBR_FROM will have the incorrect address of the Branch Instruction.

Workaround: None Identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM46 IO_SMI Indication in SMRAM State Save Area May Be Set Incorrectly

Problem: The IO_SMI bit in SMRAM's location 7FA4H is set to "1" by the CPU to indicate a

System Management Interrupt (SMI) occurred as the result of executing an instruction that reads from an I/O port. Due to this erratum, the IO_SMI bit may be incorrectly

set by:

• A non-I/O instruction.

• SMI is pending while a lower priority event interrupts.

• A REP I/O read.

An I/O read that redirects to MWAIT.

Implication: SMM handlers may get false IO_SMI indication.

Workaround: The SMM handler has to evaluate the saved context to determine if the SMI was

triggered by an instruction that read from an I/O port. The SMM handler must not restart an I/O instruction if the platform has not been configured to generate a

synchronous SMI for the recorded I/O port address.

Status: For the steppings affected, see the Summary Tables of Changes.

AM47 INIT Does Not Clear Global Entries in the TLB

Problem: INIT may not flush a TLB entry when:

• The processor is in protected mode with paging enabled and the page global

enable flag is set (PGE bit of CR4 register).

• G bit for the page table entry is set.

• TLB entry is present in TLB when INIT occurs.

Implication: Software may encounter unexpected page fault or incorrect address translation due to

a TLB entry erroneously left in TLB after INIT.

Workaround: Write to CR3, CR4 (setting bits PSE, PGE or PAE) or CR0 (setting bits PG or PE)

registers before writing to memory early in BIOS code to clear all the global entries

from TLB.

Status: For the steppings affected, see the Summary Tables of Changes.

AM48 Using Memory Type Aliasing with Memory Types WB/WT May Lead to

Unpredictable Behavior

Problem: Memory type aliasing occurs when a single physical page is mapped to two or more

different linear addresses, each with different memory type. Memory type aliasing with the memory types WB and WT may cause the processor to perform incorrect

operations leading to unpredictable behavior.

Implication: Software that uses aliasing of WB and WT memory types may observe unpredictable

behavior.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.



AM49 BTS Message May Be Lost When the STPCLK# Signal is Active.

Problem: STPCLK# is asserted to enable the processor to enter a low-power state. Under some

> circumstances, when STPCLK# becomes active, the BTS (Branch Trace Store) message may be either lost and not written or written with corrupted branch address

to the Debug Store area.

Implication: BTS messages may be lost or be corrupted in the presence of STPCLK# assertions.

Workaround: None Identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM50 CMPSB, LODSB, or SCASB in 64-bit Mode with Count Greater or Equal to 248

May Terminate Early

Problem: In 64-bit Mode CMPSB, LODSB, or SCASB executed with a repeat prefix and count

greater than or equal to 248 may terminate early. Early termination may result in one

of the following.

• The last iteration not being executed

• Signaling of a canonical limit fault (#GP) on the last iteration

Implication: While in 64-bit mode, with count greater or equal to 2⁴⁸, repeat string operations

CMPSB, LODSB or SCASB may terminate without completing the last iteration. Intel

has not observed this erratum with any commercially available software.

Workaround: Do not use repeated string operations with RCX greater than or equal to 2⁴⁸.

Status: For the steppings affected, see the Summary Tables of Changes.

AM51 REP MOVS/STOS Executing with Fast Strings Enabled and Crossing Page

Boundaries with Inconsistent Memory Types may use an Incorrect Data Size

or Lead to Memory-Ordering Violations.

Problem: Under certain conditions as described in the Software Developers Manual section "Out-

> of-Order Stores For string operations in Pentium 4, Intel Xeon, and P6 Family Processors" the processor performs REP MOVS or REP STOS as fast strings. Due to this erratum fast string REP MOVS/REP STOS instructions that cross page boundaries from WB/WC memory types to UC/WP/WT memory types, may start using an

incorrect data size or may observe memory ordering violations.

Implication: Upon crossing the page boundary the following may occur, dependent on the new

page memory type:

• UC the data size of each write will now always be 8 bytes, as opposed to the

original data size.

• WP the data size of each write will now always be 8 bytes, as opposed to the

original data size and there may be a memory ordering violation.

• WT there may be a memory ordering violation.

Workaround: Software should avoid crossing page boundaries from WB or WC memory type to UC,

WP or WT memory type within a single REP MOVS or REP STOS instruction that will

execute with fast strings enabled.

Status: For the steppings affected, see the Summary Tables of Changes.



AM52 MOV To/From Debug Registers Causes Debug Exception

Problem: When in V86 mode, if a MOV instruction is executed to/from a debug register, a

general-protection exception (#GP) should be generated. However, in the case when the general detect enable flag (GD) bit is set, the observed behavior is that a debug

exception (#DB) is generated instead.

Implication: With debug-register protection enabled (i.e., the GD bit set), when attempting to

execute a MOV on debug registers in V86 mode, a debug exception will be generated

instead of the expected general-protection fault.

Workaround: In general, operating systems do not set the GD bit when they are in V86 mode. The

GD bit is generally set and used by debuggers. The debug exception handler should check that the exception did not occur in V86 mode before continuing. If the exception did occur in V86 mode, the exception may be directed to the general-protection

exception handler.

Status: For the steppings affected, see the Summary Tables of Changes.

AM53 LBR, BTS, BTM May Report a Wrong Address when an Exception/Interrupt

Occurs in 64-bit Mode

Problem: An exception/interrupt event should be transparent to the LBR (Last Branch Record),

BTS (Branch Trace Store) and BTM (Branch Trace Message) mechanisms. However, during a specific boundary condition where the exception/interrupt occurs right after the execution of an instruction at the lower canonical boundary (0x00007FFFFFFFFFF) in 64-bit mode, the LBR return registers will save a wrong return address with bits 63 to 48 incorrectly sign extended to all 1's. Subsequent BTS and BTM operations which

report the LBR will also be incorrect.

Implication: LBR, BTS and BTM may report incorrect information in the event of an

exception/interrupt.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM54 A Thermal Interrupt is Not Generated when the Current Temperature is

Invalid

Problem: When the DTS (Digital Thermal Sensor) crosses one of its programmed thresholds it

generates an interrupt and logs the event (IA32_THERM_STATUS MSR (019Ch) bits [9, 7]). Due to this erratum, if the DTS reaches an invalid temperature (as indicated IA32_THERM_STATUS MSR bit[31]) it does not generate an interrupt even if one of the programmed thresholds is crossed and the corresponding log bits become set.

Implication: When the temperature reaches an invalid temperature the CPU does not generate a

Thermal interrupt even if a programmed threshold is crossed.

Workaround: None identified.



AM55 Returning to Real Mode from SMM with EFLAGS.VM Set May Result in

Unpredictable System Behavior

Problem: Returning back from SMM mode into real mode while EFLAGS.VM is set in SMRAM may

result in unpredictable system behavior.

Implication: If SMM software changes the values of the EFLAGS.VM in SMRAM, it may result in

unpredictable system behavior. Intel has not observed this behavior in commercially

available software.

Workaround: SMM software should not change the value of EFLAGS.VM in SMRAM.

Status: For the steppings affected, see the Summary Tables of Changes.

AM56 IRET under Certain Conditions May Cause an Unexpected Alignment Check

Exception

Problem: In IA-32e mode, it is possible to get an Alignment Check Exception (#AC) on the IRET

instruction even though alignment checks were disabled at the start of the IRET. This can only occur if the IRET instruction is returning from CPL3 code to CPL3 code. IRETs from CPL0/1/2 are not affected. This erratum can occur if the EFLAGS value on the stack has the AC flag set, and the interrupt handler's stack is misaligned. In IA-32e

mode, RSP is aligned to a 16-byte boundary before pushing the stack frame.

Implication: In IA-32e mode, under the conditions given above, an IRET can get a #AC even if

alignment checks are disabled at the start of the IRET. This erratum can only be

observed with a software generated stack frame.

Workaround: Software should not generate misaligned stack frames for use with IRET.

Status: For the steppings affected, see the Summary Tables of Changes.

AM57 Performance Monitoring Event FP_ASSIST May Not be Accurate

Problem: Performance monitoring event FP_ASSIST (11H) may be inaccurate as assist events

will be counted twice per actual assist in the following specific cases:

• FADD and FMUL instructions with a NaN(Not a Number) operand and a memory

operand

• FDIV instruction with zero operand value in memory

In addition, an assist event may be counted when DAZ (Denormals-Are-Zeros) and

FTZ (Flush-To-Zero) flags are turned on even though no actual assist occurs.

Implication: The counter value for the performance monitoring event FP_ASSIST (11H) may be

larger than expected. The size of the error is dependent on the number of occurrences

of the above conditions while the event is active.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM58 CPL-Qualified BTS May Report Incorrect Branch-From Instruction Address

Problem: CPL (Current Privilege Level)-qualified BTS (Branch Trace Store) may report incorrect

branch-from instruction address under the following conditions:

• Either BTS_OFF_OS [9] or BTS_OFF_USR [10] is selected in IA32_DEBUGCTLC

MSR (1D9H).

Privilege-level transitions occur between CPL > 0 and CPL 0 or vice versa.

Implication: Due to this erratum, the From address reported by BTS may be incorrect for the

described conditions.

Workaround: None identified

Status: For the steppings affected, see the Summary Tables of Changes.

AM59 PEBS Does Not Always Differentiate Between CPL-Qualified Events

Problem: Performance monitoring counter configured to sample PEBS (Precise Event Based

Sampling) events at a certain privilege level may count samples at the wrong privilege

level.

Implication: Performance monitoring counter may be higher than expected for CPL-qualified

events. Do not use performance monitoring counters for precise event sampling when

the precise event is dependent on the CPL value.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM60 PMI May Be Delayed to Next PEBS Event

Problem: After a PEBS (Precise Event-Based Sampling) event, the PEBS index is compared with

the PEBS threshold, and the index is incremented with every event. If PEBS index is equal to the PEBS threshold, a PMI (Performance Monitoring Interrupt) should be

issued. Due to this erratum, the PMI may be delayed by one PEBS event.

Implication: Debug Store Interrupt Service Routines may observe delay of PMI occurrence by one

PEBS event.

Workaround: None identified.



AM61 PEBS Buffer Overflow Status Will Not be Indicated Unless

IA32_DEBUGCTL[12] is Set

Problem: IA32_PERF_GLOBAL_STATUS MSR (38EH) bit [62] when set, indicates that a PEBS

(Precise Event-Based Sampling) overflow has occurred and a PMI (Performance Monitor Interrupt) has been sent. Due to this erratum, this bit will not be set unless IA32_DEBUGCTL MSR (1D9H) bit [12] (which stops all Performance Monitor Counters

upon a PMI) is also set.

Implication: Due to this erratum, IA32_PERF_GLOBAL_STATUS[62] will not signal indicate that a

PMI was generated due to a PEBS Overflow unless IA32_DEBUGCTL[12] is set.

Workaround: It is possible for the software to set IA32_DEBUGCTL[12] to avoid this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.

AM62 Asynchronous MCE During a Far Transfer May Corrupt ESP

Problem: If an asynchronous machine check occurs during an interrupt, call through gate, FAR

RET or IRET and in the presence of certain internal conditions, ESP may be corrupted.

Implication: : If the MCE (Machine Check Exception) handler is called without a stack switch, then

a triple fault will occur due to the corrupted stack pointer, resulting in a processor

shutdown. If the MCE is called with a stack switch, e.g. when the CPL

(Current Privilege Level) was changed or when going through an interrupt task gate, then the corrupted ESP will be saved on the new stack or in the TSS (Task State

Segment), and will not be used.

Workaround: Use an interrupt task gate for the machine check handler.

Status: For the steppings affected, see the Summary Tables of Changes.

AM63 B0-B3 Bits in DR6 May Not be Properly Cleared After Code Breakpoint

Problem: B0-B3 bits (breakpoint conditions detect flags, bits [3:0]) in DR6 may not be properly

cleared when the following sequence happens:

• POP instruction to SS (Stack Segment) selector;

• Next instruction is FP (Floating Point) that gets FP assist followed by code

breakpoint.

Implication: B0-B3 bits in DR6 may not be properly cleared.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM64 BTM/BTS Branch-From Instruction Address May be Incorrect for Software

Interrupts

Problem: When BTM (Branch Trace Message) or BTS (Branch Trace Store) is enabled, a

software interrupt may result in the overwriting of BTM/BTS branch-from instruction

address by the LBR (Last Branch Record) branch-from instruction address.

Implication: A BTM/BTS branch-from instruction address may get corrupted for software interrupts.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM65 Performance Monitor SSE Retired Instructions May Return Incorrect Values

Problem: The SIMD_INST_RETIRED (Event: C7H) is used to track retired SSE instructions. Due

to this erratum, the processor may inaccurately count certain types of instructions resulting in values higher than the number of actual retired SSE instructions.

Implication: The event monitor instruction SIMD_INST_RETIRED may report count higher than

expected.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM66 REP Store Instructions in a Specific Situation may cause the Processor to

Hang

Problem: During a series of REP (repeat) store instructions a store may try to dispatch to

memory prior to the actual completion of the instruction. This behavior depends on the execution order of the instructions, the timing of a speculative jump and the timing of an uncacheable memory store. All types of REP store instructions are

affected by this erratum.

Implication: When this erratum occurs, the processor may live lock and/or result in a system

hang.

Workaround: It is possible for BIOS to contain a workaround for this erratum.



AM67 Debug Register May Contain Incorrect Information on a MOVSS or POPSS

Instruction Followed by SYSRET

Problem: In IA-32e mode, if a MOVSS or POPSS instruction with a debug breakpoint is followed

by the SYSRET instruction, incorrect information may exist in the Debug Status

Register (DR6).

Implication: When debugging or when developing debuggers, this behavior should be noted. This

erratum will not occur under normal usage of the MOVSS or POPSS instructions (i.e.,

following them with a MOV ESP instruction).

Workaround: Do not attempt to put a breakpoint on MOVSS and POPSS instructions that are

followed by a SYSRET.

Status: For the steppings affected, see the Summary Tables of Changes.

AM68 VM Bit is Cleared on Second Fault Handled by Task Switch from Virtual-8086

(VM86)

Problem: Following a task switch to any fault handler that was initiated while the processor was

in VM86 mode, if there is an additional fault while servicing the original task switch then the VM bit will be incorrectly cleared in EFLAGS, data segments will not be pushed and the processor will not return to the correct mode upon completion of the

second fault handler via IRET.

Implication: When the OS recovers from the second fault handler, the processor will no longer be

in VM86 mode. Normally, operating systems should prevent interrupt task switches from faulting, thus the scenario should not occur under normal circumstances.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM69 The BS Flag in DR6 May be Set for Non-Single-Step #DB Exception

Problem: DR6 BS (Single Step, bit 14) flag may be incorrectly set when the TF (Trap Flag, bit 8)

of the EFLAGS Register is set, and a #DB (Debug Exception) occurs due to one of the

following:

• DR7 GD (General Detect, bit 13) being bit set;

• INT1 instruction;

Code breakpoint

Implication: The BS flag may be incorrectly set for non-single-step #DB exception.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM70 Performance Monitoring Events for L1 and L2 Miss May Not be Accurate

Problem: Performance monitoring events OCBh with an event mask value of 02h or 08h

(MEM_LOAD_RETIRED.L1_LINE_MISS or MEM_LOAD_RETIRED.L2_LINE_MISS) may

under count the cache miss events.

Implication: Performance monitoring events OCBh with an event mask value of 02h or 08h may

show a count which is lower than expected; the amount by which the count is lower is dependent on other conditions occurring on the same load that missed the cache.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM71 CPUID Reports Architectural Performance Monitoring Version 2 is Supported,

When Only Version 1 Capabilities are Available

Problem: CPUID leaf OAh reports the architectural performance monitoring version that is

available in EAX[7:0]. Due to this erratum CPUID reports the supported version as 2

instead of 1.

Implication: Software will observe an incorrect version number in CPUID.0Ah.EAX [7:0] in

comparison to which features are actually supported.

Workaround: Software should use the recommended enumeration mechanism described in the

Architectural Performance Monitoring section of the Intel® 64 and IA-32 Architectures

Software Developer's Manual, Volume 3: System Programming Guide.

Status: For the steppings affected, see the Summary Tables of Changes.

AM72 Unaligned Accesses to Paging Structures May Cause the Processor to Hang

Problem: When an unaligned access is performed on paging structure entries, accessing a

portion of two different entries simultaneously, the processor may live lock.

Implication: When this erratum occurs, the processor may live lock causing a system hang.

Workaround: Do not perform unaligned accesses on paging structure entries.



AM73 Update of Attribute Bits on Page Directories without Immediate TLB

Shootdown May Cause Unexpected Processor Behavior

Problem: Updating a page directory entry (or page map level 4 table entry or page directory

pointer table entry in IA-32e mode) by changing Read/Write (R/W) or User/Supervisor (U/S) or Present (P) bits without immediate TLB shootdown (as described by the 4 step procedure in "Propagation of Page Table and Page Directory Entry Changes to Multiple Processors" In volume 3A of the Intel® 64 and IA-32 Architecture Software Developer's Manual), in conjunction with a complex sequence of internal processor

micro-architectural events, may lead to unexpected processor behavior.

Implication: This erratum may lead to livelock, shutdown or other unexpected processor behavior.

Intel has not observed this erratum with any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM74 Invalid Instructions May Lead to Unexpected Behavior

Problem: Invalid instructions due to undefined opcodes or instructions exceeding the maximum

instruction length (due to redundant prefixes placed before the instruction) may lead,

under complex circumstances, to unexpected behavior.

Implication: The processor may behave unexpectedly due to invalid instructions. Intel has not

observed this erratum with any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM75 EFLAGS, CR0, CR4 and the EXF4 Signal May be Incorrect after Shutdown

Problem: When the processor is going into shutdown due to an RSM inconsistency failure,

EFLAGS, CR0 and CR4 may be incorrect. In addition the EXF4 signal may still be asserted. This may be observed if the processor is taken out of shutdown by NMI#.

Implication: A processor that has been taken out of shutdown may have an incorrect EFLAGS, CRO

and CR4. In addition the EXF4 signal may still be asserted.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM76 Performance Monitoring Counter MACRO_INSTS.DECODED May Not Count

Some Decoded Instructions

Problem: MACRO_INSTS.DECODED performance monitoring counter (Event 0AAH, Umask 01H)

counts the number of macro instructions decoded, but not necessarily retired. The event is undercounted when the decoded instructions are a complete loop iteration that is decoded in one cycle and the loop is streamed by the LSD (Loop Stream Detector), as described in the Optimizing the Front End section of the Intel® 64 and

IA-32 Architectures Optimization Reference Manual.

Implication: The count value returned by the performance monitoring counter

MACRO_INST.DECODED may be lower than expected. The degree of undercounting is dependent on the occurrence of loop iterations that are decoded in one cycle and

whether the loop is streamed by the LSD while the counter is active.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM77 Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL is Counted

Incorrectly for PMULUDQ Instruction

Problem: Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL (Event select 0B3H,

Umask 01H) counts the number of SIMD packed multiply micro-ops executed. The count for PMULUDQ micro-ops may be lower than expected. No other instruction is

affected.

Implication: The count value returned by the performance monitoring event

SIMD_UOP_TYPE_EXEC.MUL may be lower than expected. The degree of undercount depends on actual occurrences of PMULUDQ instructions, while the counter is active.

Workaround: None identified.



AM78 Writing Shared Unaligned Data that Crosses a Cache Line without Proper

Semaphores or Barriers May Expose a Memory Ordering Issue

Problem: Software which is written so that multiple agents can modify the same shared

unaligned memory location at the same time may experience a memory ordering issue if multiple loads access this shared data shortly thereafter. Exposure to this problem requires the use of a data write which spans a cache line boundary.

Implication: This erratum may cause loads to be observed out of order. Intel has not observed this

erratum with any commercially available software or system.

Workaround: Software should ensure at least one of the following is true when modifying shared

data by multiple agents:

· The shared data is aligned

• Proper semaphores or barriers are used in order to prevent concurrent data

accesses.

Status: For the steppings affected, see the Summary Tables of Changes.

AM79 Update of Read/Write (R/W) or User/Supervisor (U/S) or Present (P) Bits

without TLB Shootdown May Cause Unexpected Processor Behavior

Problem: Updating a page table entry by changing R/W, U/S or P bits without TLB shootdown

(as defined by the 4 step procedure in "Propagation of Page Table and Page Directory Entry Changes to Multiple Processors" In volume 3A of the IA-32 Intel® Architecture Software Developer's Manual), in conjunction with a complex sequence of internal processor micro-architectural events, may lead to unexpected processor behavior.

Implication: This erratum may lead to livelock, shutdown or other unexpected processor behavior.

Intel has not observed this erratum with any commercially available system.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.



AM80 Fault on ENTER Instruction May Result in Unexpected Values on Stack Frame

Problem: The ENTER instruction is used to create a procedure stack frame. Due to this

erratum, if execution of the ENTER instruction results in a fault, the dynamic storage area of the resultant stack frame may contain unexpected values (i.e. residual stack

data as a result of processing the fault).

Implication: Data in the created stack frame may be altered following a fault on the ENTER

instruction. Please refer to "Procedure Calls For Block-Structured Languages" in IA-32 Intel® Architecture Software Developer's Manual, Vol. 1, Basic Architecture, for information on the usage of the ENTER instructions. This erratum is not expected to occur in ring 3. Faults are usually processed in ring 0 and stack switch occurs when transferring to ring 0. Intel has not observed this erratum on any commercially

available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM81 INVLPG Operation for Large (2M/4M) Pages May be Incomplete under

Certain Conditions

Problem: The INVLPG instruction may not completely invalidate Translation Look-aside Buffer

(TLB) entries for large pages (2M/4M) when both of the following conditions exist:

 Address range of the page being invalidated spans several Memory Type Range Registers (MTRRs) with different memory types specified

INVLPG operation is preceded by a Page Assist Event (Page Fault (#PF) or an
access that results in either A or D bits being set in a Page Table Entry (PTE))

Implication: Stale translations may remain valid in TLB after a PTE update resulting in

unpredictable system behavior. Intel has not observed this erratum with any

commercially available software.

Workaround: Software should ensure that the memory type specified in the MTRRs is the same for

the entire address range of the large page.



AM82 Page Access Bit May be Set Prior to Signaling a Code Segment Limit Fault

Problem: If code segment limit is set close to the end of a code page, then due to this erratum

the memory page Access bit (A bit) may be set for the subsequent page prior to

general protection fault on code segment limit.

Implication: When this erratum occurs, a non-accessed page which is present in memory and

follows a page that contains the code segment limit may be tagged as accessed.

Workaround: Erratum can be avoided by placing a guard page (non-present or non-executable

page) as the last page of the segment or after the page that includes the code

segment limit.

Status: For the steppings affected, see the Summary Tables of Changes.

AM83 The Stack Size May be Incorrect as a Result of VIP/VIF Check on SYSEXIT

and SYSRET

Problem: The stack size may be incorrect under the following scenario:

• The stack size was changed due to a SYSEXIT or SYSRET

• PVI (Protected Mode Virtual Interrupts) mode was enabled (CR4.PVI == 1)

• Both the VIF (Virtual Interrupt Flag) and VIP (Virtual Interrupt Pending) flags of

the EFLAGS register are set

Implication: If this erratum occurs the stack size may be incorrect, consequently this may result in

unpredictable system behavior. Intel has not observed this erratum with any

commercially available software.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM84 Storage of PEBS Record Delayed Following Execution of MOV SS or STI

Problem: When a performance monitoring counter is configured for PEBS (Precise Event Based

Sampling), overflow of the counter results in storage of a PEBS record in the PEBS buffer. The information in the PEBS record represents the state of the next instruction to be executed following the counter overflow. Due to this erratum, if the counter overflow occurs after execution of either MOV SS or STI, storage of the PEBS record is

delayed by one instruction.

Implication: When this erratum occurs, software may observe storage of the PEBS record being

delayed by one instruction following execution of MOV SS or STI. The state information in the PEBS record will also reflect the one instruction delay.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM85 ODLAT Does Not Match on Written Data When the FSB Ratio is 6:1

Problem: Normally, the ODLAT (On-Die Logic Analyzer) debug mechanism triggers when an FSB

(Front Side Bus) transaction that matches the ODLAT_ARM MSRs completes. When a trigger occurs, one of the BPMx# pins is driven for 1 FSB clock cycle. Due to this erratum, when the FSB ratio is 6:1 and ODLAT is programmed to match data it will

not trigger on write transactions.

Implication: When the FSB ratio is 6:1 ODLAT will not trigger a match if it is programmed on data

match and the transaction is a write. ODLAT will correctly trigger a match on read transactions and on write transactions that do not require a data match. Address and

Type matching are unaffected.

Workaround: When operating at the 6:1 FSB ratio avoid programming ODLAT to trigger a match on

written data.

Status: For the steppings affected, see the Summary Tables of Changes.

AM86 Store Ordering May be Incorrect between WC and WP Memory Types

Problem: According to Intel® 64 and IA-32 Intel Architecture Software Developer's Manual,

Volume 3A "Methods of Caching Available", WP (Write Protected) stores should drain the WC (Write Combining) buffers in the same way as UC (Uncacheable) memory type

stores do. Due to this erratum, WP stores may not drain the WC buffers.

Implication: Memory ordering may be violated between WC and WP stores.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM87 Fixed Function Performance Counters MSR_PERF_FIXED_CTR1 (30AH) and

MSR_PERF_FIXED_CTR2 (30BH) are Not Cleared When the Processor is Reset

Problem: The Fixed Function Performance Counters that count the number of core cycles and

reference cycles when the core is not in a halt state are not cleared when the

processor is reset.

Implication: The MSR_PERF_FIXED_CTR1 and MSR_PERF_FIXED_CTR2 counters may contain

unexpected values after reset.

Workaround: BIOS can workaround this erratum by clearing the counters at processor initialization

time.



AM88 Updating Code Page Directory Attributes without TLB Invalidation May Result in Improper Handling of Code #PF

Problem:

Code #PF (Page Fault exception) is normally handled in lower priority order relative to both code #DB (Debug Exception) and code Segment Limit Violation #GP (General Protection Fault). Due to this erratum, code #PF may be handled incorrectly, if all of the following conditions are met:

- A PDE (Page Directory Entry) is modified without invalidating the corresponding TLB (Translation Look-aside Buffer) entry
- Code execution transitions to a different code page such that both
 - The target linear address corresponds to the modified PDE
 - The PTE (Page Table Entry) for the target linear address has an A (Accessed) bit that is clear
- One of the following simultaneous exception conditions is present following the code transition
 - Code #DB and code #PF
 - Code Segment Limit Violation #GP and code #PF

Implication: Software may observe either incorrect processing of code #PF before code Segment

Limit Violation #GP or processing of code #PF in lieu of code #DB.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM89 Performance Monitoring Event BR_INST_RETIRED May Count CPUID

Instructions as Branches

Problem: Performance monitoring event BR_INST_RETIRED (C4H) counts retired branch

instructions. Due to this erratum, two of its sub-events mistakenly count for CPUID instructions as well. Those sub events are: BR_INST_RETIRED.PRED_NOT_TAKEN

(Umask 01H) and BR_INST_RETIRED.ANY (Umask 00H).

Implication: The count value returned by the performance monitoring event

BR_INST_RETIRED.PRED_NOT_TAKEN or BR_INST_RETIRED.ANY may be higher than

expected. The extent of over counting depends on the occurrence of CPUID

instructions, while the counter is active.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM90 Performance Monitoring Event MISALIGN_MEM_REF May Over Count

Problem: Performance monitoring event MISALIGN_MEM_REF (05H) is used to count the

number of memory accesses that cross an 8-byte boundary and are blocked until

retirement. Due to this erratum, the performance monitoring event

MISALIGN_MEM_REF also counts other memory accesses.

Implication: The performance monitoring event MISALIGN_MEM_REF may over count. The extent

of over counting depends on the number of memory accesses retiring while the

counter is active.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.

AM91 A REP STOS/MOVS to a MONITOR/MWAIT Address Range May Prevent

Triggering of the Monitoring Hardware

Problem: The MONITOR instruction is used to arm the address monitoring hardware for the

subsequent MWAIT instruction. The hardware is triggered on subsequent memory

store operations to the monitored address range. Due to this erratum, REP

STOS/MOVS fast string operations to the monitored address range may prevent the

actual triggering store to be propagated to the monitoring hardware.

Implication: A logical processor executing an MWAIT instruction may not immediately continue

program execution if a REP STOS/MOVS targets the monitored address range.

Workaround: Software can avoid this erratum by not using REP STOS/MOVS store operations within

the monitored address range.

Status: For the steppings affected, see the Summary Tables of Changes.

AM92 False Level One Data Cache Parity Machine-Check Exceptions May be Signaled

Problem: Executing an instruction stream containing invalid instructions/data may generate a

false Level One Data Cache parity machine-check exception.

Implication: The false Level One Data Cache parity machine-check exception is reported as an

uncorrected machine-check error. An uncorrected machine-check error is treated as a fatal exception by the operating system and may cause a shutdown and/or reboot.

Workaround: It is possible for the BIOS to contain a workaround for this erratum.



AM93. CPUID Incorrectly Reports Support for C2/C2E on Some Processors

Problem: CPUID.05H:EDX [bits 11-8] incorrectly reports support for C2/C2E C-state in the

number of C2 Sub C-states. A value of 02H is reported, where the correct value is 00H. The affected processors are identified by the following CPUID Brand Strings:

Intel(R) Celeron(R) CPU 420 @ 1.60GHz
 Intel(R) Celeron(R) CPU 430 @ 1.80GHz

• Intel(R) Celeron(R) CPU 440 @ 2.00GHz

Implication: CPUID will incorrectly report support of C2/C2E when it is not supported. BIOS should

not attempt to enable this feature as these modes are not supported.

Workaround: Software should not rely on CPUID Sub C-States information on the affected

processors.

Status: For the steppings affected, see the Summary Tables of Changes.

AM94. PMI While LBR Freeze Enabled May Result in Old/Out-of-date LBR

Information

Problem: When Precise Event-Based Sampling (PEBS) is configured with Performance

Monitoring Interrupt (PMI) on PEBS buffer overflow enabled and Last Branch Record (LBR) Freeze on PMI enabled by setting FREEZE_LBRS_ON_PMI flag (bit 11) to 1 in IA32_DEBUGCTL (MSR 1D9H), the LBR stack is frozen upon the occurrence of a hardware PMI request. Due to this erratum, the LBR freeze may occur too soon (i.e.

before the hardware PMI request).

Implication: Following a PMI occurrence, the PMI handler may observe old/out-of-date LBR

information that does not describe the last few branches before the PEBS sample that

triggered the PMI.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM95. A Memory Access May Get a Wrong Memory Type Following a #GP due to

WRMSR to an MTRR Mask

Problem: The TLB (Translation Lookaside Buffer) may indicate a wrong memory type on a

memory access to a large page (2M/4M Byte) following the recovery from a #GP (General Protection Fault) due to a WRMSR to one of the IA32_MTRR_PHYSMASKn

MSRs with reserved bits set.

Implication: When this erratum occurs, a memory access may get an incorrect memory type

leading to unexpected system operation. As an example, an access to a memory mapped I/O device may be incorrectly marked as cacheable, become cached, and never make it to the I/O device. Intel has not observed this erratum with any

commercially available software.

Workaround: Software should not attempt to set reserved bits of IA32_MTRR_PHYSMASKn MSRs.

Status: For the steppings affected, see the Summary Tables of Changes.

AM96. Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not Count

Some Transitions

Problem: Performance Monitor Event FP_MMX_TRANS_TO_MMX (Event CCH, Umask 01H)

counts transitions from x87 Floating Point (FP) to MMX[™] instructions. Due to this erratum, if only a small number of MMX instructions (including EMMS) are executed immediately after the last FP instruction, a FP to MMX transition may not be counted.

Implication: The count value for Performance Monitoring Event FP_MMX_TRANS_TO_MMX may be

lower than expected. The degree of undercounting is dependent on the occurrences of the erratum condition while the counter is active. Intel has not observed this erratum

with any commercially available software.

Workaround: None identified.



AM97. A WB Store Following a REP STOS/MOVS May Lead to Memory-Ordering

Violations

Problem: Under certain conditions, as described in the Software Developers Manual section

"Out-of-Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors", the processor performs REP MOVS or REP STOS as fast strings. Due to this erratum, stores of WB memory type to a cache line previously written by a

preceding fast string instruction may be observed before a string store.

Implication: A store may be observed before a previous string store. Intel has not observed this

erratum with any commercially available software.

Workaround: Software desiring strict ordering of string operations should add an MFENCE or

SFENCE instruction after a fast string operation.

Status: For the steppings affected, see the Summary Tables of Changes.

Status: Instruction Fetch May Cause a Livelock During Snoops of the L1 Data Cache

Problem: A livelock may be observed in rare conditions when instruction fetch causes

multiple level one data cache snoops.

Implication: Due to this erratum, a livelock may occur. Intel has not observed this erratum with

any commercially available software.

Workaround: It is possible for BIOS to contain a workaround for this erratum.

Status: For the steppings affected, see the Summary Tables of Changes.



AM98. Use of Memory Aliasing with Inconsistent Memory Type may Cause a System Hang or a Machine Check Exception

Problem: Software that implements memory aliasing by having more than one linear addresses

mapped to the same physical page with different cache types may cause the system to hang or to report a machine check exception (MCE). This would occur if one of the addresses is non-cacheable and used in a code segment and the other is a cacheable address. If the cacheable address finds its way into the instruction cache, and the non-cacheable address is fetched in the IFU, the processor may invalidate the non-cacheable address from the fetch unit. Any micro-architectural event that causes instruction restart will be expecting this instruction to still be in the fetch unit and lack

of it will cause a system hang or an MCE.

Implication: This erratum has not been observed with commercially available software.

Workaround: Although it is possible to have a single physical page mapped by two different linear

addresses with different memory types, Intel has strongly discouraged this practice as it may lead to undefined results. Software that needs to implement memory aliasing

should manage the memory type consistency.

Status: For the steppings affected, see the Summary Tables of Changes.

AM99. A WB Store Following a REP STOS/MOVS or FXSAVE May Lead to Memory-

Ordering Violations

Problem: Under certain conditions, as described in the Software Developers Manual section

"Out-of-Order Stores For String Operations in Pentium 4, Intel Xeon, and P6 Family Processors", the processor may perform REP MOVS or REP STOS as write combining stores (referred to as "fast strings") for optimal performance. FXSAVE may also be internally implemented using write combining stores. Due to this erratum, stores of a WB (write back) memory type to a cache line previously written by a preceding fast

string/FXSAVE instruction may be observed before string/FXSAVE stores.

Implication: A write-back store may be observed before a previous string or FXSAVE related store.

Intel has not observed this erratum with any commercially available software.

Workaround: Software desiring strict ordering of string/FXSAVE operations relative to subsequent

write-back stores should add an MFENCE or SFENCE instruction between the string/FXSAVE operation and following store-order sensitive code such as that used for

synchronization.



AM100. RSM Instruction Execution under Certain Conditions May Cause Processor

Hand or Unexpected Instruction Execution Results

Problem: RSM instruction execution, under certain conditions triggered by a complex sequence

of internal processor micro-architectural events, may lead to processor hang, or

unexpected instruction execution results.

Implication: In the above sequence, the processor may live lock or hang, or RSM instruction may

restart the interrupted processor context through a nondeterministic EIP offset in the code segment, resulting in unexpected instruction execution, unexpected exceptions or system hang. Intel has not observed this erratum with any commercially available

software.

Workaround: It is possible for the BIOS to contain a workaround for this erratum

Status: For the steppings affected, see the Summary Tables of Changes.

AM102 NMI's May Not Be Blocked by a VM-Entry Failure

Problem: The Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3B:

System Programming Guide, Part 2 specifies that, following a VM-entry failure during or after loading guest state, "the state of blocking by NMI is what it was before VM entry." If non-maskable interrupts (NMIs) are blocked and the "virtual NMIs" VM-execution control set to 1, this erratum may result in NMIs not being blocked after a

VM-entry failure during or after loading guest state.

Implication: VM-entry failures that cause NMIs to become unblocked may cause the processor to

deliver an NMI to software that is not prepared for it.

Workaround: VMM software should configure the virtual-machine control structure (VMCS) so that

VM-entry failures do not occur.

Status: For the steppings affected, see the Summary Tables of Changes.

AM103 CPUID Extended Feature Does Not Report Intel® Thermal Monitor 2 Support

Correctly

Problem: Processors with no support for Intel Thermal Monitor 2 falsely report support for Intel

Thermal Monitor 2 as enabled by setting TM2 (bit 8) in the Extended Feature Flag

returned in ECX when executing CPUID with EAX=01H.

Implication: Extended Feature Flag TM2 cannot be used to identify processors where Intel Thermal

Monitor 2 is disabled.

Workaround: None identified.

Status: For the steppings affected, see the Summary Tables of Changes.



AM104 Benign Exception after a Double Fault May Not Cause a Triple Fault Shutdown

Status: According to the Intel® 64 and IA-32 Architectures Software Developer's Manual,

Volume 3A, "Exception and Interrupt Reference", if another exception occurs while attempting to call the double-fault handler, the processor enters shutdown mode. However due to this erratum, only Contributory Exceptions and Page Faults will cause

a triple fault shutdown, whereas a benign exception may not.

Status: If a benign exception occurs while attempting to call the double-fault handler, the

processor may hang or may handle the benign exception. Intel has not observed this

erratum with any commercially available software.

Status: None identified.



Specification Changes

The Specification Changes listed in this section apply to the following documents:

- Intel® Celeron® Processor 400 Series Datasheet
- Intel® 64 and IA-32 Architectures Software Developer's Manual volumes 1,2A, 2B, 3A, and 3B

All Specification Changes will be incorporated into a future version of the appropriate Intel[®] Celeron[®] processor 400 series documentation.

 Δ Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Over time processor numbers will increment based on changes in clock, speed, cache, FSB, or other features, and increments are not intended to represent proportional or quantitative increases in any particular feature. Current roadmap processor number progression is not necessarily representative of future roadmaps. See http://www.intel.com/products/processor_number for details.

§



Specification Clarifications

The Specification Clarifications listed in this section apply to the following documents:

- Intel[®] Celeron[®] Processor 400 Series Datasheet
- Intel® 64 and IA-32 Architectures Software Developer's Manual volumes 1,2A, 2B, 3A, and 3B

All Specification Clarifications will be incorporated into a future version of the appropriate Intel[®] Celeron[®] processor 400 series documentation.

AM1. Clarification of TRANSLATION LOOKASIDE BUFFERS (TLBS) Invalidation

Section 10.9 INVALIDATING THE TRANSLATION LOOKASIDE BUFFERS (TLBS) of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide will be modified to include the presence of page table structure caches, such as the page directory cache, which Intel processors implement. This information is needed to aid operating systems in managing page table structure invalidations properly.

Intel will update the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide in the coming months. Until that time, an application note, TLBs, Paging-Structure Caches, and Their Invalidation (FDBL > Home > Software Development > Software Dev Info > IA32/Pentium III), is available which provides more information on the paging structure caches and TLB invalidation.

In rare instances, improper TLB invalidation may result in unpredictable system behavior, such as system hangs or incorrect data. Developers of operating systems should take this documentation into account when designing TLB invalidation algorithms. For the processors affected, Intel has provided a recommended update to system and BIOS vendors to incorporate into their BIOS to resolve this issue.

§



Documentation Changes

The Documentation Changes listed in this section apply to the following documents:

• Intel® Celeron® Processor 400 Series Datasheet

All Documentation Changes will be incorporated into a future version of the appropriate $Intel^{\textcircled{@}}$ CoreTM2 Extreme and $Intel^{\textcircled{@}}$ CoreTM2 Duo Desktop Processor documentation.

Note: Documentation changes for Intel® 64 and IA-32 Architectures Software Developer's Manual volumes 1, 2A, 2B, 3A, and 3B will be posted in a separate document Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes. Follow the link below to become familiar with this file.

http://developer.intel.com/design/pentium4/specupdt/252046.htm

§