

# Intel® Pentium® Processor on 45-nm Process

### **Datasheet**

For Platforms Based on Mobile Intel® 4 Series Express Chipset Family
October 2009

Document Number: 322875-001EN



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Φ 64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for IntelÆ 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Enhanced Intel SpeedStep® Technology for specified units of this processor are available. See the Processor Spec Finder at http://processorfinder.intel.com or contact your Intel representative for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

<sup>Φ</sup> Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and, for some uses, certain platform software enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations and may require a BIOS update. Software applications may not be compatible with all operating systems. Please check with your application vendor.

Intel, Pentium, Centrino, Intel Core Duo, Intel SpeedStep, MMX and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2008-2009, Intel Corporation. All rights reserved.



# **Contents**

1	Intro	duction	7
	1.1	Terminology	8
	1.2	References	9
2	Low F	Power Features	. 11
	2.1	Clock Control and Low-Power States	
		2.1.1 Core Low-Power State Descriptions	
		2.1.2 Package Low-power State Descriptions	
	2.2	Enhanced Intel SpeedStep® Technology	
	2.3	Extended Low-Power States	
	2.4	FSB Low Power Enhancements	. 19
	2.5	Processor Power Status Indicator (PSI-2) Signal	. 19
3	Flocts	rical Specifications	21
3	3.1	Power and Ground Pins	
	3.1	Decoupling Guidelines	
	3.2	3.2.1 VCC Decoupling	
		3.2.2 FSB AGTL+ Decoupling	
		3.2.3 FSB Clock (BCLK[1:0]) and Processor Clocking	
	3.3	Voltage Identification and Power Sequencing	
	3.4	Catastrophic Thermal Protection	
	3.5	Reserved and Unused Pins	
	3.6	FSB Frequency Select Signals (BSEL[2:0])	
	3.7	FSB Signal Groups	
	3.8	CMOS Signals	
	3.9	Maximum Ratings	
	3.10	Processor DC Specifications	
4	Dooks	age Mechanical Specifications and Pin Information	
4			
	4.1	Processor Pingut and Pin List	
	4.2	Processor Pinout and Pin List	
	4.3	Alphabetical Signals Reference	
5	Therr	mal Specifications and Design Considerations	. 67
	5.1	Monitoring Die Temperature	. 69
		5.1.1 Thermal Diode	. 69
		5.1.2 Intel® Thermal Monitor	. 70
		5.1.3 Digital Thermal Sensor	
	5.2	Out of Specification Detection	. 73
	5.3	PROCHOT# Signal Pin	. 73
Figu	ıres		
1		e Low-Power States	12
2		kage Low-Power States	
3		ve VCC and ICC Loadline for Pentium Processors	
4		B die Micro-FCPGA Processor Package Drawing (Sheet 1 of 2)	
5		B Die Micro-FCPGA Processor Package Drawing (Sheet 2 of 2)	
6		essor Pinout (Top Package View, Left Side)	
7		essor Pinout (Top Package View, Right Side)	



# **Tables**

1	Coordination of Core Low-Power States at the Package Level	13
2	Voltage Identification Definition	22
3	BSEL[2:0] Encoding for BCLK Frequency	25
4	FSB Pin Groups	
5	Processor Absolute Maximum Ratings	27
6	Voltage and Current Specifications for the Pentium Processors	29
7	AGTL+ Signal Group DC Specifications	31
8	CMOS Signal Group DC Specifications	32
9	Open Drain Signal Group DC Specifications	
10		
11	Pin # Listing	51
12	Pin # Listing	59
	Power Specifications for the Pentium Processors	
	Thermal Diode Interface	
	Thermal Diode Parameters Using Transistor Model	



# **Revision History**

Document Number	Revision Number	Description	Date
322875	-001	Initial Draft	October 2009





# 1 Introduction

This document contains electrical, mechanical and thermal specifications for the following processors:

 The Intel® Pentium® support the Mobile Intel® 4 Series Express Chipset and Intel® ICH9M I/O controller.

### **Notes:** In this document

- 1. Intel Pentium processor are referred to as the processor
- 2. Mobile Intel 4 Series Express Chipset is referred as the GMCH.

### Key features include:

- Dual-core processor for mobile with enhanced performance
- Supports Intel architecture with Intel® Wide Dynamic Execution
- Supports L1 cache-to-cache (C2C) transfer
- On-die, primary 32-KB instruction cache and 32-KB, write-back data cache in each core
- The processor have an on-die, 1-MB second-level, shared cache with Advanced Transfer Cache architecture
- Streaming SIMD extensions 2 (SSE2), streaming SIMD extensions 3 (SSE3), and supplemental streaming SIMD extensions 3 (SSSE3)
- Enhanced Intel SpeedStep® Technology
- The processors are offered at 800-MHz, source-synchronous front side bus (FSB)
- · Digital thermal sensor (DTS)
- Intel® 64 architecture
- Enhanced Multi-Threaded Thermal Management (EMTTM)
- Processor offered in Micro-FCPGA packaging technology
- · Execute Disable Bit support for enhanced security
- Half ratio support (N/2) for core to bus ratio



# 1.1 Terminology

Term	Definition
#	A "#" symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as address or data), the "#" symbol implies that the signal is inverted. For example, D[3:0] = "HLHL" refers to a hex "A", and D[3:0]# = "LHLH" also refers to a hex "A" (H= High logic level, L= Low logic level).
Front Side Bus (FSB)	Refers to the interface between the processor and system core logic (also known as the chipset components).
AGTL+	Advanced Gunning Transceiver Logic. Used to refer to Assisted GTL+ signaling technology on some Intel processors.
Storage Conditions	Refers to a non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor landings should not be connected to any supply voltages, have any I/Os biased or receive any clocks. Upon exposure to "free air" (i.e., unsealed packaging or a device removed from packaging material) the processor must be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.
Processor Core	Processor core die with integrated L1 and L2 cache. All AC timing and signal integrity specifications are at the pads of the processor core.
Execute Disable Bit	The Execute Disable bit allows memory to be marked as executable or non-executable, when combined with a supporting operating system. If code attempts to run in non-executable memory the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can thus help improve the overall security of the system. See the <code>Intel® 64</code> and <code>IA-32</code> <code>Architectures Software Developer's Manuals</code> for more detailed information.
Intel® 64 Technology	64-bit memory extensions to the IA-32 architecture.
Half ratio support (N/2) for Core to Bus ratio	Intel Core 2 Duo processors and Intel Core 2 Extreme processors support the N/2 feature that allows having fractional core-to-bus ratios. This feature provides the flexibility of having more frequency options and being able to have products with smaller frequency steps.
TDP	Thermal Design Power.
V <sub>CC</sub>	The processor core power supply.
$V_{SS}$	The processor ground.



# 1.2 References

Material and concepts available in the following documents may be beneficial when reading this document.

Document	Document Number
Intel® Pentium® Processor on 45-nm Technology Specification Update	
Mobile Intel® 4 Series Express Chipset Family Datasheet	320122
Mobile Intel® 4 Series Express Chipset Family Specification Update	320123
Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Datasheet	316972
Intel® I/O Controller Hub 9 (ICH9)/ I/O Controller Hub 9M (ICH9M) Specification Update	316973
Intel® 64 and IA-32 Architectures Software Developer's Manuals	
Volume 1: Basic Architecture	253665
Volume 2A: Instruction Set Reference, A-M	253666
Volume 2B: Instruction Set Reference, N-Z	253667
Volume 3A: System Programming Guide	253668
Volume 3B: System Programming Guide	253669

**NOTE:** Contact your Intel representative for the latest revision of this document.

### Introduction



10



# 2 Low Power Features

### 2.1 Clock Control and Low-Power States

The processor supports low-power states both at the individual core level and the package level for optimal power management.

A core may independently enter the C1/AutoHALT, C1/MWAIT, C2, C3, low-power states. When both cores coincide in a common core low-power state, the central power management logic ensures the entire processor enters the respective package low-power state by initiating a P\_LVLx (P\_LVL2, P\_LVL3) I/O read to the GMCH.

The processor implements two software interfaces for requesting low-power states: MWAIT instruction extensions with sub-state hints and P\_LVLx reads to the ACPI P\_BLK register block mapped in the processor's I/O address space. The P\_LVLx I/O reads are converted to equivalent MWAIT C-state requests inside the processor and do not directly result in I/O reads on the processor FSB. The P\_LVLx I/O Monitor address does not need to be set up before using the P\_LVLx I/O read interface. The sub-state hints used for each P\_LVLx read can be configured through the IA32\_MISC\_ENABLES model specific register (MSR).

If a core encounters a GMCH break event while STPCLK# is asserted, it asserts the PBE# output signal. Assertion of PBE# when STPCLK# is asserted indicates to system logic that individual cores should return to the CO state and the processor should return to the Normal state.

Figure 1 shows the core low-power states and Figure 2 shows the package low-power states for the processor. Table 1 maps the core low-power states to package low-power states



Figure 1. Core Low-Power States






Figure 2. Package Low-Power States




Table 1. Coordination of Core Low-Power States at the Package Level

Package State				
Core0 State	СО	C1 <sup>1</sup>	C2	С3
CO	Normal	Normal	Normal	Normal
C1 <sup>1</sup>	Normal	Normal	Normal	Normal
C2	Normal	Normal	Stop-Grant	Stop-Grant
C3	Normal	Normal	Stop-Grant	Deep Sleep

#### NOTE:

1. AutoHALT or MWAIT/C1.

### 2.1.1 Core Low-Power State Descriptions

### 2.1.1.1 Core CO State

This is the normal operating state for cores in the processor.

### 2.1.1.2 Core C1/AutoHALT Powerdown State

C1/AutoHALT is a low-power state entered when a core executes the HALT instruction. The processor core will transition to the C0 state upon occurrence of SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt messages. RESET# will cause the processor to immediately initialize itself.

A System Management Interrupt (SMI) handler will return execution to either Normal state or the AutoHALT Powerdown state. See the *Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 3A/3B: System Programmer's Guide* for more information.

The system can generate a STPCLK# while the processor is in the AutoHALT Powerdown state. When the system deasserts the STPCLK# interrupt, the processor will return execution to the HALT state.



While in AutoHALT Powerdown state, the dual-core processor will process bus snoops and snoops from the other core. The processor core will enter a snoopable sub-state (not shown in Figure 1) to process the snoop and then return to the AutoHALT Powerdown state.

### 2.1.1.3 Core C1/MWAIT Powerdown State

C1/MWAIT is a low-power state entered when the processor core executes the MWAIT(C1) instruction. Processor behavior in the MWAIT state is identical to the AutoHALT state except that Monitor events can cause the processor core to return to the C0 state. See the Intel® 64 and IA-32 Architectures Software Developer's Manuals, Volume 2A: Instruction Set Reference, A-M and Volume 2B: Instruction Set Reference, N-Z, for more information.

### 2.1.1.4 Core C2 State

Individual cores of the dual-core processor can enter the C2 state by initiating a P\_LVL2 I/O read to the P\_BLK or an MWAIT(C2) instruction, but the processor will not issue a Stop-Grant Acknowledge special bus cycle unless the STPCLK# pin is also asserted.

While in the C2 state, the dual-core processor will process bus snoops and snoops from the other core. The processor core will enter a snoopable sub-state (not shown in Figure 1) to process the snoop and then return to the C2 state.

### 2.1.1.5 Core C3 State

Individual cores of the dual-core processor can enter the C3 state by initiating a P\_LVL3 I/O read to the P\_BLK or an MWAIT(C3) instruction. Before entering C3, the processor core flushes the contents of its L1 caches into the processor's L2 cache. Except for the caches, the processor core maintains all its architectural states in the C3 state. The Monitor remains armed if it is configured. All of the clocks in the processor core are stopped in the C3 state.

Because the core's caches are flushed the processor keeps the core in the C3 state when the processor detects a snoop on the FSB or when the other core of the dual-core processor accesses cacheable memory. The processor core will transition to the C0 state upon occurrence of a Monitor event, SMI#, INIT#, LINT[1:0] (NMI, INTR), or FSB interrupt message. RESET# will cause the processor core to immediately initialize itself.

### 2.1.2 Package Low-power State Descriptions

### 2.1.2.1 Normal State

This is the normal operating state for the processor. The processor remains in the Normal state when at least one of its cores is in the CO, C1/AutoHALT, or C1/MWAIT state.

### 2.1.2.2 Stop-Grant State

When the STPCLK# pin is asserted, each core of the dual-core processor enters the Stop-Grant state within 20 bus clocks after the response phase of the processor-issued Stop-Grant Acknowledge special bus cycle. Processor cores that are already in the C2, C3, or C4 state remain in their current low-power state. When the STPCLK# pin is deasserted, each core returns to its previous core low-power state.

Since the AGTL+ signal pins receive power from the FSB, these pins should not be driven (allowing the level to return to  $V_{\text{CCP}}$ ) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the FSB should be driven to the inactive state.



RESET# causes the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. When RESET# is asserted by the system, the STPCLK#, SLP#, DPSLP#, and DPRSTP# pins must be deasserted prior to RESET# deassertion as per AC Specification T45. When re-entering the Stop-Grant state from the Sleep state, STPCLK# should be deasserted after the deassertion of SLP# as per AC Specification T75.

While in Stop-Grant state, the processor will service snoops and latch interrupts delivered on the FSB. The processor will latch SMI#, INIT# and LINT[1:0] interrupts and will service only one of each upon return to the Normal state.

The PBE# signal may be driven when the processor is in Stop-Grant state. PBE# will be asserted if there is any pending interrupt or Monitor event latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to system logic that the entire processor should return to the Normal state.

A transition to the Stop-Grant Snoop state occurs when the processor detects a snoop on the FSB (see Section 2.1.2.3). A transition to the Sleep state (see Section 2.1.2.4) occurs with the assertion of the SLP# signal.

### 2.1.2.3 Stop-Grant Snoop State

The processor responds to snoop or interrupt transactions on the FSB while in Stop-Grant state by entering the Stop-Grant Snoop state. The processor will stay in this state until the snoop on the FSB has been serviced (whether by the processor or another agent on the FSB) or the interrupt has been latched. The processor returns to the Stop-Grant state once the snoop has been serviced or the interrupt has been latched.

### 2.1.2.4 Sleep State

The Sleep state is a low-power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and stops all internal clocks. The Sleep state is entered through assertion of the SLP# signal while in the Stop-Grant state. The SLP# pin should only be asserted when the processor is in the Stop-Grant state. SLP# assertions while the processor is not in the Stop-Grant state is out of specification and may result in unapproved operation.

In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP#, DPSLP# or RESET#) are allowed on the FSB while the processor is in Sleep state. Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will cause unpredictable behavior. Any transition on an input signal before the processor has returned to the Stop-Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through the Stop-Grant state. If RESET# is driven active while the processor is in the Sleep state, the SLP# and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the processor correctly executes the Reset sequence.

While in the Sleep state, the processor is capable of entering an even lower power state, the Deep Sleep state, by asserting the DPSLP# pin (See Section 2.1.2.5). While the processor is in the Sleep state, the SLP# pin must be deasserted if another asynchronous FSB event needs to occur.

Datasheet



### 2.1.2.5 Deep Sleep State

The Deep Sleep state is entered through assertion of the DPSLP# pin while in the Sleep state. BCLK may be stopped during the Deep Sleep state for additional platform-level power savings. BCLK stop/restart timings on appropriate GMCH-based platforms with the CK505 clock chip are as follows:

- Deep Sleep entry: the system clock chip may stop/tristate BCLK within 2 BCLKs of DPSLP# assertion. It is permissible to leave BCLK running during Deep Sleep.
- Deep Sleep exit: the system clock chip must drive BCLK to differential DC levels within 2-3 ns of DPSLP# deassertion and start toggling BCLK within 10 BCLK periods.

To re-enter the Sleep state, the DPSLP# pin must be deasserted. BCLK can be restarted after DPSLP# deassertion as described above. A period of 15 microseconds (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep state. Once in the Sleep state, the SLP# pin must be deasserted to re-enter the Stop-Grant state.

While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions of signals are allowed on the FSB while the processor is in Deep Sleep state. When the processor is in Deep Sleep state, it will not respond to interrupts or snoop transactions. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.



# 2.2 Enhanced Intel SpeedStep® Technology

The processor features Enhanced Intel SpeedStep Technology. Following are the key features of Enhanced Intel SpeedStep Technology:

- Multiple voltage and frequency operating points provide optimal performance at the lowest power.
- Voltage and frequency selection is software-controlled by writing to processor MSRs:
  - If the target frequency is higher than the current frequency, V<sub>CC</sub> is ramped up in steps by placing new values on the VID pins, and the PLL then locks to the new frequency.
  - If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the  $V_{CC}$  is changed through the VID pin mechanism.
  - Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition completes.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Low transition latency and large number of transitions possible per second:
  - Processor core (including L2 cache) is unavailable for up to 10  $\mu s$  during the frequency transition.
  - The bus protocol (BNR# mechanism) is used to block snooping.
- Improved Intel® Thermal Monitor mode:
  - When the on-die thermal sensor indicates that the die temperature is too high the processor can automatically perform a transition to a lower frequency and voltage specified in a software-programmable MSR.
  - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up-transition to the previous frequency and voltage point occurs.
  - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system-level thermal management.
- Enhanced thermal management features:
  - Digital Thermal Sensor and Out of Specification detection.
  - Intel Thermal Monitor 1 (TM1) in addition to Intel Thermal Monitor 2 (TM2) in case of unsuccessful TM2 transition.
  - Dual-core thermal management synchronization.

Each core in the dual-core processor implements an independent MSR for controlling Enhanced Intel SpeedStep Technology, but both cores must operate at the same frequency and voltage. The processor has performance state coordination logic to resolve frequency and voltage requests from the two cores into a single frequency and voltage request for the package as a whole. If both cores request the same frequency and voltage, then the processor will transition to the requested common frequency and voltage. If the two cores have different frequency and voltage requests, then the processor will take the highest of the two frequencies and voltages as the resolved request and transition to that frequency and voltage.

The processor also supports Dynamic FSB Frequency Switching and Intel Dynamic Acceleration Technology mode on select SKUs. The operating system can take advantage of these features and request a lower operating point called SuperLFM (due to Dynamic FSB Frequency Switching) and a higher operating point Intel Dynamic Acceleration Technology mode.



### 2.3 Extended Low-Power States

Extended low-power states (CXE) optimize for power by forcibly reducing the performance state of the processor when it enters a package low-power state. Instead of directly transitioning into the package low-power state, the enhanced package low-power state first reduces the performance state of the processor by performing an Enhanced Intel SpeedStep Technology transition down to the lowest operating point. Upon receiving a break event from the package low-power state, control will be returned to software while an Enhanced Intel SpeedStep Technology transition up to the initial operating point occurs. The advantage of this feature is that it significantly reduces leakage while in the Stop-Grant state.

Note:

Long-term reliability cannot be assured unless all the Extended Low Power States are enabled.

The processor implements two software interfaces for requesting enhanced package low-power states: MWAIT instruction extensions with sub-state hints and via BIOS by configuring IA32\_MISC\_ENABLES MSR bits to automatically promote package low-power states to enhanced package low-power states.

Caution:

Extended Stop-Grant must be enabled via the BIOS for the processor to remain within specification. As processor technology changes, enabling the extended low power states becomes increasingly crucial when building computer systems. Maintaining the proper BIOS configuration is key to reliable, long-term system operation. Not complying to this guideline may affect the long-term reliability of the processor.

Caution:

Enhanced Intel SpeedStep Technology transitions are multistep processes that require clocked control. These transitions cannot occur when the processor is in the Sleep or Deep Sleep package low-power states since processor clocks are not active in these states. The transition to the lowest operating point or back to the original software-requested point may not be instantaneous. Furthermore, upon very frequent transitions between active and idle states, the transitions may lag behind the idle state entry resulting in the processor either executing for a longer time at the lowest operating point or running idle at a high operating point. Observations and analyses show this behavior should not significantly impact total power savings or performance score while providing power benefits in most other cases.



### 2.4 FSB Low Power Enhancements

The processor incorporates FSB low power enhancements:

- Dvnamic FSB Power Down
- BPRI# control for address and control input buffers
- · Dynamic Bus Parking
- · Dynamic On-Die Termination disabling
- Low V<sub>CCP</sub> (I/O termination voltage)
- · Dynamic FSB frequency switching

The processor incorporates the DPWR# signal that controls the data bus input buffers on the processor. The DPWR# signal disables the buffers when not used and activates them only when data bus activity occurs, resulting in significant power savings with no performance impact. BPRI# control also allows the processor address and control input buffers to be turned off when the BPRI# signal is inactive. Dynamic Bus Parking allows a reciprocal power reduction in GMCH address and control input buffers when the processor deasserts its BRO# pin. The On-Die Termination on the processor FSB buffers is disabled when the signals are driven low, resulting in additional power savings. The low I/O termination voltage is on a dedicated voltage plane independent of the core voltage, enabling low I/O switching power at all times.

# 2.5 Processor Power Status Indicator (PSI-2) Signal

The processor incorporates the PSI# signal that is asserted when the processor is in a reduced power consumption state. PSI# can be used to improve intermediate and light load efficiency of the voltage regulator, resulting in platform power savings and extended battery life. The algorithm that the processor uses for determining when to assert PSI# is different from the algorithm used in previous mobile processors. PSI-2 functionality is expanded further to support three processor states:

- · Both cores are in idle state
- · Only one core active state
- · Both cores are in active state

PSI-2 functionality improves overall voltage regulator efficiency over a wide power range based on the C-state and P-state of the two cores. The combined C-state and P-state of both cores are used to dynamically predict processor power.

The real-time power prediction is compared against a set of predefined and configured values of **CHH** and **CHL**. **CHH** is indicative of the active C-state of both the cores and **CHL** is indicative that only one core is in active C-state and the other core is in low power core state. PSI-2# output is asserted upon crossing these thresholds indicating that the processor requires lower power. The voltage regulator will adapt its power output accordingly. Additionally the voltage regulator may switch to a single phase and/or asynchronous mode when the processor is idle and fused leakage limit is less than or equal to the BIOS threshold value.



20



# 3 Electrical Specifications

### 3.1 Power and Ground Pins

For clean, on-chip power distribution, the processor will have a large number of  $V_{CC}$  (power) and  $V_{SS}$  (ground) inputs. All power pins must be connected to  $V_{CC}$  power planes while all  $V_{SS}$  pins must be connected to system ground planes. Use of multiple power and ground planes is recommended to reduce I\*R drop. The processor  $V_{CC}$  pins must be supplied the voltage determined by the VID (Voltage ID) pins.

### 3.2 Decoupling Guidelines

Due to its large number of transistors and high internal clock speeds, the processor is capable of generating large average current swings between low and full power states. This may cause voltages on power planes to sag below their minimum values if bulk decoupling is not adequate. Larger bulk storage, such as electrolytic capacitors, supply current during longer lasting changes in current demand by the component, such as coming out of an idle condition. Similarly, they act as a storage well for current when entering an idle condition from a running condition. Care must be taken in the board design to ensure that the voltage provided to the processor remains within the specifications listed in the tables in Section 3.10. Failure to do so can result in timing violations or reduced lifetime of the component.

### 3.2.1 V<sub>CC</sub> Decoupling

 $V_{CC}$  regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR) and keep a low interconnect resistance from the regulator to the socket. Bulk decoupling for the large current swings when the part is powering on, or entering/exiting low-power states, should be provided by the voltage regulator solution depending on the specific system design.

### 3.2.2 FSB AGTL+ Decoupling

The processors integrate signal termination on the die as well as incorporate high frequency decoupling capacitance on the processor package. Decoupling must also be provided by the system motherboard for proper AGTL+ bus operation.

# 3.2.3 FSB Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the FSB interface speed as well as the core frequency of the processor. As in previous-generation processors, the processor core frequency is a multiple of the BCLK[1:0] frequency. The processor bus ratio multiplier will be set at its default ratio at manufacturing. The processor uses a differential clocking implementation.



# 3.3 Voltage Identification and Power Sequencing

The processor uses seven voltage identification pins,VID[6:0], to support automatic selection of power supply voltages. The VID pins for the processor are CMOS outputs driven by the processor VID circuitry. Table 2 specifies the voltage level corresponding to the state of VID[6:0]. A 1 in the table refers to a high-voltage level and a 0 refers to a low-voltage level.

Table 2. Voltage Identification Definition (Sheet 1 of 3)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC</sub> (V)
0	0	0	0	0	0	0	1.5000
0	0	0	0	0	0	1	1.4875
0	0	0	0	0	1	0	1.4750
0	0	0	0	0	1	1	1.4625
0	0	0	0	1	0	0	1.4500
0	0	0	0	1	0	1	1.4375
0	0	0	0	1	1	0	1.4373
0	0	0	0	1	1	1	1.4125
0	0	0	1	0	0	0	1.4000
0	0	0	1	0	0	1	1.3875
0	0	0	1	0	1	0	1.3750
0	0	0	1	0	1	1	1.3625
0	0	0	1	1	0	0	1.3500
0	0	0	1	1	0	1	1.3375
0	0	0	1	1	1	0	1.3250
0	0	0	1	1	1	1	1.3125
0	0	1	0	0	0	0	1.3000
0	0	1	0	0	0	1	1.2875
0	0	1	0	0	1	0	1.2750
0	0	1	0	0	1	1	1.2625
0	0	1	0	1	0	0	1.2500
0	0	1	0	1	0	1	1.2375
0	0	1	0	1	1	0	1.2250
0	0	1	0	1	1	1	1.2125
0	0	1	1	0	0	0	1.2000
0	0	1	1	0	0	1	1.1875
0	0	1	1	0	1	0	1.1750
0	0	1	1	0	1	1	1.1625
0	0	1	1	1	0	0	1.1500
0	0	1	1	1	0	1	1.1375
0	0	1	1	1	1	0	1.1250
0	0	1	1	1	1	1	1.1125
0	1	0	0	0	0	0	1.1000
0	1	0	0	0	0	1	1.0875
0	1	0	0	0	1	0	1.0750
0	1	0	0	0	1	1	1.0625
0	1	0	0	1	0	0	1.0500
0	1	0	0	1	0	1	1.0375
0	1	0	0	1	1	0	1.0250
0	1	0	0	1	1	1	1.0125



Table 2. Voltage Identification Definition (Sheet 2 of 3)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC</sub> (V)
0	1	0	1	0	0	0	1.0000
0	1	0	1	0	0	1	0.9875
0	1	0	1	0	1	0	0.9750
0	1	0	1	0	1	1	0.9625
0	1	0	1	1	0	0	0.9500
0	1	0	1	1	0	1	0.9375
0	1	0	1	1	1	0	0.9250
0	1	0	1	1	1	1	0.9125
0	1	1	0	0	0	0	0.9000
0	1	1	0	0	0	1	0.8875
0	1	1	0	0	1	0	0.8750
0	1	1	0	0	1	1	0.8625
0	1	1	0	1	0	0	0.8500
0	1	1	0	1	0	1	0.8375
0	1	1	0	1	1	0	0.8250
0	1	1	0	1	1	1	0.8125
0	1	1	1	0	0	0	0.8000
0	1	1	1	0	0	1	0.7875
0	1	1	1	0	1	0	0.7750
0	1	1	1	0	1	1	0.7625
0	1	1	1	1	0	0	0.7500
0	1	1	1	1	0	1	0.7375
0	1	1	1	1	1	0	0.7250
0	1	1	1	1	1	1	0.7125
1	0	0	0	0	0	0	0.7000
1	0	0	0	0	0	1	0.6875
1	0	0	0	0	1	0	0.6750
1	0	0	0	0	1	1	0.6625
1	0	0	0	1	0	0	0.6500
1	0	0	0	1	0	1	0.6375
1	0	0	0	1	1	0	0.6250
1	0	0	0	1	1	1	0.6125
1	0	0	1	0	0	0	0.6000
1	0	0	1	0	0	1	0.5875
1	0	0	1	0	1	0	0.5750
1	0	0	1	0	1	1	0.5625
1	0	0	1	1	0	0	0.5500
1	0	0	1	1	0	1	0.5375
1	0	0	1	1	1	0	0.5250
1	0	0	1	1	1	1	0.5125
1	0	1	0	0	0	0	0.5000
1	0	1	0	0	0	1	0.4875
1	0	1	0	0	1	0	0.4750
1	0	1	0	0	1	1	0.4625
1	0	1	0	1	0	0	0.4500
1	0	1	0	1	0	1	0.4375
1	0	1	0	1	1	0	0.4250



Table 2. Voltage Identification Definition (Sheet 3 of 3)

VID6	VID5	VID4	VID3	VID2	VID1	VIDO	V <sub>CC</sub> (V)
1	0	1	0	1	1	1	0.4125
1	0	1	1	0	0	0	0.4000
1	0	1	1	0	0	1	0.3875
1	0	1	1	0	1	0	0.3750
1	0	1	1	0	1	1	0.3625
1	0	1	1	1	0	0	0.3500
1	0	1	1	1	0	1	0.3375
1	0	1	1	1	1	0	0.3250
1	0	1	1	1	1	1	0.3125
1	1	0	0	0	0	0	0.3000
1	1	0	0	0	0	1	0.2875
1	1	0	0	0	1	0	0.2750
1	1	0	0	0	1	1	0.2625
1	1	0	0	1	0	0	0.2500
1	1	0	0	1	0	1	0.2375
1	1	0	0	1	1	0	0.2250
1	1	0	0	1	1	1	0.2125
1	1	0	1	0	0	0	0.2000
1	1	0	1	0	0	1	0.1875
1	1	0	1	0	1	0	0.1750
1	1	0	1	0	1	1	0.1625
1	1	0	1	1	0	0	0.1500
1	1	0	1	1	0	1	0.1375
1	1	0	1	1	1	0	0.1250
1	1	0	1	1	1	1	0.1125
1	1	1	0	0	0	0	0.1000
1	1	1	0	0	0	1	0.0875
1	1	1	0	0	1	0	0.0750
1	1	1	0	0	1	1	0.0625
1	1	1	0	1	0	0	0.0500
1	1	1	0	1	0	1	0.0375
1	1	1	0	1	1	0	0.0250
1	1	1	0	1	1	1	0.0125
1	1	1	1	0	0	0	0.0000
1	1	1	1	0	0	1	0.0000
1	1	1	1	0	1	0	0.0000
1	1	1	1	0	1	1	0.0000
1	1	1	1	1	0	0	0.0000
1	1	1	1	1	0	1	0.0000
1	1	1	1	1	1	0	0.0000
1	1	1	1	1	1	1	0.0000



# 3.4 Catastrophic Thermal Protection

The processor supports the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, which halts all processor internal clocks and activity, leakage current can be high enough that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a catastrophic processor temperature of approximately 125°C (maximum), or if the THERMTRIP# signal is asserted, the  $V_{\rm CC}$  supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway of the processor. THERMTRIP# functionality is not ensured if the PWRGOOD signal is not asserted, and during Deep Power Down Technology State (C6).

### 3.5 Reserved and Unused Pins

All RESERVED (RSVD) pins must remain unconnected. Connection of these pins to  $V_{CC}$ ,  $V_{SS}$ , or to any other signal (including each other) can result in component malfunction or incompatibility with future processors. See Section 4.2 for a pin listing of the processor and the location of all RSVD pins.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active low AGTL+ inputs may be left as no-connects if AGTL+ termination is provided on the processor silicon. Unused active high inputs should be connected through a resistor to ground (V<sub>SS</sub>). Unused outputs can be left unconnected. The TEST1,TEST2,TEST3,TEST4,TEST5,TEST6,TEST7 pins are used for test purposes internally and can be left as "No Connects".

# 3.6 FSB Frequency Select Signals (BSEL[2:0])

The BSEL[2:0] signals are used to select the frequency of the processor input clock (BCLK[1:0]). These signals should be connected to the clock chip and the appropriate chipset on the platform. The BSEL encoding for BCLK[1:0] is shown in Table 3.

Table 3. BSEL[2:0] Encoding for BCLK Frequency

BSEL[2]	BSEL[1]	BSEL[0]	BCLK Frequency
L	L	L	RESERVED
L	L	Н	RESERVED
L	Н	Н	RESERVED
L	Н	L	200 MHz
Н	Н	L	RESERVED
Н	Н	Н	RESERVED
Н	L	Н	RESERVED
Н	L	L	RESERVED



# 3.7 FSB Signal Groups

The FSB signals have been combined into groups by buffer type in the following sections. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.

With the implementation of a source-synchronous data bus, two sets of timing parameters are specified. One set is for common clock signals, which are dependent upon the rising edge of BCLKO (ADS#, HIT#, HITM#, etc.), and the second set is for the source-synchronous signals which are relative to their respective strobe lines (data and address) as well as the rising edge of BCLKO. Asychronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle. Table 4 identifies which signals are common clock, source synchronous, and asynchronous.

### Table 4. FSB Pin Groups

Signal Group	Туре	Signals <sup>1</sup>			
AGTL+ Common Clock Input	Synchronous to BCLK[1:0]	BPRI#, DEFER#, PREQ#	<sup>5</sup> , RESET#, RS[2:0]#, TRDY#		
AGTL+ Common Clock I/O	Synchronous to BCLK[1:0]	ADS#, BNR#, BPM[3:0]; HIT#, HITM#, LOCK#, P	# <sup>3</sup> , BRO#, DBSY#, DRDY#, RDY# <sup>3</sup> , DPWR#		
		Signals	Associated Strobe		
		REQ[4:0]#, A[16:3]#	ADSTB[0]#		
		A[35:17]#	ADSTB[1]#		
AGTL+ Source Synchronous	Synchronous to	D[15:0]#, DINV0#	DSTBP0#, DSTBN0#		
1/0	assoc. strobe	D[31:16]#, DINV1#	DSTBP1#, DSTBN1#		
		D[47:32]#, DINV2#	DSTBP2#, DSTBN2#		
		D[63:48]#, DINV3#	DSTBP3#, DSTBN3#		
AGTL+ Strobes	Synchronous to BCLK[1:0]	ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]#			
CMOS Input	Asynchronous		P#, IGNNE#, INIT#, LINTO/ OOD, SMI#, SLP#, STPCLK#		
Open Drain Output	Asynchronous	FERR#, IERR#, THERMT	RIP#		
Open Drain I/O	Asynchronous	PROCHOT# <sup>4</sup>			
CMOS Output	Asynchronous	PSI#, VID[6:0], BSEL[2:	0]		
CMOS Input	Synchronous to TCK	TCK, TDI, TMS, TRST#			
Open Drain Output	Synchronous to TCK	TDO			
FSB Clock	Clock	BCLK[1:0]			
Power/Other		COMP[3:0], DBR# <sup>2</sup> , GTLREF, RSVD, TEST2, TEST1, THERMDA, THERMDC, V <sub>CC</sub> , V <sub>CCA</sub> , V <sub>CCP</sub> , V <sub>CC_SENSE</sub> , V <sub>SS</sub> , V <sub>SS_SENSE</sub>			

NOTES:See next page



- 1. Refer to Chapter 4 for signal descriptions and termination requirements.
- 2. In processor systems where there is no debug port implemented on the system board, these signals are used to support a debug port interposer. In systems with the debug port implemented on the system board, these signals are no connects.
- 3. BPM[2:1]# and PRDY# are AGTL+ output-only signals.
- 4. PROCHOT# signal type is open drain output and CMOS input.
- 5. On-die termination differs from other AGTL+ signals.

### 3.8 CMOS Signals

CMOS input signals are shown in Table 4. Legacy output FERR#, IERR# and other non-AGTL+ signals (THERMTRIP# and PROCHOT#) use Open Drain output buffers. These signals do not have setup or hold time specifications in relation to BCLK[1:0]. However, all of the CMOS signals are required to be asserted for more than four BCLKs for the processor to recognize them. See Section 3.10 for the DC specifications for the CMOS signal groups.

# 3.9 Maximum Ratings

Table 5 specifies absolute maximum and minimum ratings only, which lie outside the functional limits of the processor. Only within specified operation limits, can functionality and long-term reliability be expected.

At conditions outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long-term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time then, when returned to conditions within the functional operating condition limits, it will either not function, or its reliability will be severely degraded.

### Caution:

Although the processor contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or electric fields.

#### Table 5. Processor Absolute Maximum Ratings

Symbol	Symbol Parameter		Max	Unit	Notes <sup>1,2</sup>
T <sub>STORAGE</sub>	T <sub>STORAGE</sub> Processor Storage Temperature		85	°C	3,4,5
T <sub>STORAGE</sub>	Processor Storage Temperature	-25		°C	6
V <sub>CC</sub>	Any Processor Supply Voltage with Respect to V <sub>SS</sub>	-0.3	1.45	V	
V <sub>inAGTL+</sub>	AGTL+ Buffer DC Input Voltage with Respect to V <sub>SS</sub>	-0.1	1.45	V	
V <sub>inAsynch_CMOS</sub>	CMOS Buffer DC Input Voltage with Respect to V <sub>SS</sub>	-0.1	1.45	V	

#### NOTES:

 For functional operation, all processor electrical, signal quality, mechanical and thermal specifications must be satisfied.



- Excessive overshoot or undershoot on any signal will likely result in permanent damage to the processor.
- Storage temperature is applicable to storage conditions only. In this scenario, the
  processor must not receive a clock, and no lands can be connected to a voltage bias.
  Storage within these limits will not affect the long-term reliability of the device. For
  functional operation, please refer to the processor case temperature specifications.
- 4. This rating applies to the processor and does not include any tray or packaging.
- 5. Failure to adhere to this specification can affect the long-term reliability of the processor.
- 6. For Intel® Pentium® processors in 22x22 mm package.

### 3.10 Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise.

The tables list the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. The Highest Frequency Mode (HFM) and Lowest Frequency Mode (LFM) refer to the highest and lowest core operating frequencies supported on the processor. Active mode load line specifications apply in all states except in the Deep Sleep and Deeper Sleep states.  $V_{CC,BOOT}$  is the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the processor are at  $T_J = 105\ ^{\circ}\text{C}$ . Read all notes associated with each parameter.



 Table 6.
 Voltage and Current Specifications for the Pentium Processors

Symbol		Parameter	Min	Тур	Max	Unit	Notes
V <sub>CCHFM</sub>	V <sub>CC</sub> at Highest	Frequency Mode (HFM)	0.9		1.2	V	1, 2
V <sub>CCLFM</sub>	V <sub>CC</sub> at Lowest	Frequency Mode (LFM)	0.85	_	1.15	V	1, 2
V <sub>CC,BOOT</sub>	Default V <sub>CC</sub> Vo	Itage for Initial Power Up	_	1.2	_	V	2, 6
V <sub>CCP</sub>	AGTL+ Termin	ation Voltage	1.0	1.05	1.1	V	
V <sub>CCA</sub>	PLL Supply Vol	tage	1.425	1.5	1.575	V	
I <sub>CCDES</sub>	I <sub>CC</sub> for Process	ors Recommended Design Target	_	_	47	Α	10
	I <sub>CC</sub> for Process	sors	_	_	_		
	Processor Number	Core Frequency/Voltage	_	_	_		
I <sub>CC</sub>	T4500 T4400 T4300 T4200	2.3 GHz & V <sub>CCHFM</sub> 2.2 GHz & V <sub>CCHFM</sub> 2.1 GHz & V <sub>CCHFM</sub> 2.0 GHz & V <sub>CCHFM</sub> 1.2 GHz & V <sub>CCLFM</sub>	_	-	47 47 47 47 31.7	А	3, 4
I <sub>AH,</sub> I <sub>SGNT</sub>	I <sub>CC</sub> Auto-Halt & HFM LFM	& Stop-Grant	_	_	25.4 19.4	А	3, 4
I <sub>SLP</sub>	I <sub>CC</sub> Sleep HFM LFM		_	_	24.7 19.2	А	3, 4
I <sub>DSLP</sub>	I <sub>CC</sub> Deep Sleep HFM LFM	)	_	_	22.9 18.5	А	3, 4
dI <sub>CC/DT</sub>	V <sub>CC</sub> Power Sup Package Pin	ply Current Slew Rate at Processor	_	_	600	mA/μs	5, 7
I <sub>CCA</sub>	I <sub>CC</sub> for V <sub>CCA</sub> Su	apply	_	_	130	mA	
I <sub>CCP</sub>		cupply before V <sub>CC</sub> Stable upply after V <sub>CC</sub> Stable		_	4.5 2.5	A A	8 9

NOTES:See next page.



- 1. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Intel Thermal Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt State).
- 2. The voltage specifications are assumed to be measured across  $V_{CC\_SENSE}$  and  $V_{SS\_SENSE}$  pins at socket with a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-M $\Omega$  minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe.
- 3. Specified at 105 °C T<sub>J</sub>.
- 4. Specified at the nominal  $V_{CC}$ .
- 5. Measured at the bulk capacitors on the motherboard.
- 6. V<sub>CC,BOOT</sub> tolerance shown in Figure 7 and Figure 8.
- 7. Based on simulations and averaged over the duration of any change in current. Specified by design/characterization at nominal  $V_{CC}$ . Not 100% tested.
- 8. This is a power-up peak current specification that is applicable when  $V_{CCP}$  is high and  $V_{CC}$  cone is low.
- 9. This is a steady-state  $I_{CC}$  current specification that is applicable when both  $V_{CCP}$  and  $V_{CC\_CORE}$  are high.
- 10. Instantaneous current  $I_{CC\_CORE\_INST}$  of 57 A has to be sustained for short time  $(t_{INST})$  of 35  $\mu$ s. Average current will be less than maximum specified  $I_{CCDES}$ . VR OCP threshold should be high enough to support current levels described herein.

Figure 3. Active V<sub>CC</sub> and I<sub>CC</sub> Loadline for Pentium Processors






Table 7. AGTL+ Signal Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Unit	Notes <sup>1</sup>
V <sub>CCP</sub>	I/O Voltage	1.00	1.05	1.10	V	
GTLREF	Reference Voltage	0.65	0.70	0.72	V	6
R <sub>COMP</sub>	Compensation Resistor	27.23	27.5	27.78	Ω	10
R <sub>ODT/A</sub>	Termination Resistor Address	49	55	63	Ω	11, 12
R <sub>ODT/D</sub>	Termination Resistor Data	49	55	63	Ω	11, 13
R <sub>ODT/Cntrl</sub>	Termination Resistor Control	49	55	63	Ω	11, 14
V <sub>IH</sub>	Input High Voltage	0.82	1.05	1.20	V	3,6
V <sub>IL</sub>	Input Low Voltage	-0.10	0	0.55	V	2,4
V <sub>OH</sub>	Output High Voltage	0.90	V <sub>CCP</sub>	1.10	V	6
R <sub>TT/A</sub>	Termination Resistance Address	50	55	61	Ω	7, 12
R <sub>TT/D</sub>	Termination Resistance Data	50	55	61	Ω	7, 13
R <sub>TT/Cntrl</sub>	Termination Resistance Control	50	55	61	Ω	7, 14
R <sub>ON/A</sub>	Buffer On Resistance Address	23	25	29	Ω	5, 12
R <sub>ON/D</sub>	Buffer On Resistance Data	23	25	29	Ω	5, 13
R <sub>ON/Cntrl</sub>	Buffer On Resistance Control	23	25	29	Ω	5, 14
I <sub>LI</sub>	Input Leakage Current	_	_	± 100	μΑ	8
Cpad	Pad Capacitance	1.80	2.30	2.75	pF	9

### NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. V<sub>IL</sub> is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- V<sub>IH</sub> is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- V<sub>IH</sub> and V<sub>OH</sub> may experience excursions above V<sub>CCP</sub>. However, input signal drivers must comply with the signal quality specifications.
- 5. This is the pulldown driver resistance. Measured at  $0.31*V_{CCP}$ ,  $R_{ON}$  (min) =  $0.418*R_{TT}$ ,  $R_{ON}$  (typ) =  $0.455*R_{TT}$ ,
  - $R_{ON}$  (max) = 0.527\* $R_{TT}$ .  $R_{TT}$  typical value of 55  $\Omega$  is used for  $R_{ON}$  typ/min/max calculations.
- 6. GTLREF should be generated from  $V_{CCP}$  with a 1% tolerance resistor divider. The  $V_{CCP}$  referred to in these specifications is the instantaneous  $V_{CCP}$
- 7.  $R_{TT}$  is the on-die termination resistance measured at  $V_{OL}$  of the AGTL+ output driver. Measured at  $0.31*V_{CCP}$   $R_{TT}$  is connected to  $V_{CCP}$  on die. Refer to processor I/O buffer models for I/V characteristics.
- 8. Specified with on-die  $R_{TT}$  and  $R_{ON}$  turned off. Vin between 0 and  $V_{CCP}$
- Cpad includes die capacitance only. No package parasitics are included.
- 10. This is the external resistor on the comp pins.
- 11. On-die termination resistance, measured at 0.33\*V<sub>CCP</sub>
- 12. Applies to Signals A[35:3].
- 13. Applies to Signals D[63:0].
- 14. Applies to Signals BPRI#, DEFER#, PREQ#, PREST#, RS[2:0]#, TRDY#, ADS#, BNR#, BPM[3:0], BRO#, DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY#, DPWR#, DSTB[1:0]#, DSTBP[3:0] and DSTBN[3:0]#.



Table 8. **CMOS Signal Group DC Specifications** 

Symbol	Parameter	Min	Тур	Max	Unit	Notes <sup>1</sup>
V <sub>CCP</sub>	I/O Voltage	1.00	1.05	1.10	V	
V <sub>IL</sub>	Input Low Voltage CMOS	-0.10	0.00	0.3*V <sub>CCP</sub>	V	2
V <sub>IH</sub>	Input High Voltage	0.7*V <sub>CCP</sub>	$V_{CCP}$	V <sub>CCP</sub> +0.1	V	2
V <sub>OL</sub>	Output Low Voltage	-0.10	0	0.1*V <sub>CCP</sub>	V	2
V <sub>OH</sub>	Output High Voltage	0.9*V <sub>CCP</sub>	$V_{CCP}$	V <sub>CCP</sub> +0.1	V	2
I <sub>OL</sub>	Output Low Current	1.5	_	4.1	mA	3
I <sub>OH</sub>	Output High Current	1.5	_	4.1	mA	4
I <sub>LI</sub>	Input Leakage Current	_	_	±100	μΑ	5
Cpad1	Pad Capacitance	1.80	2.30	2.75	pF	6
Cpad2	Pad Capacitance for CMOS Input	0.95	1.2	1.45	pF	7

#### NOTES:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies. 1.
- 2. The V<sub>CCP</sub> referred to in these specifications refers to instantaneous V<sub>CCP</sub>.
- Measured at 0.1 \*V<sub>CCP</sub> Measured at 0.9 \*V<sub>CCP</sub> 3.
- 4.
- 5. For Vin between 0 V and  $V_{\text{CCP}}$  Measured when the driver is tristated.
- 6. Cpad1 includes die capacitance only for DPRSTP#, DPSLP#, PWRGOOD. No package parasitics are
- 7. Cpad2 includes die capacitance for all other CMOS input signals. No package parasitics are included.

Table 9. **Open Drain Signal Group DC Specifications** 

Symbol	Parameter	Min	Тур	Max	Unit	Notes <sup>1</sup>
V <sub>OH</sub>	Output High Voltage	V <sub>CCP</sub> -5%	V <sub>CCP</sub>	V <sub>CCP</sub> +5%	V	3
V <sub>OL</sub>	Output Low Voltage	0	_	0.20	V	
I <sub>OL</sub>	Output Low Current	16	_	50	mA	2
I <sub>LO</sub>	Output Leakage Current	_	_	±200	μΑ	4
Cpad	Pad Capacitance	1.80	2.30	2.75	pF	5

### NOTES:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies. 1.
- 2. Measured at 0.2 V.
- V<sub>OH</sub> is determined by value of the external pull-up resistor to V<sub>CCP</sub>. 3.
- For Vin between 0 V and V<sub>OH</sub>. 4.
- 5. Cpad includes die capacitance only. No package parasitics are included.

§



# 4 Package Mechanical Specifications and Pin Information

# 4.1 Package Mechanical Specifications

The processor is available in 478-pin Micro-FCPGA packages. The package mechanical dimensions are shown in Figure 9 through Figure 13.

The mechanical package pressure specifications are in a direction normal to the surface of the processor. This protects the processor die from fracture risk due to uneven die pressure distribution under tilt, stack-up tolerances and other similar conditions. These specifications assume that a mechanical attach is designed specifically to load one type of processor.

Moreover, the processor package substrate should not be used as a mechanical reference or load-bearing surface for the thermal or mechanical solution.



Figure 4. 1-MB die Micro-FCPGA Processor Package Drawing (Sheet 1 of 2)







Figure 5. 1-MB Die Micro-FCPGA Processor Package Drawing (Sheet 2 of 2)





# **Processor Pinout and Pin List**

Figure 6 and Figure 7 show the processor pinout as viewed from the top of the package. Table 10 provides the pin list, arranged numerically by pin number. For signal descriptions, refer to Section 4.3.

Figure 6. Processor Pinout (Top Package View, Left Side)

	1	2	3	4	5	6	7	8	9	10	11	12	13	
$A^1$		VSS	SMI#	VSS	FERR#	A20M#	VCC	VSS	VCC	VCC	VSS	VCC	VCC	Α
B <sup>1</sup>		RSVD	INIT#	LINT1	DPSLP#	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VSS	В
С	RESET#	VSS	TEST7	IGNNE #	VSS	LINTO	THERM TRIP#	VSS	VCC	VCC	VSS	VCC	VCC	С
D	VSS	RSVD	RSVD	VSS	STPCLK #	PWRGO OD	SLP#	VSS	VCC	VCC	VSS	VCC	VSS	D
E	DBSY#	BNR#	VSS	HITM#	DPRSTP #	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VCC	Ε
F	BR0#	VSS	RS[0]#	RS[1]#	VSS	RSVD	VCC	VSS	VCC	VCC	VSS	VCC	VSS	F
G	VSS	TRDY#	RS[2]#	VSS	BPRI#	HIT#								G
Н	ADS#	REQ[1] #	VSS	LOCK#	DEFER#	VSS								н
J	A[9]#	VSS	REQ[3] #	A[3]#	VSS	VCCP								J
K	VSS	REQ[2] #	REQ[0] #	VSS	A[6]#	VCCP								К
L	REQ[4]#	A[13]#	VSS	A[5]#	A[4]#	VSS								L
M	ADSTB[0]	VSS	A[7]#	RSVD	VSS	VCCP								М
N	VSS	A[8]#	A[10]#	VSS	RSVD	VCCP								N
Р	A[15]#	A[12]#	VSS	A[14]#	A[11]#	VSS								Р
R	A[16]#	VSS	A[19]#	A[24]#	VSS	VCCP								R
Т	VSS	RSVD	A[26]#	VSS	A[25]#	VCCP								т
U	A[23]#	A[30]#	VSS	A[21]#	A[18]#	VSS								U
V	ADSTB[1] #	VSS	RSVD	A[31]#	VSS	VCCP								v
W	VSS	A[27]#	A[32]#	VSS	A[28]#	A[20]#								w
Υ	COMP[3]	A[17]#	VSS	A[29]#	A[22]#	VSS								Υ
AA	COMP[2]	VSS	A[35]#	A[33]#	VSS	TDI	VCC	VSS	VCC	VCC	VSS	VCC	VCC	A
AB	VSS	A[34]#	TDO	VSS	TMS	TRST#	VCC	VSS	VCC	VCC	VSS	VCC	VSS	A B
AC	PREQ#	PRDY#	VSS	BPM[3] #	TCK	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VCC	A C
AD	BPM[2]#	VSS	BPM[1] #	BPM[0] #	VSS	VID[0]	VCC	VSS	VCC	VCC	VSS	VCC	VSS	A D
AE	VSS	VID[6]	VID[4]	VSS	VID[2]	PSI#	VSS SENSE	VSS	VCC	VCC	VSS	VCC	VCC	A E
AF	TEST5	VSS	VID[5]	VID[3]	VID[1]	VSS	VCC SENSE	VSS	VCC	VCC	VSS	VCC	VSS	A F
	1	2	3	4	5	6	7	8	9	10	11	12	13	-

### NOTES:

- Keying option for Micro-FCPGA, A1 and B1 are de-populated. Keying option for Micro-FCBGA, A1 is de-populated and B1 is VSS.



Figure 7. Processor Pinout (Top Package View, Right Side)

	14	15	16	17	18	19	20	21	22	23	24	25	26	
Α	VSS	VCC	VSS	VCC	VCC	VSS	VCC	BCLK[1]	BCLK[0]	VSS	THRMDA	VSS	TEST6	Α
В	VCC	VCC	VSS	VCC	VCC	VSS	VCC	VSS	BSEL[0]	BSEL[1]	VSS	THRMDC	VCCA	В
С	VSS	VCC	VSS	VCC	VCC	VSS	DBR#	BSEL[2]	VSS	TEST1	TEST3	VSS	VCCA	С
D	VCC	VCC	VSS	VCC	VCC	VSS	IERR#	PROCHOT #	RSVD	VSS	DPWR#	TEST2	VSS	D
E	VSS	VCC	VSS	VCC	VCC	VSS	VCC	VSS	D[0]#	D[7]#	VSS	D[6]#	D[2]#	E
F	VCC	VCC	VSS	VCC	VCC	VSS	VCC	DRDY#	VSS	D[4]#	D[1]#	VSS	D[13]#	F
G								VCCP	D[3]#	VSS	D[9]#	D[5]#	VSS	G
н								VSS	D[12]#	D[15]#	VSS	DINV[0]#	DSTBP[ 0]#	Н
J								VCCP	VSS	D[11]#	D[10]#	VSS	DSTBN[ 0]#	J
K								VCCP	D[14]#	VSS	D[8]#	D[17]#	VSS	K
L								VSS	D[22]#	D[20]#	VSS	D[29]#	DSTBN[ 1]#	L
М								VCCP	VSS	D[23]#	D[21]#	VSS	DSTBP[ 1]#	М
N								VCCP	D[16]#	VSS	DINV[1]#	D[31]#	VSS	N
P								VSS	D[26]#	D[25]#	VSS	D[24]#	D[18]#	Р
R								VCCP	VSS	D[19]#	D[28]#	VSS	COMP[0 ]	R
т								VCCP	D[37]#	VSS	D[27]#	D[30]#	VSS	т
U								VSS	DINV[2]#	D[39]#	VSS	D[38]#	COMP[1	U
v								VCCP	VSS	D[36]#	D[34]#	VSS	D[35]#	v
w								VCCP	D[41]#	VSS	D[43]#	D[44]#	VSS	w
Υ								VSS	D[32]#	D[42]#	VSS	D[40]#	DSTBN[ 2]#	Υ
AA	VSS	VCC	VSS	VCC	VCC	VSS	VCC	D[50]#	VSS	D[45]#	D[46]#	VSS	DSTBP[ 2]#	A
АВ	VCC	VCC	VSS	VCC	VCC	VSS	VCC	D[52]#	D[51]#	VSS	D[33]#	D[47]#	VSS	A B
AC	VSS	VCC	VSS	vcc	VCC	VSS	DINV[3 ]#	VSS	D[60]#	D[63]#	VSS	D[57]#	D[53]#	A C
A D	VCC	VCC	VSS	VCC	VCC	VSS	D[54]#	D[59]#	VSS	D[61]#	D[49]#	VSS	GTLREF	A D
AE	VSS	VCC	VSS	VCC	VCC	VSS	VCC	D[58]#	D[55]#	VSS	D[48]#	DSTBN[3] #	VSS	A E
AF	VCC	VCC	VSS	VCC	VCC	VSS	VCC	VSS	D[62]#	D[56]#	DSTBP[3] #	VSS	TEST4	A F
	14	15	16	17	18	19	20	21	22	23	24	25	26	



Table 10. Pin Name Listing

Pin NamePin #Signal Buffer TypeDirectionA[3]#J4Source SynchInput/OutputA[4]#L5Source SynchInput/Output	ion
A[4]# J4 Synch Output  Source Input/ Synch Output	
A[4]# L5 Synch Output	
T T T T T T T T T T T T T T T T T T T	
A[5]# L4 Source Input/ Synch Output	
A[6]# K5 Source Input/ Synch Output	
A[7]# M3 Source Input/ Synch Output	
A[8]# N2 Source Input/ Synch Output	
A[9]# J1 Source Input/ Synch Output	
A[10]# N3 Source Input/ Synch Output	
A[11]# P5 Source Synch Output	
A[12]# P2 Source Input/ Synch Output	
A[13]# L2 Source Input/ Synch Output	
A[14]# P4 Source Input/ Synch Output	
A[15]# P1 Source Input/ Synch Output	
A[16]# R1 Source Input/ Synch Output	
A[17]# Y2 Source Input/ Synch Output	
A[18]# U5 Source Input/ Synch Output	
A[19]# R3 Source Input/ Synch Output	
A[20]# W6 Source Synch Output	
A[21]# U4 Source Input/ Synch Output	
A[22]# Y5 Source Input/ Synch Output	
A[23]# U1 Source Input/ Synch Output	



Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
A[24]#	R4	Source Synch	Input/ Output
A[25]#	T5	Source Synch	Input/ Output
A[26]#	Т3	Source Synch	Input/ Output
A[27]#	W2	Source Synch	Input/ Output
A[28]#	W5	Source Synch	Input/ Output
A[29]#	Y4	Source Synch	Input/ Output
A[30]#	U2	Source Synch	Input/ Output
A[31]#	V4	Source Synch	Input/ Output
A[32]#	W3	Source Synch	Input/ Output
A[33]#	AA4	Source Synch	Input/ Output
A[34]#	AB2	Source Synch	Input/ Output
A[35]#	AA3	Source Synch	Input/ Output
A20M#	A6	CMOS	Input
ADS#	H1	Common Clock	Input/ Output
ADSTB[0]#	M1	Source Synch	Input/ Output
ADSTB[1]#	V1	Source Synch	Input/ Output
BCLK[0]	A22	Bus Clock	Input
BCLK[1]	A21	Bus Clock	Input
BNR#	E2	Common Clock	Input/ Output
BPM[0]#	AD4	Common Clock	Input/ Output
BPM[1]#	AD3	Common Clock	Output
BPM[2]#	AD1	Common Clock	Output
BPM[3]#	AC4	Common Clock	Input/ Output



Table 10. Pin Name Listing

r			
Pin Name	Pin #	Signal Buffer Type	Direction
BPRI#	G5	Common Clock	Input
BR0#	F1	Common Clock	Input/ Output
BSEL[0]	B22	CMOS	Output
BSEL[1]	B23	CMOS	Output
BSEL[2]	C21	CMOS	Output
COMP[0]	R26	Power/ Other	Input/ Output
COMP[1]	U26	Power/ Other	Input/ Output
COMP[2]	AA1	Power/ Other	Input/ Output
COMP[3]	Y1	Power/ Other	Input/ Output
D[0]#	E22	Source Synch	Input/ Output
D[1]#	F24	Source Synch	Input/ Output
D[2]#	E26	Source Synch	Input/ Output
D[3]#	G22	Source Synch	Input/ Output
D[4]#	F23	Source Synch	Input/ Output
D[5]#	G25	Source Synch	Input/ Output
D[6]#	E25	Source Synch	Input/ Output
D[7]#	E23	Source Synch	Input/ Output
D[8]#	K24	Source Synch	Input/ Output
D[9]#	G24	Source Synch	Input/ Output
D[10]#	J24	Source Synch	Input/ Output
D[11]#	J23	Source Synch	Input/ Output
D[12]#	H22	Source Synch	Input/ Output
D[13]#	F26	Source Synch	Input/ Output



Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
D[14]#	K22	Source Synch	Input/ Output
D[15]#	H23	Source Synch	Input/ Output
D[16]#	N22	Source Synch	Input/ Output
D[17]#	K25	Source Synch	Input/ Output
D[18]#	P26	Source Synch	Input/ Output
D[19]#	R23	Source Synch	Input/ Output
D[20]#	L23	Source Synch	Input/ Output
D[21]#	M24	Source Synch	Input/ Output
D[22]#	L22	Source Synch	Input/ Output
D[23]#	M23	Source Synch	Input/ Output
D[24]#	P25	Source Synch	Input/ Output
D[25]#	P23	Source Synch	Input/ Output
D[26]#	P22	Source Synch	Input/ Output
D[27]#	T24	Source Synch	Input/ Output
D[28]#	R24	Source Synch	Input/ Output
D[29]#	L25	Source Synch	Input/ Output
D[30]#	T25	Source Synch	Input/ Output
D[31]#	N25	Source Synch	Input/ Output
D[32]#	Y22	Source Synch	Input/ Output
D[33]#	AB24	Source Synch	Input/ Output
D[34]#	V24	Source Synch	Input/ Output
D[35]#	V26	Source Synch	Input/ Output



Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
D[36]#	V23	Source Synch	Input/ Output
D[37]#	T22	Source Synch	Input/ Output
D[38]#	U25	Source Synch	Input/ Output
D[39]#	U23	Source Synch	Input/ Output
D[40]#	Y25	Source Synch	Input/ Output
D[41]#	W22	Source Synch	Input/ Output
D[42]#	Y23	Source Synch	Input/ Output
D[43]#	W24	Source Synch	Input/ Output
D[44]#	W25	Source Synch	Input/ Output
D[45]#	AA23	Source Synch	Input/ Output
D[46]#	AA24	Source Synch	Input/ Output
D[47]#	AB25	Source Synch	Input/ Output
D[48]#	AE24	Source Synch	Input/ Output
D[49]#	AD24	Source Synch	Input/ Output
D[50]#	AA21	Source Synch	Input/ Output
D[51]#	AB22	Source Synch	Input/ Output
D[52]#	AB21	Source Synch	Input/ Output
D[53]#	AC26	Source Synch	Input/ Output
D[54]#	AD20	Source Synch	Input/ Output
D[55]#	AE22	Source Synch	Input/ Output
D[56]#	AF23	Source Synch	Input/ Output
D[57]#	AC25	Source Synch	Input/ Output



Table 10. Pin Name Listing

**Signal** Pin Name Pin# **Buffer Direction Type** Source Input/ D[58]# AE21 Synch Output Source Input/ D[59]# AD21 Output Synch Source Input/ D[60]# AC22 Synch Output Source Input/ D[61]# AD23 Synch Output Source Input/ D[62]# AF22 Synch Output Source Input/ AC23 D[63]# Synch Output DBR# C20 **CMOS** Output Common Input/ DBSY# E1 Clock Output Common DEFER# Н5 Input Clock Source Input/ H25 DINV[0]# Synch Output Source Input/ DINV[1]# N24 Synch Output Source Input/ DINV[2]# U22 Output Synch Source Input/ DINV[3]# AC20 Synch Output DPRSTP# E5 CMOS Input DPSLP# **CMOS** Input B5 Common Input/ DPWR# D24 Clock Output Common Input/ DRDY# F21 Clock Output Source Input/ DSTBN[0]# J26 Synch Output Source Input/ DSTBN[1]# L26 Output Synch Source Input/ DSTBN[2]# Y26 Synch Output Source Input/ DSTBN[3]# AE25 Synch Output Source Input/ DSTBP[0]# H26 Synch Output Source Input/ DSTBP[1]# M26 Synch Output

Table 10. Pin Name Listing

			9
Pin Name	Pin #	Signal Buffer Type	Direction
DSTBP[2]#	AA26	Source Synch	Input/ Output
DSTBP[3]#	AF24	Source Synch	Input/ Output
FERR#	<b>A</b> 5	Open Drain	Output
GTLREF	AD26	Power/ Other	Input
HIT#	G6	Common Clock	Input/ Output
HITM#	E4	Common Clock	Input/ Output
IERR#	D20	Open Drain	Output
IGNNE#	C4	CMOS	Input
INIT#	В3	CMOS	Input
LINTO	С6	CMOS	Input
LINT1	B4	CMOS	Input
LOCK#	H4	Common Clock	Input/ Output
PRDY#	AC2	Common Clock	Output
PREQ#	AC1	Common Clock	Input
PROCHOT#	D21	Open Drain	Input/ Output
PSI#	AE6	CMOS	Output
PWRGOOD	D6	CMOS	Input
REQ[0]#	К3	Source Synch	Input/ Output
REQ[1]#	H2	Source Synch	Input/ Output
REQ[2]#	K2	Source Synch	Input/ Output
REQ[3]#	J3	Source Synch	Input/ Output
REQ[4]#	L1	Source Synch	Input/ Output
RESET#	C1	Common Clock	Input
RS[0]#	F3	Common Clock	Input



Table 10. Pin Name Listing

**Signal** Pin Name Pin# **Buffer Direction Type** Common RS[1]# F4 Input Clock Common RS[2]# Input Clock **RSVD** Reserved B2 **RSVD** D2 Reserved **RSVD** D3 Reserved **RSVD** D22 Reserved **RSVD** F6 Reserved **RSVD** M4 Reserved **RSVD** N5 Reserved **RSVD** T2 Reserved **RSVD** ٧3 Reserved SLP# D7 **CMOS** Input SMI# **CMOS** А3 Input STPCLK# D5 **CMOS** Input TCK AC5 CMOS Input **CMOS** TDI AA6 Input Open TDO AB3 Output Drain TEST1 C23 Test TEST2 D25 Test TEST3 C24 Test TEST4 AF26 Test TEST5 AF1 Test TEST6 A26 Test TEST7 C3 Test THERMTRIP Open C7 Output Drain Power/ **THRMDA** A24 Other Power/ **THRMDC** B25 Other **TMS** AB5 **CMOS** Input Common TRDY# G2 Input Clock AB6 TRST# **CMOS** Input Power/ VCC Α7 Other

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VCC	A9	Power/ Other	
VCC	A10	Power/ Other	
VCC	A12	Power/ Other	
VCC	A13	Power/ Other	
VCC	A15	Power/ Other	
VCC	A17	Power/ Other	
VCC	A18	Power/ Other	
VCC	A20	Power/ Other	
VCC	AA7	Power/ Other	
VCC	AA9	Power/ Other	
VCC	AA10	Power/ Other	
VCC	AA12	Power/ Other	
VCC	AA13	Power/ Other	
VCC	AA15	Power/ Other	
VCC	AA17	Power/ Other	
VCC	AA18	Power/ Other	
VCC	AA20	Power/ Other	
VCC	AB7	Power/ Other	
VCC	AB9	Power/ Other	
VCC	AB10	Power/ Other	
VCC	AB12	Power/ Other	
VCC	AB14	Power/ Other	



Table 10. Pin Name Listing

Signal Pin Name Pin# **Buffer Direction Type** Power/ VCC AB15 Other Power/ VCCAB17 Other Power/ VCC AB18 Other Power/ VCC AB20 Other Power/ VCC AC7 Other Power/ VCC AC9 Other Power/ VCC AC10 Other Power/ VCC AC12 Other Power/ VCC AC13 Other Power/ VCC AC15 Other Power/ VCC AC17 Other Power/ VCC AC18 Other Power/ VCC AD7 Other Power/ VCC AD9 Other Power/ VCC AD10 Other Power/ VCC AD12 Other Power/ VCC AD14 Other Power/ VCC AD15 Other Power/ AD17 VCC Other Power/ VCC AD18 Other Power/ VCC AE9 Other Power/ VCC AE10 Other

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VCC	AE12	Power/ Other	
VCC	AE13	Power/ Other	
VCC	AE15	Power/ Other	
VCC	AE17	Power/ Other	
VCC	AE18	Power/ Other	
VCC	AE20	Power/ Other	
VCC	AF9	Power/ Other	
VCC	AF10	Power/ Other	
VCC	AF12	Power/ Other	
VCC	AF14	Power/ Other	
VCC	AF15	Power/ Other	
VCC	AF17	Power/ Other	
VCC	AF18	Power/ Other	
VCC	AF20	Power/ Other	
VCC	В7	Power/ Other	
VCC	В9	Power/ Other	
VCC	B10	Power/ Other	
VCC	B12	Power/ Other	
VCC	B14	Power/ Other	
VCC	B15	Power/ Other	
VCC	B17	Power/ Other	
VCC	B18	Power/ Other	



Table 10. Pin Name Listing

**Signal** Pin # Pin Name **Buffer Direction** Type Power/ VCC B20 Other Power/ VCC C9 Other Power/ VCC C10 Other Power/ VCC C12 Other Power/ VCC C13 Other Power/ VCC C15 Other Power/ VCC C17 Other Power/ VCC C18 Other Power/ VCC D9 Other Power/ D10 VCC Other Power/ VCC D12 Other Power/ VCC D14 Other Power/ VCC D15 Other Power/ VCC D17 Other Power/ VCC D18 Other Power/ VCC E7 Other Power/ VCC E9 Other Power/ VCC E10 Other Power/ VCC E12 Other Power/ VCC E13 Other Power/ VCC E15 Other Power/ VCC E17 Other

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VCC	E18	Power/ Other	
VCC	E20	Power/ Other	
VCC	F7	Power/ Other	
VCC	F9	Power/ Other	
VCC	F10	Power/ Other	
VCC	F12	Power/ Other	
VCC	F14	Power/ Other	
VCC	F15	Power/ Other	
VCC	F17	Power/ Other	
VCC	F18	Power/ Other	
VCC	F20	Power/ Other	
VCCA	B26	Power/ Other	
VCCA	C26	Power/ Other	
VCCP	G21	Power/ Other	
VCCP	J6	Power/ Other	
VCCP	J21	Power/ Other	
VCCP	K6	Power/ Other	
VCCP	K21	Power/ Other	
VCCP	M6	Power/ Other	
VCCP	M21	Power/ Other	
VCCP	N6	Power/ Other	
VCCP	N21	Power/ Other	



Table 10. Pin Name Listing

Signal Pin Name Pin# **Buffer Direction Type** Power/ **VCCP** R6 Other Power/ VCCP R21 Other Power/ **VCCP** T6 Other Power/ VCCP T21 Other Power/ **VCCP** ۷6 Other Power/ VCCP V21 Other Power/ VCCP W21 Other Power/ **VCCSENSE** AF7 Other VID[0] AD6 **CMOS** Output VID[1] AF5 Output **CMOS** VID[2] AE5 CMOS Output VID[3] AF4 CMOS Output VID[4] AE3 CMOS Output VID[5] AF3 CMOS Output VID[6] AE2 **CMOS** Output Power/ VSS Α2 Other Power/ VSS Α4 Other Power/ VSS 8A Other Power/ **VSS** A11 Other Power/ VSS A14 Other Power/ **VSS** A16 Other Power/ VSS A19 Other Power/ **VSS** A23 Other Power/ VSS A25 Other

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VSS	AA2	Power/ Other	
VSS	AA5	Power/ Other	
VSS	AA8	Power/ other	
VSS	AA11	Power/ Other	
VSS	AA14	Power/ Other	
VSS	AA16	Power/ Other	
VSS	AA19	Power/ Other	
VSS	AA22	Power/ Other	
VSS	AA25	Power/ Other	
VSS	AB1	Power/ Other	
VSS	AB4	Power/ Other	
VSS	AB8	Power/ Other	
VSS	AB11	Power/ Other	
VSS	AB13	Power/ Other	
VSS	AB16	Power/ Other	
VSS	AB19	Power/ Other	
VSS	AB23	Power/ Other	
VSS	AB26	Power/ Other	
VSS	AC3	Power/ Other	
VSS	AC6	Power/ Other	
VSS	AC8	Power/ Other	
VSS	AC11	Power/ Other	



Table 10. **Pin Name Listing** 

**Signal** Pin # Pin Name **Buffer Direction** Type Power/ VSS AC14 Other Power/ VSS AC16 Other Power/ VSS AC19 Other Power/ VSS AC21 Other Power/ VSS AC24 Other Power/ VSS AD2 Other Power/ VSS AD5 Other Power/ VSS AD8 Other Power/ VSS AD11 Other Power/ AD13 VSS Other Power/ VSS AD16 Other Power/ VSS AD19 Other Power/ **VSS** AD22 Other Power/ VSS AD25 Other Power/ **VSS** AE1 Other Power/ VSS AE4 Other Power/ VSS AE8 Other Power/ VSS AE11 Other Power/ AE14 VSS Other Power/ VSS AE16 Other Power/ VSS AE19 Other Power/ VSS AE23 Other

Table 10. **Pin Name Listing** 

Pin Name	Pin #	Signal Buffer Type	Direction
VSS	AE26	Power/ Other	
VSS	AF2	Power/ Other	
VSS	AF6	Power/ Other	
VSS	AF8	Power/ Other	
VSS	AF11	Power/ Other	
VSS	AF13	Power/ Other	
VSS	AF16	Power/ Other	
VSS	AF19	Power/ Other	
VSS	AF21	Power/ Other	
VSS	AF25	Power/ Other	
VSS	В6	Power/ Other	
VSS	В8	Power/ Other	
VSS	B11	Power/ Other	
VSS	B13	Power/ Other	
VSS	B16	Power/ Other	
VSS	B19	Power/ Other	
VSS	B21	Power/ Other	
VSS	B24	Power/ Other	
VSS	C2	Power/ Other	
VSS	C5	Power/ Other	
VSS	C8	Power/ Other	
VSS	C11	Power/ Other	



Table 10. Pin Name Listing

Signal Pin Name Pin# **Buffer Direction Type** Power/ VSS C14 Other Power/ VSS C16 Other Power/ VSS C19 Other Power/ VSS C22 Other Power/ **VSS** C25 Other Power/ VSS D1 Other Power/ VSS D4 Other Power/ VSS D8 Other Power/ VSS D11 Other Power/ VSS D13 Other Power/ VSS D16 Other Power/ VSS D19 Other Power/ VSS D23 Other Power/ VSS D26 Other Power/ VSS E3 Other Power/ VSS E6 Other Power/ VSS E8 Other Power/ VSS E11 Other Power/ VSS E14 Other Power/ VSS E16 Other Power/ VSS E19 Other Power/ VSS E21 Other

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VSS	E24	Power/ Other	
VSS	F2	Power/ Other	
VSS	F5	Power/ Other	
VSS	F8	Power/ Other	
VSS	F11	Power/ Other	
VSS	F13	Power/ Other	
VSS	F16	Power/ Other	
VSS	F19	Power/ Other	
VSS	F22	Power/ Other	
VSS	F25	Power/ Other	
VSS	G1	Power/ Other	
VSS	G4	Power/ Other	
VSS	G23	Power/ Other	
VSS	G26	Power/ Other	
VSS	Н3	Power/ Other	
VSS	H6	Power/ Other	
VSS	H21	Power/ Other	
VSS	H24	Power/ Other	
VSS	J2	Power/ Other	
VSS	J5	Power/ Other	
VSS	J22	Power/ Other	
VSS	J25	Power/ Other	



Table 10. Pin Name Listing

Table 10.	PIII IV	iame Listi	ng
Pin Name	Pin #	Signal Buffer Type	Direction
VSS	K1	Power/ Other	
VSS	K4	Power/ Other	
VSS	K23	Power/ Other	
VSS	K26	Power/ Other	
VSS	L3	Power/ Other	
VSS	L6	Power/ Other	
VSS	L21	Power/ Other	
VSS	L24	Power/ Other	
VSS	M2	Power/ Other	
VSS	M5	Power/ Other	
VSS	M22	Power/ Other	
VSS	M25	Power/ Other	
VSS	N1	Power/ Other	
VSS	N4	Power/ Other	
VSS	N23	Power/ Other	
VSS	N26	Power/ Other	
VSS	P3	Power/ Other	
VSS	P6	Power/ Other	
VSS	P21	Power/ Other	
VSS	P24	Power/ Other	
VSS	R2	Power/ Other	
VSS	R5	Power/ Other	

Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VSS	R22	Power/ Other	
VSS	R25	Power/ Other	
VSS	T1	Power/ Other	
VSS	T4	Power/ Other	
VSS	T23	Power/ Other	
VSS	T26	Power/ Other	
VSS	U3	Power/ Other	
VSS	U6	Power/ Other	
VSS	U21	Power/ Other	
VSS	U24	Power/ Other	
VSS	V2	Power/ Other	
VSS	V5	Power/ Other	
VSS	V22	Power/ Other	
VSS	V25	Power/ Other	
VSS	W1	Power/ Other	
VSS	W4	Power/ Other	
VSS	W23	Power/ Other	
VSS	W26	Power/ Other	
VSS	Y3	Power/ Other	
VSS	Y6	Power/ Other	



Table 10. Pin Name Listing

Pin Name	Pin #	Signal Buffer Type	Direction
VSS	Y21	Power/ Other	
VSS	Y24	Power/ Other	
VSSSENSE	AE7	Power/ Other	Output

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer Type	Direction
A2	VSS	Power/Other	
А3	SMI#	CMOS	Input
A4	VSS	Power/Other	
<b>A</b> 5	FERR#	Open Drain	Output
A6	A20M#	CMOS	Input
A7	VCC	Power/Other	
A8	VSS	Power/Other	
A9	VCC	Power/Other	
A10	VCC	Power/Other	
A11	VSS	Power/Other	
A12	VCC	Power/Other	
A13	VCC	Power/Other	
A14	VSS	Power/Other	
A15	VCC	Power/Other	
A16	VSS	Power/Other	
A17	VCC	Power/Other	
A18	VCC	Power/Other	
A19	VSS	Power/Other	
A20	VCC	Power/Other	
A21	BCLK[1]	Bus Clock	Input
A22	BCLK[0]	Bus Clock	Input
A23	VSS	Power/Other	
A24	THRMDA	Power/Other	
A25	VSS	Power/Other	
A26	TEST6	Test	
AA1	COMP[2]	Power/Other	Input/ Output
AA2	VSS	Power/Other	
AA3	A[35]#	Source Synch	Input/ Output
AA4	A[33]#	Source Synch	Input/ Output
AA5	VSS	Power/Other	
AA6	TDI	CMOS	Input
AA7	VCC	Power/Other	
AA8	VSS	Power/other	
AA9	VCC	Power/Other	
AA10	VCC	Power/Other	
AA11	VSS	Power/Other	
AA12	VCC	Power/Other	



Table 11. Pin # Listing

Table 11. Pin # Listing

rable 11. Fill # Listing				
Pin #	Pin Name	Signal Buffer Type	Direction	
AA13	VCC	Power/Other		
AA14	VSS	Power/Other		
AA15	VCC	Power/Other		
AA16	VSS	Power/Other		
AA17	VCC	Power/Other		
AA18	VCC	Power/Other		
AA19	VSS	Power/Other		
AA20	VCC	Power/Other		
AA21	D[50]#	Source Synch	Input/ Output	
AA22	VSS	Power/Other		
AA23	D[45]#	Source Synch	Input/ Output	
AA24	D[46]#	Source Synch	Input/ Output	
AA25	VSS	Power/Other		
AA26	DSTBP[2] #	Source Synch	Input/ Output	
AB1	VSS	Power/Other		
AB2	A[34]#	Source Synch	Input/ Output	
AB3	TDO	Open Drain	Output	
AB4	VSS	Power/Other		
AB5	TMS	CMOS	Input	
AB6	TRST#	CMOS	Input	
AB7	VCC	Power/Other		
AB8	VSS	Power/Other		
AB9	VCC	Power/Other		
AB10	VCC	Power/Other		
AB11	VSS	Power/Other		
AB12	VCC	Power/Other		
AB13	VSS	Power/Other		
AB14	VCC	Power/Other		
AB15	VCC	Power/Other		
AB16	VSS	Power/Other		
AB17	VCC	Power/Other		
AB18	VCC	Power/Other		
AB19	VSS	Power/Other		
AB20	VCC	Power/Other		
AB21	D[52]#	Source Synch	Input/ Output	

Table 11. Pin # Listing				
Pin #	Pin Name	Signal Buffer Type	Direction	
AB22	D[51]#	Source Synch	Input/ Output	
AB23	VSS	Power/Other		
AB24	D[33]#	Source Synch	Input/ Output	
AB25	D[47]#	Source Synch	Input/ Output	
AB26	VSS	Power/Other		
AC1	PREQ#	Common Clock	Input	
AC2	PRDY#	Common Clock	Output	
AC3	VSS	Power/Other		
AC4	BPM[3]#	Common Clock	Input/ Output	
AC5	TCK	CMOS	Input	
AC6	VSS	Power/Other		
AC7	VCC	Power/Other		
AC8	VSS	Power/Other		
AC9	VCC	Power/Other		
AC10	VCC	Power/Other		
AC11	VSS	Power/Other		
AC12	VCC	Power/Other		
AC13	VCC	Power/Other		
AC14	VSS	Power/Other		
AC15	VCC	Power/Other		
AC16	VSS	Power/Other		
AC17	VCC	Power/Other		
AC18	VCC	Power/Other		
AC19	VSS	Power/Other		
AC20	DINV[3]#	Source Synch	Input/ Output	
AC21	VSS	Power/Other		
AC22	D[60]#	Source Synch	Input/ Output	
AC23	D[63]#	Source Synch	Input/ Output	
AC24	VSS	Power/Other		
AC25	D[57]#	Source Synch	Input/ Output	
AC26	D[53]#	Source Synch	Input/ Output	
AD1	BPM[2]#	Common Clock	Output	
AD2	VSS	Power/Other		



Table 11. Pin # Listing

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer	Direction
AD3	BPM[1]#	Type Common Clock	Output
AD3	BPIVI[1]#	Common Clock	Output
AD4	BPM[0]#	Common Clock	Input/ Output
AD5	VSS	Power/Other	
AD6	VID[0]	CMOS	Output
AD7	VCC	Power/Other	
AD8	VSS	Power/Other	
AD9	VCC	Power/Other	
AD10	VCC	Power/Other	
AD11	VSS	Power/Other	
AD12	VCC	Power/Other	
AD13	VSS	Power/Other	
AD14	VCC	Power/Other	
AD15	VCC	Power/Other	
AD16	VSS	Power/Other	
AD17	VCC	Power/Other	
AD18	VCC	Power/Other	
AD19	VSS	Power/Other	
AD20	D[54]#	Source Synch	Input/ Output
AD21	D[59]#	Source Synch	Input/ Output
AD22	VSS	Power/Other	
AD23	D[61]#	Source Synch	Input/ Output
AD24	D[49]#	Source Synch	Input/ Output
AD25	VSS	Power/Other	
AD26	GTLREF	Power/Other	Input
AE1	VSS	Power/Other	
AE2	VID[6]	CMOS	Output
AE3	VID[4]	CMOS	Output
AE4	VSS	Power/Other	
AE5	VID[2]	CMOS	Output
AE6	PSI#	CMOS	Output
AE7	VSSSENSE	Power/Other	Output
AE8	VSS	Power/Other	
AE9	VCC	Power/Other	
AE10	VCC	Power/Other	
AE11	VSS	Power/Other	
AE12	VCC	Power/Other	

Table		III # LISTING	1
Pin #	Pin Name	Signal Buffer Type	Direction
AE13	VCC	Power/Other	
AE14	VSS	Power/Other	
AE15	VCC	Power/Other	
AE16	VSS	Power/Other	
AE17	VCC	Power/Other	
AE18	VCC	Power/Other	
AE19	VSS	Power/Other	
AE20	VCC	Power/Other	
AE21	D[58]#	Source Synch	Input/ Output
AE22	D[55]#	Source Synch	Input/ Output
AE23	VSS	Power/Other	
AE24	D[48]#	Source Synch	Input/ Output
AE25	DSTBN[3] #	Source Synch	Input/ Output
AE26	VSS	Power/Other	
AF1	TEST5	Test	
AF2	VSS	Power/Other	
AF3	VID[5]	CMOS	Output
AF4	VID[3]	CMOS	Output
AF5	VID[1]	CMOS	Output
AF6	VSS	Power/Other	
AF7	VCCSENS E	Power/Other	
AF8	VSS	Power/Other	
AF9	VCC	Power/Other	
AF10	VCC	Power/Other	
AF11	VSS	Power/Other	
AF12	VCC	Power/Other	
AF13	VSS	Power/Other	
AF14	VCC	Power/Other	
AF15	VCC	Power/Other	
AF16	VSS	Power/Other	
AF17	VCC	Power/Other	
AF18	VCC	Power/Other	
AF19	VSS	Power/Other	
AF20	VCC	Power/Other	
AF21	VSS	Power/Other	
	-		



Table 11. Pin # Listing

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer Type	Direction
AF22	D[62]#	Source Synch	Input/
AFZZ	D[62]#	Source Syricii	Output
AF23	D[56]#	Source Synch	Input/ Output
AF24	DSTBP[3] #	Source Synch	Input/ Output
AF25	VSS	Power/Other	
AF26	TEST4	Test	
B2	RSVD	Reserved	
В3	INIT#	CMOS	Input
B4	LINT1	CMOS	Input
B5	DPSLP#	CMOS	Input
В6	VSS	Power/Other	
В7	VCC	Power/Other	
В8	VSS	Power/Other	
В9	VCC	Power/Other	
B10	VCC	Power/Other	
B11	VSS	Power/Other	
B12	VCC	Power/Other	
B13	VSS	Power/Other	
B14	VCC	Power/Other	
B15	VCC	Power/Other	
B16	VSS	Power/Other	
B17	VCC	Power/Other	
B18	VCC	Power/Other	
B19	VSS	Power/Other	
B20	VCC	Power/Other	
B21	VSS	Power/Other	
B22	BSEL[0]	CMOS	Output
B23	BSEL[1]	CMOS	Output
B24	VSS	Power/Other	
B25	THRMDC	Power/Other	
B26	VCCA	Power/Other	
C1	RESET#	Common Clock	Input
C2	VSS	Power/Other	<u> </u>
C3	TEST7	Test	
C4	IGNNE#	CMOS	Input
C5	VSS	Power/Other	<u>'</u>
C6	LINTO	CMOS	Input
C7	THERMTRI P#	Open Drain	Output

Pin #	Pin Name	Signal Buffer Type	Direction
C8	VSS	Power/Other	
С9	VCC	Power/Other	
C10	VCC	Power/Other	
C11	VSS	Power/Other	
C12	VCC	Power/Other	
C13	VCC	Power/Other	
C14	VSS	Power/Other	
C15	VCC	Power/Other	
C16	VSS	Power/Other	
C17	VCC	Power/Other	
C18	VCC	Power/Other	
C19	VSS	Power/Other	
C20	DBR#	CMOS	Output
C21	BSEL[2]	CMOS	Output
C22	VSS	Power/Other	
C23	TEST1	Test	
C24	TEST3	Test	
C25	VSS	Power/Other	
C26	VCCA	Power/Other	
D1	VSS	Power/Other	
D2	RSVD	Reserved	
D3	RSVD	Reserved	
D4	VSS	Power/Other	
D5	STPCLK#	CMOS	Input
D6	PWRGOOD	CMOS	Input
D7	SLP#	CMOS	Input
D8	VSS	Power/Other	
D9	VCC	Power/Other	
D10	VCC	Power/Other	
D11	VSS	Power/Other	
D12	VCC	Power/Other	
D13	VSS	Power/Other	
D14	VCC	Power/Other	
D15	VCC	Power/Other	
D16	VSS	Power/Other	
D17	VCC	Power/Other	
D18	VCC	Power/Other	
D19	VSS	Power/Other	
D20	IERR#	Open Drain	Output



Table 11. Pin # Listing

Table 11. Pin # Listing

	<u> </u>	iii # Listing	T 1
Pin #	Pin Name	Signal Buffer Type	Direction
D21	PROCHOT #	Open Drain	Input/ Output
D22	RSVD	Reserved	
D23	VSS	Power/Other	
D24	DPWR#	Common Clock	Input/ Output
D25	TEST2	Test	
D26	VSS	Power/Other	
E1	DBSY#	Common Clock	Input/ Output
E2	BNR#	Common Clock	Input/ Output
E3	VSS	Power/Other	
E4	HITM#	Common Clock	Input/ Output
E5	DPRSTP#	CMOS	Input
E6	VSS	Power/Other	
E7	VCC	Power/Other	
E8	VSS	Power/Other	
E9	VCC	Power/Other	
E10	VCC	Power/Other	
E11	VSS	Power/Other	
E12	VCC	Power/Other	
E13	VCC	Power/Other	
E14	VSS	Power/Other	
E15	VCC	Power/Other	
E16	VSS	Power/Other	
E17	VCC	Power/Other	
E18	VCC	Power/Other	
E19	VSS	Power/Other	
E20	VCC	Power/Other	
E21	VSS	Power/Other	
E22	D[0]#	Source Synch	Input/ Output
E23	D[7]#	Source Synch	Input/ Output
E24	VSS	Power/Other	
E25	D[6]#	Source Synch	Input/ Output
E26	D[2]#	Source Synch	Input/ Output
F1	BRO#	Common Clock	Input/ Output

Pin #	Pin Name	Signal Buffer Type	Direction
F2	VSS	Power/Other	
F3	RS[0]#	Common Clock	Input
F4	RS[1]#	Common Clock	Input
F5	VSS	Power/Other	
F6	RSVD	Reserved	
F7	VCC	Power/Other	
F8	VSS	Power/Other	
F9	VCC	Power/Other	
F10	VCC	Power/Other	
F11	VSS	Power/Other	
F12	VCC	Power/Other	
F13	VSS	Power/Other	
F14	VCC	Power/Other	
F15	VCC	Power/Other	
F16	VSS	Power/Other	
F17	VCC	Power/Other	
F18	VCC	Power/Other	
F19	VSS	Power/Other	
F20	VCC	VCC Power/Other	
F21	DRDY#	Common Clock	Input/ Output
F22	VSS	Power/Other	
F23	D[4]#	Source Synch	Input/ Output
F24	D[1]#	Source Synch	Input/ Output
F25	VSS	Power/Other	
F26	D[13]#	Source Synch	Input/ Output
G1	VSS	Power/Other	
G2	TRDY#	Common Clock	Input
G3	RS[2]#	Common Clock	Input
G4	VSS	Power/Other	
G5	BPRI#	Common Clock	Input
G6	HIT#	Common Clock	Input/ Output
G21	VCCP	Power/Other	
G22	D[3]#	Source Synch	Input/ Output
G23	VSS	Power/Other	
G24	D[9]#	Source Synch	Input/ Output



Table 11. Pin # Listing

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer Type	Direction
G25	D[5]#	Source Synch	Input/ Output
G26	VSS	Power/Other	
H1	ADS#	Common Clock	Input/ Output
H2	REQ[1]#	Source Synch	Input/ Output
Н3	VSS	Power/Other	
H4	LOCK#	Common Clock	Input/ Output
H5	DEFER#	Common Clock	Input
H6	VSS	Power/Other	
H21	VSS	Power/Other	
H22	D[12]#	Source Synch	Input/ Output
H23	D[15]#	Source Synch	Input/ Output
H24	VSS	Power/Other	
H25	DINV[0]#	Source Synch	Input/ Output
H26	DSTBP[0] #	Source Synch	Input/ Output
J1	A[9]#	Source Synch	Input/ Output
J2	VSS	Power/Other	
J3	REQ[3]#	Source Synch	Input/ Output
J4	A[3]#	Source Synch	Input/ Output
J5	VSS	Power/Other	
J6	VCCP	Power/Other	
J21	VCCP	Power/Other	
J22	VSS	Power/Other	
J23	D[11]#	Source Synch	Input/ Output
J24	D[10]#	Source Synch	Input/ Output
J25	VSS	Power/Other	
J26	DSTBN[0] #	Source Synch	Input/ Output
K1	VSS	Power/Other	
K2	REQ[2]#	Source Synch	Input/ Output

rabie	e I I. Pi	in # Listing	
Pin #	Pin Name	Signal Buffer Type	Direction
K3	REQ[0]#	Source Synch	Input/ Output
K4	VSS	Power/Other	
K5	A[6]#	Source Synch	Input/ Output
K6	VCCP	Power/Other	
K21	VCCP	Power/Other	
K22	D[14]#	Source Synch	Input/ Output
K23	VSS	Power/Other	
K24	D[8]#	Source Synch	Input/ Output
K25	D[17]#	Source Synch	Input/ Output
K26	VSS	Power/Other	
L1	REQ[4]#	Source Synch	Input/ Output
L2	A[13]#	Source Synch	Input/ Output
L3	VSS	Power/Other	
L4	A[5]#	Source Synch	Input/ Output
L5	A[4]#	Source Synch	Input/ Output
L6	VSS	Power/Other	
L21	VSS	Power/Other	
L22	D[22]#	Source Synch	Input/ Output
L23	D[20]#	Source Synch	Input/ Output
L24	VSS	Power/Other	
L25	D[29]#	Source Synch	Input/ Output
L26	DSTBN[1] #	Source Synch	Input/ Output
M1	ADSTB[0] #	Source Synch	Input/ Output
M2	VSS	Power/Other	
М3	A[7]#	Source Synch	Input/ Output
M4	RSVD	Reserved	
M5	VSS	Power/Other	
M6	VCCP	Power/Other	
M21	VCCP	Power/Other	



Table 11. Pin # Listing

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer Type	Direction
M22	VSS	Power/Other	
M23	D[23]#	Source Synch	Input/ Output
M24	D[21]#	Source Synch	Input/ Output
M25	VSS	Power/Other	
M26	DSTBP[1] #	Source Synch	Input/ Output
N1	VSS	Power/Other	
N2	A[8]#	Source Synch	Input/ Output
N3	A[10]#	Source Synch	Input/ Output
N4	VSS	Power/Other	
N5	RSVD	Reserved	
N6	VCCP	Power/Other	
N21	VCCP	Power/Other	
N22	D[16]#	Source Synch	Input/ Output
N23	VSS	Power/Other	
N24	DINV[1]#	Source Synch	Input/ Output
N25	D[31]#	Source Synch	Input/ Output
N26	VSS	Power/Other	
P1	A[15]#	Source Synch	Input/ Output
P2	A[12]#	Source Synch	Input/ Output
Р3	VSS	Power/Other	
P4	A[14]#	Source Synch	Input/ Output
P5	A[11]#	Source Synch	Input/ Output
P6	VSS	Power/Other	
P21	VSS	Power/Other	
P22	D[26]#	Source Synch	Input/ Output
P23	D[25]#	Source Synch	Input/ Output
P24	VSS	Power/Other	
P25	D[24]#	Source Synch	Input/ Output

		III # LISTING	
Pin #	Pin Name	Signal Buffer Type	Direction
P26	D[18]#	Source Synch	Input/ Output
R1	A[16]#	Source Synch	Input/ Output
R2	VSS	Power/Other	
R3	A[19]#	Source Synch	Input/ Output
R4	A[24]#	Source Synch	Input/ Output
R5	VSS	Power/Other	
R6	VCCP	Power/Other	
R21	VCCP	Power/Other	
R22	VSS	Power/Other	
R23	D[19]#	Source Synch	Input/ Output
R24	D[28]#	Source Synch	Input/ Output
R25	VSS	Power/Other	
R26	COMP[0]	Power/Other	Input/ Output
T1	VSS	Power/Other	
T2	RSVD	Reserved	
Т3	A[26]#	Source Synch	Input/ Output
T4	VSS	Power/Other	
T5	A[25]#	Source Synch	Input/ Output
T6	VCCP	Power/Other	
T21	VCCP	Power/Other	
T22	D[37]#	Source Synch	Input/ Output
T23	VSS	Power/Other	
T24	D[27]#	Source Synch	Input/ Output
T25	D[30]#	Source Synch	Input/ Output
T26	VSS	Power/Other	
U1	A[23]#	Source Synch	Input/ Output
U2	A[30]#	Source Synch	Input/ Output
U3	VSS	Power/Other	
U4	A[21]#	Source Synch	Input/ Output



Table 11. Pin # Listing

Signal Buffer Pin # Pin Name Direction **Type** Input/ U5 A[18]# Source Synch Output U6 VSS Power/Other U21 VSS Power/Other Input/ U22 DINV[2]# Source Synch Output Input/ U23 D[39]# Source Synch Output U24 VSS Power/Other Input/ U25 D[38]# Source Synch Output Input/ U26 COMP[1] Power/Other Output ADSTB[1] Input/ V1 Source Synch Output VSS V2 Power/Other RSVD V3 Reserved Input/ ۷4 A[31]# Source Synch Output V5 VSS Power/Other ۷6 **VCCP** Power/Other **VCCP** Power/Other V21 V22 VSS Power/Other Input/ V23 D[36]# Source Synch Output Input/ V24 D[34]# Source Synch Output V25 VSS Power/Other Input/ V26 D[35]# Source Synch Output W1 **VSS** Power/Other Input/ W2 A[27]# Source Synch Output Input/ W3 A[32]# Source Synch Output VSS W4 Power/Other Input/ W5 A[28]# Source Synch Output Input/ W6 A[20]# Source Synch Output W21 **VCCP** Power/Other Input/ W22 D[41]# Source Synch Output W23 VSS Power/Other

Table 11. Pin # Listing

Pin #	Pin Name	Signal Buffer Type	Direction
W24	D[43]#	Source Synch	Input/ Output
W25	D[44]#	Source Synch	Input/ Output
W26	VSS	Power/Other	
Y1	COMP[3]	Power/Other	Input/ Output
Y2	A[17]#	Source Synch	Input/ Output
Y3	VSS	Power/Other	
Y4	A[29]#	Source Synch	Input/ Output
Y5	A[22]#	Source Synch	Input/ Output
Y6	VSS	Power/Other	
Y21	VSS	Power/Other	
Y22	D[32]#	Source Synch	Input/ Output
Y23	D[42]#	Source Synch	Input/ Output
Y24	VSS	Power/Other	
Y25	D[40]#	Source Synch	Input/ Output
Y26	DSTBN[2] #	Source Synch	Input/ Output



## 4.3 Alphabetical Signals Reference

Table 12. Signal Description (Sheet 1 of 8)

Name	Туре		Descr	ription	
A[35:3]#	Input/ Output	A[35:3]# (Address) define a 2 <sup>36</sup> -byte physical memory address space. In sub-phase 1 of the address phase, these pins transmit the address of a transaction. In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of both agents on the processor FSB. A[35:3]# are source-synchronous signals and are latched into the receiving buffers by ADSTB[1:0]#. Address signals are used as straps, which are sampled before RESET# is deasserted.			
A20M#	Input	If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit 20 (A20#) before looking up a line in any internal cache and before driving a read/write transaction on the bus. Asserting A20M# emulates the 8086 processor's address wrap-around at the 1-MB boundary. Assertion of A20M# is only supported in real mode.  A20M# is an asynchronous signal. However, to ensure recognition of this signal following an input/output write instruction, it must be valid along with the TRDY# assertion of the corresponding input/output Write bus transaction.			
ADS#	Input/ Output	ADS# (Address Strobe) is asserted to indicate the validity of the transaction address on the A[35:3]# and REQ[4:0]# pins. All bus agents observe the ADS# activation to begin parity checking, protocol checking, address decode, internal snoop, or deferred reply ID match operations associated with the new transaction.			
		Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising and falling edges. Strobes are associated with signals as shown below.			
ADSTB[1:0]#	Input/ Output		Signals	Associated Strobe	
			REQ[4:0]#, A[16:3]#	ADSTB[0]#	
			A[35:17]#	ADSTB[1]#	
BCLK[1:0]	Input	The differential pair BCLK (Bus Clock) determines the FSB frequency. All FSB agents must receive these signals to drive their outputs and latch their inputs.  All external timing parameters are specified with respect to the rising edge of BCLKO crossing V <sub>CROSS</sub> .			
BNR#	Input/ Output	BNR# (Block Next Request) is used to assert a bus stall by any bus agent who is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.			
BPM[2:1]# BPM[3,0]#	Output Input/ Output	BPM[3:0]# (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance. BPM[3:0]# should connect the appropriate pins of all processor FSB agents. This includes debug or performance monitoring tools.			



Table 12. Signal Description (Sheet 2 of 8)

Name	Туре	Description				
BPRI#	Input	BPRI# (Bus Priority Request) is used to arbitrate for ownership of the FSB. It must connect the appropriate pins of both FSB agents. Observing BPRI# active (as asserted by the priority agent) causes the other agent to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BPRI# asserted until all of its requests are completed, then releases the bus by deasserting BPRI#.				n FSB agents. agent) causes such requests agent keeps
BRO#	Input/ Output	BR0# is used by the processor to request the bus. The arbitration is done between the processor (Symmetric Agent) and GMCH (High Priority Agent).				
BSEL[2:0]	Output	freque and the freque	ency. Table 3 de ne frequency as ency is determir	t) are used to sel- fines the possible sociated with each led by the process s must operate at	combinations combination sor, chipset an	of the signals The required d clock
COMP[3:0]	Analog		[3:0] must be t ion (1% toleran	erminated on the ce) resistors.	system board	using
	lanut/	D[63:0]# (Data) are the data signals. These signals provided-bit data path between the FSB agents, and must conneappropriate pins on both agents. The data driver asserts Dindicate a valid data transfer.  D[63:0]# are quad-pumped signals and will thus be driver times in a common clock period. D[63:0]# are latched off falling edge of both DSTBP[3:0]# and DSTBN[3:0]#. Each 16 data signals correspond to a pair of one DSTBP# and DSTBN#. The following table shows the grouping of data s data strobes and DINV#.  Quad-Pumped Signal Groups				connect the erts DRDY# to driven four ed off the Each group of and one
D[63:0]#	Input/ Output		Data Group	DSTBN#/ DSTBP#	DINV#	
			D[15:0]#	0	0	
			D[31:16]#	1	1	
			D[47:32]#	2	2	
			D[63:48]#	3	3	
		signal signal	s. Each group o . When the DIN	IV# pins determin f 16 data signals V# signal is active therefore sample	corresponds to e, the corresp	one DINV#
DBR#	Output	DBR# (Data Bus Reset) is used only in processor systems where no debug port is implemented on the system board. DBR# is used by a debug port interposer so that an in-target probe can drive system reset. If a debug port is implemented in the system, DBR# is a no connect in the system. DBR# is not a processor signal.				
DBSY#	Input/ Output	DBSY# (Data Bus Busy) is asserted by the agent responsible for driving data on the FSB to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This signal must connect the appropriate pins on both FSB agents.				



Table 12. Signal Description (Sheet 3 of 8)

DEFER# is asserted by an agent to indicate that a transaction cannot be ensured in-order completion. Assertion of DEFER# is normally the responsibility of the addressed memory or input/output agent. This signal must connect the appropriate pins of both FSB agents.  DINV[3:0]# (Data Bus Inversion) are source synchronous and indicate the polarity of the D[63:0]# signals. The DINV[3:0]# signals are activated when the data on the data bus is inverted. The bus agent will invert the data bus signals if more than half the bits, within the covered group, would change level in the next cycle.  DINV[3:0]# Assignament To Data Bus  Bus Signal Data Bus Signals  DINV[3]# D[63:48]#  DINV[3]# D[15:0]#  DINV[1]# D[11:0]#  DINV[0]# D[15:0]#  DPRSTP# DINV[0]# D[15:0]#  DPRSTP# DINV[0]# D[15:0]#  DPRSTP# when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.  DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, indicating valid data on the data bus. In a multi-common clock dat	Name	Туре	Description			
DINV[3:0]#   Input/ Output   Input   DPSLP#   Input   DPWR#   Input   DRDY#   Input   DRDY#   Input   DRDY#   DRDY#   Input   DRDY#   DRDY#   Input   DRDY#   Input   DRDY#   Input   DRDY#   Input   DRDY#   DRDY#   Input   DRDY#   DRDY#   Input   DRDY#   DRDY#   Input	DEFER#	Input	cannot be ensured in-ord normally the responsibilit output agent. This signal	ler completion. Assertion of ty of the addressed memor	f DEFER# is ry or input/	
DINV[3:0]#   Input/Output   Bus Signal   Data Bus Signals   DINV[3]#   D[63:48]#   DINV[2]#   D[47:32]#   DINV[1]#   D[31:16]#   DINV[0]#   D[15:0]#      DPRSTP#   Input   DPRSTP#, when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.    DPSLP#   DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.    DPWR#   DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.    DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.    Data strobe used to latch in D[63:0]#.   Signals   Associated Strobe   D[15:0]#, DINV[0]#   DSTBN[0]#   D[31:16]#, DINV[1]#   DSTBN[1]#			indicate the polarity of the signals are activated whe bus agent will invert the within the covered group	ne D[63:0]# signals. The Dent of the data on the data bus data bus data bus signals if more the provided change level in the	INV[3:0]# is inverted. The an half the bits,	
DINV[3:0]# Output    DINV[3]#   D[63:48]#     DINV[0]#   D[15:0]#     DINV[0]#   D[15:0]#     DPRSTP#   DPRSTP#, when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.    DPSLP#   DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.    DPWR#   DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.    DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.    Data strobe used to latch in D[63:0]#.    Signals		Input/		1		
DINV[2]# D[47:32]# DINV[1]# D[31:16]# DINV[0]# D[15:0]#  DPRSTP#, when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.  DPSLP# Unput DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# Input/ Output DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals Associated Strobe D[15:0]#, DINV[0]# DSTBN[0]# D[31:16]#, DINV[1]# DSTBN[1]#	DINV[3:0]#		Bus Signal	Data Bus Signals		
DINV[1]# D[31:16]# DINV[0]# D[15:0]#  DPRSTP#, when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.  DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# Input/ Output DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals Associated Strobe D[15:0]#, DINV[0]# DSTBN[0]# D[31:16]#, DINV[1]# DSTBN[1]#			DINV[3]#	D[63:48]#		
DPRSTP# Input DPSLP# when asserted on the platform, causes the processor to transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.  DPSLP# DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  DSTBN[3:0]# Input/ Output Data Strobe  D[15:0]#, DINV[0]# DSTBN[0]#  D[31:16]#, DINV[1]# DSTBN[1]#			DINV[2]#			
DPRSTP# Input Inpu						
transition from the Deep Sleep State to the Deeper Sleep state or Deep Power Down Technology (C6) state. To return to the Deep Sleep State, DPRSTP# must be deasserted. DPRSTP# is driven by the ICH9M.  DPSLP#  Input  DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals Associated Strobe  D[15:0]#, DINV[0]# DSTBN[0]#  D[31:16]#, DINV[1]# DSTBN[1]#			DINV[0]#	D[15:0]#		
DPSLP#  Input transition from the Sleep State to the Deep Sleep state. To return to the Sleep State, DPSLP# must be deasserted. DPSLP# is driven by the ICH9M.  DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals Associated Strobe  D[15:0]#, DINV[0]# DSTBN[0]#  D[31:16]#, DINV[1]# DSTBN[1]#	DPRSTP#	Input	Deep Power Down Technol Sleep State, DPRSTP# m the ICH9M.	ology (C6) state. To return ust be deasserted. DPRSTI	to the Deep P# is driven by	
the ICH9M.  DPWR# is a control signal used by the chipset to reduce power on the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals Associated Strobe  D[15:0]#, DINV[0]# DSTBN[0]#  D[31:16]#, DINV[1]# DSTBN[1]#	DPSLP#	Input	DPSLP# when asserted on the platform causes the processor to transition from the Sleep State to the Deep Sleep state. To return to			
DPWR#  Output  the processor data bus input buffers. The processor drives this pin during dynamic FSB frequency switching.  DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals  Associated Strobe  D[15:0]#, DINV[0]#  DSTBN[0]#  D[31:16]#, DINV[1]#  DSTBN[1]#						
DRDY#  Input/ Output  transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both FSB agents.  Data strobe used to latch in D[63:0]#.  Signals  Associated Strobe  D[15:0]#, DINV[0]#  D[31:16]#, DINV[1]#  DSTBN[1]#	DPWR#		the processor data bus input buffers. The processor drives this pin			
DSTBN[3:0]#   Input/Output   Signals   Associated Strobe   D[15:0]#, DINV[0]#   DSTBN[0]#   D[31:16]#, DINV[1]#   DSTBN[1]#	DRDY#		transfer, indicating valid data on the data bus. In a multi-common clock data transfer, DRDY# may be deasserted to insert idle clocks.			
DSTBN[3:0]# Input/ Output D[15:0]#, DINV[0]# DSTBN[0]# D[31:16]#, DINV[1]# DSTBN[1]#			Data strobe used to latch	n in D[63:0]#.		
Output   Output   Output   D[31:16]#, DINV[1]#   DSTBN[1]#			Signals	Associated Strobe		
D[31:16]#, DINV[1]# DSTBN[1]#			D[15:0]#, DINV[0]#	DSTBN[0]#		
D[47:32]# DINV[2]# DSTRN[2]#		Output	D[31:16]#, DINV[1]#	DSTBN[1]#		
			D[47:32]#, DINV[2]#	DSTBN[2]#		
D[63:48]#, DINV[3]# DSTBN[3]#			D[63:48]#, DINV[3]#	DSTBN[3]#		



Table 12. Signal Description (Sheet 4 of 8)

Name	Туре	Des	scription
		Data strobe used to latch in D[	63:0]#.
		Signals	Associated Strobe
DSTBP[3:0]#	Input/	D[15:0]#, DINV[0]#	DSTBP[0]#
2012. [0.0]"	Output	D[31:16]#, DINV[1]#	DSTBP[1]#
		D[47:32]#, DINV[2]#	DSTBP[2]#
		D[63:48]#, DINV[3]#	DSTBP[3]#
FERR#/PBE#	Output	multiplexed signal and its mear STPCLK# is not asserted, FERF when the processor detects an FERR# is similar to the ERROR coprocessor, and is included for Microsoft MS-DOS*-type floatin STPCLK# is asserted, an asserthe processor has a pending brassertion of FERR#/PBE# indic returned to the Normal state. Vindicating a break event, it will deasserted. Assertion of PREOGRAMS and FERR# break event. For additional information on the including identification of supposinformation, refer to Volumes 3 Architectures Software Develop	# signal on the Intel® 387 r compatibility with systems using ng-point error reporting. When tion of FERR#/PBE# indicates that reak event waiting for service. The ates that the processor should be When FERR#/PBE# is asserted, remain asserted until STPCLK# is # when STPCLK# is active will also ne pending break event functionality, ort of the feature and enable/disable that A and 3B of the Intel® 64 and IA-32
GTLREF	Input	GTLREF determines the signal r GTLREF should be set at 2/3 V receivers to determine if a sign	reference level for AGTL+ input pins. CCP. GTLREF is used by the AGTL+ nal is a logical 0 or logical 1.
HIT# HITM#	Input/ Output Input/ Output	snoop operation results. Either	(Hit Modified) convey transaction FSB agent may assert both HIT# e that it requires a snoop stall that g HIT# and HITM# together.
IERR#	Output	IERR# (Internal Error) is asser an internal error. Assertion of I SHUTDOWN transaction on the be converted to an external err	ted by the processor as the result of ERR# is usually accompanied by a FSB. This transaction may optionally or signal (e.g., NMI) by system core ERR# asserted until the assertion of
IGNNE#	Input	to ignore a numeric error and of floating-point instructions. If IC generates an exception on a not a previous floating-point instruno effect when the NE bit in co IGNNE# is an asynchronous sign of this signal following an input	r) is asserted to force the processor continue to execute non-control GNNE# is deasserted, the processor on-control floating-point instruction if action caused an error. IGNNE# has introl register 0 (CR0) is set. Ignal. However, to ensure recognition all four the force of the corresponding input/



Table 12. Signal Description (Sheet 5 of 8)

Name	Туре	Description
INIT#	Input	INIT# (Initialization), when asserted, resets integer registers inside the processor without affecting its internal caches or floating-point registers. The processor then begins execution at the power-on Reset vector configured during power-on configuration. The processor continues to handle snoop requests during INIT# assertion. INIT# is an asynchronous signal. However, to ensure recognition of this signal following an input/output write instruction, it must be valid along with the TRDY# assertion of the corresponding input/output write bus transaction. INIT# must connect the appropriate pins of both FSB agents.  If INIT# is sampled active on the active-to-inactive transition of RESET#, then the processor executes its Built-in Self-Test (BIST)
LINT[1:0]	Input	LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins of all APIC Bus agents. When the APIC is disabled, the LINTO signal becomes INTR, a maskable interrupt request signal, and LINT1 becomes NMI, a nonmaskable interrupt. INTR and NMI are backward-compatible with the signals of those names on the Pentium processor. Both signals are asynchronous.  Both of these signals must be software configured via BIOS programming of the APIC register space to be used either as NMI/INTR or LINT[1:0]. Because the APIC is enabled by default after Reset, operation of these pins as LINT[1:0] is the default configuration.
LOCK#	Input/ Output	LOCK# indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of both FSB agents. For a locked sequence of transactions, LOCK# is asserted from the beginning of the first transaction to the end of the last transaction.  When the priority agent asserts BPRI# to arbitrate for ownership of the FSB, it will wait until it observes LOCK# deasserted. This enables symmetric agents to retain ownership of the FSB throughout the bus locked operation and ensure the atomicity of lock.
PRDY#	Output	Probe Ready signal used by debug tools to determine processor debug readiness.
PREQ#	Input	Probe Request signal used by debug tools to request debug operation of the processor.
PROCHOT#	Input/ Output	As an output, PROCHOT# (Processor Hot) will go active when the processor temperature monitoring sensor detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. As an input, assertion of PROCHOT# by the system will activate the TCC, if enabled. The TCC will remain active until the system deasserts PROCHOT#.  By default PROCHOT# is configured as an output. The processor must be enabled via the BIOS for PROCHOT# to be configured as bidirectional.  This signal may require voltage translation on the motherboard.
PSI#	Output	Processor Power Status Indicator signal. This signal is asserted when the processor is both in the normal state (HFM to LFM) and in lower power states (Deep Sleep and Deeper Sleep).



## Table 12. Signal Description (Sheet 6 of 8)

Name	Туре	Description
PWRGOOD	Input	PWRGOOD (Power Good) is a processor input. The processor requires this signal to be a clean indication that the clocks and power supplies are stable and within their specifications. 'Clean' implies that the signal remains low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state.  The PWRGOOD signal must be supplied to the processor; it is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout boundary scan operation.
REQ[4:0]#	Input/ Output	REQ[4:0]# (Request Command) must connect the appropriate pins of both FSB agents. They are asserted by the current bus owner to define the currently active transaction type. These signals are source synchronous to ADSTB[0]#.
RESET#	Input	Asserting the RESET# signal resets the processor to a known state and invalidates its internal caches without writing back any of their contents. For a power-on Reset, RESET# must stay active for at least two milliseconds after $V_{CC}$ and BCLK have reached their proper specifications. On observing active RESET#, both FSB agents will deassert their outputs within two clocks. All processor straps must be valid within the specified setup time before RESET# is deasserted. There is a 55 $\Omega$ (nominal) on die pull-up resistor on this signal.
RS[2:0]#	Input	RS[2:0]# (Response Status) are driven by the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of both FSB agents.
RSVD	Reserved/ No Connect	These pins are RESERVED and must be left unconnected on the board. However, it is recommended that routing channels to these pins on the board be kept open for possible future use.
SLP#	Input	SLP# (Sleep), when asserted in Stop-Grant state, causes the processor to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertion of the RESET# signal, deassertion of SLP#, and removal of the BCLK input while in Sleep state. If SLP# is deasserted, the processor exits Sleep state and returns to Stop-Grant state, restarting its internal clock signals to the bus and processor core units. If DPSLP# is asserted while in the Sleep state, the processor will exit the Sleep state and transition to the Deep Sleep state.
SMI#	Input	SMI# (System Management Interrupt) is asserted asynchronously by system logic. On accepting a System Management Interrupt, the processor saves the current state and enters System Management Mode (SMM). An SMI Acknowledge transaction is issued and the processor begins program execution from the SMM handler. If an SMI# is asserted during the deassertion of RESET#, then the processor will tristate its outputs.

Datasheet Datasheet



Table 12. Signal Description (Sheet 7 of 8)

TDO Output TDO (Test Data Out) transfers serial test data out of the processor TDO provides the serial output needed for JTAG specification support.  TEST1, TEST2, TEST3, TEST4, TEST5, TEST6 and TEST7 termination requirements and implementation details.  THRMDA Other Thermal Diode Anode.  THRMDC Other Thermal Diode Cathode.  THERMTRIP# Output THERMTRIP#  Output TDO (Test Data Out) transfers serial test data out of the processor TDO (TEST0 and TEST0 and TEST0 and TEST1, TEST2, TEST3, TEST4, TEST3, TEST4, TEST3, TEST4, TEST5, TEST6 and TEST7 termination requirements and implementation details.  THERMTRIP# Output Thermal Diode Anode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	Name	Type	Description		
TDI Input Input (also known as the Test Access Port).  TDI (Test Data In) transfers serial test data into the processor. TD provides the serial input needed for JTAG specification support.  TDO (Test Data Out) transfers serial test data out of the processor TDO provides the serial output needed for JTAG specification support.  TEST1, TEST2, TEST3, TEST4, Input TEST2, TEST3, TEST4, TEST5, TEST6 and TEST7 termination requirements and implementation details.  THRMDA Other Thermal Diode Anode.  THRMDC Other Thermal Diode Cathode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	STPCLK#	Input	nter a low power Stop-Grant state. The processor issues a Stop- irant Acknowledge transaction, and stops providing internal clock ignals to all processor core units except the FSB and APIC units. he processor continues to snoop bus transactions and service hterrupts while in Stop-Grant state. When STPCLK# is deasserted the processor restarts its internal clock to all units and resumes execution. The assertion of STPCLK# has no effect on the bus		
TDO Output TDO (Test Data Out) transfers serial test data out of the processor TDO provides the serial output needed for JTAG specification support.  TEST1, TEST2, TEST3, TEST4, TEST5, TEST6 and TEST7 termination requirements and implementation details.  THRMDA Other Thermal Diode Anode.  THRMDC Other Thermal Diode Cathode.  THERMTRIP# Output THERMTRIP#  Output TDO (Test Data Out) transfers serial test data out of the processor TDO (TEST0 and TEST0 and TEST0 and TEST1, TEST2, TEST3, TEST4, TEST3, TEST4, TEST3, TEST4, TEST5, TEST6 and TEST7 termination requirements and implementation details.  THERMTRIP# Output Thermal Diode Anode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	тск	Input			
TDO Output TDO provides the serial output needed for JTAG specification support.  TEST1, TEST2, TEST3, TEST4, Input TEST2, TEST5, TEST6 and TEST7 termination requirements and implementation details.  TEST6 TEST7  THRMDA Other Thermal Diode Anode.  THRMDC Other Thermal Diode Cathode.  THERMTRIP#  Output TDO provides the serial output needed for JTAG specification support.  Refer to the appropriate platform design guide for further TEST1, TEST5, TEST6 and TEST7 termination requirements and implementation details.  TEST6 TEST7  THRMDA Other Thermal Diode Anode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	TDI	Input	TDI (Test Data In) transfers serial test data into the processor. TDI provides the serial input needed for JTAG specification support.		
TEST2, TEST3, TEST4, TEST5, TEST6 TEST6 TEST7  THRMDA  Other  Thermal Diode Anode.  THRMDC  Other  Thermal Diode Cathode.  THERMTRIP#  Output  Refer to the appropriate platform design guide for further TEST1, TEST5, TEST6 and TEST7 termination requirements and implementation details.  Thermal Diode Anode.  Thermal Diode Cathode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	TDO	Output			
THRMDC Other Thermal Diode Cathode.  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	TEST2, TEST3, TEST4, TEST5, TEST6	Input	TEST2, TEST3, TEST4, TEST5, TEST6 and TEST7 termination		
THERMTRIP# Output  The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	THRMDA	Other	Thermal Diode Anode.		
THERMTRIP# Output  of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125 °C. This is signalled to the	THRMDC	Other	Thermal Diode Cathode.		
system by the THERMTRIP# (Thermal Trip) pin.	THERMTRIP#	Output	normal operating temperature to ensure that there are no false		
TMS Input TMS (Test Mode Select) is a JTAG specification support signal used by debug tools.	TMS	Input	TMS (Test Mode Select) is a JTAG specification support signal used by debug tools.		
	TRDY#	Input	TRDY# (Target Ready) is asserted by the target to indicate that it is ready to receive a write or implicit writeback data transfer. TRDY# must connect the appropriate pins of both FSB agents.		
TRST# Input TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must be driven low during power on Reset.	TRST#	Input	TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRS must be driven low during power on Reset.		
VCC Input Processor core power supply.	VCC	Input	Processor core power supply.		
VSS Input Processor core ground node.	VSS	Input	Processor core ground node.		
VCCA Input VCCA provides isolated power for the internal processor core PLLs	VCCA	Input	VCCA provides isolated power for the internal processor core PLLs.		
VCCP Input Processor I/O Power Supply.	VCCP	Input	Processor I/O Power Supply.		



## Table 12. Signal Description (Sheet 8 of 8)

Name	Туре	Description		
VCCSENSE	Output	VCCSENSE together with VSSSENSE are voltage feedback signals that control the 2.1 m $\Omega$ loadline at the processor die. It should be used to sense voltage near the silicon with little noise.		
VID[6:0]  Output  of power supply voltages (V <sub>CC</sub> ). Unlow of processors, these are CMOS sign processor. The voltage supply for the VR can supply V <sub>CC</sub> to the processor to the processor must be disabled until the voltage so valid. The VID pins are needed to supply voltages (V <sub>CC</sub> ). Unlow of processors, these are CMOS sign processor. The voltage supply voltages (V <sub>CC</sub> ). Unlow of processors, these are CMOS sign processor. The voltage supply voltages with the voltage supply voltages are cMOS sign processor. The voltage supply for the voltage supply voltages with the voltage supply voltages are cMOS sign processor. The voltage supply for the voltage supply voltages with the voltages with the voltage supply voltages with the voltage supply voltages with the voltages with the voltage supply voltages with the voltage supply voltages with the voltages with the voltage supply voltages with the voltage supply voltages with the voltage supp		VID[6:0] (Voltage ID) pins are used to support automatic selection of power supply voltages ( $V_{CC}$ ). Unlike some previous generations of processors, these are CMOS signals that are driven by the processor. The voltage supply for these pins must be valid before the VR can supply $V_{CC}$ to the processor. Conversely, the VR output must be disabled until the voltage supply for the VID pins becomes valid. The VID pins are needed to support the processor voltage specification variations. See Table 2 for definitions of these pins. The VR must supply the voltage that is requested by the pins, or disable itself.		
VSSSENSE	Output	VSSSENSE together with VCCSENSE are voltage feedback signals that control the 2.1-m $\Omega$ loadline at the processor die. It should be used to sense ground near the silicon with little noise.		

§

Datasheet Datasheet



# 5 Thermal Specifications and Design Considerations

A complete thermal solution includes both component and system-level thermal management features. To allow for the optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed so the processor remains within the minimum and maximum junction temperature  $(T_J)$  specifications at the corresponding thermal design power (TDP) value listed in the tables below

#### Caution:

Operating the processor outside these operating limits may result in permanent damage to the processor and potentially other components in the system.



Table 13. Power Specifications for the Pentium Processors

Symbol	Processor Number Core Frequency & Voltage		Thermal Design Power			Unit	Notes
TDP	T4500 2.30 GHz & V <sub>CCHFM</sub> T4400 2.20 GHz & V <sub>CCHFM</sub> T4300 2.1 GHz & V <sub>CCHFM</sub> T4200 2.0 GHz & V <sub>CCHFM</sub> 1.2 GHz & V <sub>CCLFM</sub>		35 35 35 17		W	1, 4, 5	
Symbol	Parameter		Min	Тур	Max	Unit	Notes
P <sub>AH</sub> , P <sub>SGNT</sub>	Auto Halt, Stop Grant Power at $V_{\text{CCHFM}}$ at $V_{\text{CCLFM}}$		_		13.9 7.4	W	2, 6
P <sub>SLP</sub>	Sleep Power at V <sub>CCHFM</sub> at V <sub>CCLFM</sub>		_	ı	13.1 7.1	W	2, 6
P <sub>DSLP</sub>	Deep Sleep Power at V <sub>CCHFM</sub> at V <sub>CCLFM</sub>		_	_	5.5	W	2, 5, 7
TJ	Junction Temperature		0	_	105	°C	3, 4

#### NOTES:

- 1. The TDP specification should be used to design the processor thermal solution. The TDP is not the maximum theoretical power the processor can generate.
- Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated.
- 3. As measured by the activation of the on-die Intel Thermal Monitor. The Intel Thermal Monitor's automatic mode is used to indicate that the maximum  $T_J$  has been reached.
- 4. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications.
- 5. At Tj of 105 °C
- 6. At Tj of 50 °C
- 7. At Tj of 35 °C



## 5.1 Monitoring Die Temperature

The processor incorporates three methods of monitoring die temperature:

- · Thermal Diode
- Intel® Thermal Monitor
- · Digital Thermal Sensor

#### 5.1.1 Thermal Diode

Intel's processors utilize an SMBus thermal sensor to read back the voltage/current characteristics of a substrate PNP transistor. Since these characteristics are a function of temperature, these parameters can be used to calculate silicon temperature values. For older silicon process technologies, it is possible to simplify the voltage/current and temperature relationships by treating the substrate transistor as though it were a simple diffusion diode. In this case, the assumption is that the beta of the transistor does not impact the calculated temperature values. The resultant "diode" model essentially predicts a quasi linear relationship between the base/emitter voltage differential of the PNP transistor and the applied temperature (one of the proportionality constants in this relationship is processor specific, and is known as the diode ideality factor). Realization of this relationship is accomplished with the SMBus thermal sensor that is connected to the transistor.

The processor, however, is built on Intel's advanced 45-nm processor technology. Due to this new processor technology, it is no longer possible to model the substrate transistor as a simple diode. To accurately calculate silicon temperature use a full bipolar junction transistor-type model. In this model, the voltage/current and temperature characteristics include an additional process dependant parameter which is known as the transistor "beta". System designers should be aware that the current thermal sensors may not be configured to account for "beta" and should work with their SMB thermal sensor vendors to ensure they have a part capable of reading the thermal diode in BJT model.

Offset between the thermal diode-based temperature reading and the Intel Thermal Monitor reading may be characterized using the Intel Thermal Monitor's Automatic mode activation of the thermal control circuit. This temperature offset must be considered when using the processor thermal diode to implement power management events. This offset is different than the diode Toffset value programmed into the processor Model-Specific Register (MSR).

Table 14 and Table 15 provide the diode interface and transistor model specifications.

#### Table 14. Thermal Diode Interface

Signal Name	Pin/Ball Number	Signal Description
THERMDA	A24	Thermal diode anode
THERMDC	A25	Thermal diode cathode



Table 15.	<b>Thermal</b>	<b>Diode Parameters</b>	Using	<b>Transistor Model</b>

Symbol	Parameter	Min	Тур	Max	Unit	Notes
I <sub>FW</sub>	Forward Bias Current	5	_	200	μА	1
IE	Emitter Current	5	_	200	μΑ	1
n <sub>Q</sub>	Transistor Ideality	0.997	1.001	1.008		2, 3, 4
Beta		0.1	0.4	0.5		2, 3
R <sub>T</sub>	Series Resistance	3.0	4.5	7.0	Ω	2

#### NOTES:

- 1. Intel does not support or recommend operation of the thermal diode under reverse bias.
- 2. Characterized across a temperature range of 50-105°C.
- 3. Not 100% tested. Specified by design characterization.
- 4. The ideality factor, nQ, represents the deviation from ideal transistor model behavior as exemplified by the equation for the collector current:

$$I_C = I_S * (e^{qV}BE^{/n}Q^{kT} - 1)$$

where  $I_S$  = saturation current, q = electronic charge,  $V_{BE}$  = voltage across the transistor base emitter junction (same nodes as VD), k = Boltzmann Constant, and T = absolute temperature (Kelvin).

### 5.1.2 Intel® Thermal Monitor

The Intel Thermal Monitor helps control the processor temperature by activating the TCC (Thermal Control Circuit) when the processor silicon reaches its maximum operating temperature. The temperature at which the Intel Thermal Monitor activates the TCC is not user configurable. Bus traffic is snooped in the normal manner and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

With a properly designed and characterized thermal solution, the TCC would only be activated for very short periods of time when running the most power-intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be minor and hence not detectable. An under-designed thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously.

The Intel Thermal Monitor controls the processor temperature by modulating (starting and stopping) the processor core clocks or by initiating an Enhanced Intel SpeedStep Technology transition when the processor silicon reaches its maximum operating temperature. The Intel Thermal Monitor uses two modes to activate the TCC: automatic mode and on-demand mode. If both modes are activated, automatic mode takes precedence.

There are two automatic modes called Intel Thermal Monitor 1 (TM1) and Intel Thermal Monitor 2 (TM2). These modes are selected by writing values to the MSRs of the processor. After automatic mode is enabled, the TCC will activate only when the internal die temperature reaches the maximum allowed value for operation.

When TM1 is enabled and a high temperature situation exists, the clocks will be modulated by alternately turning the clocks off and on at a 50% duty cycle. Cycle times are processor speed-dependent and will decrease linearly as processor core frequencies increase. Once the temperature has returned to a non-critical level, modulation ceases and TCC goes inactive. A small amount of hysteresis has been included to prevent rapid



active/inactive transitions of the TCC when the processor temperature is near the trip point. The duty cycle is factory configured and cannot be modified. Also, automatic mode does not require any additional hardware, software drivers, or interrupt handling routines. Processor performance will be decreased by the same amount as the duty cycle when the TCC is active.

When TM2 is enabled and a high temperature situation exists, the processor will perform an Enhanced Intel SpeedStep Technology transition to the LFM. When the processor temperature drops below the critical level, the processor will make an Enhanced Intel SpeedStep Technology transition to the last requested operating point. The processor also supports Enhanced Multi-Threaded Thermal Monitoring (EMTTM). EMTTM is a processor feature that enhances TM2 with a processor throttling algorithm known as Adaptive TM2. Adaptive TM2 transitions to intermediate operating points, rather than directly to the LFM, once the processor has reached its thermal limit and subsequently searches for the highest possible operating point. Please ensure this feature is enabled and supported in the BIOS. Also with EMTTM enabled, the operating system can request the processor to throttling to any point between Intel Dynamic Acceleration Technology frequency and SuperLFM frequency as long as these features are enabled in the BIOS and supported by the processor.

The Intel Thermal Monitor automatic mode and Enhanced Multi-Threaded Thermal Monitoring must be enabled through BIOS for the processor to be operating within specifications. Intel recommends TM1 and TM2 be enabled on the processors.

## TM1, TM2 and EMTTM features are collectively referred to as Adaptive Thermal Monitoring features.

TM1 and TM2 can co-exist within the processor. If both TM1 and TM2 bits are enabled in the auto-throttle MSR, TM2 takes precedence over TM1. However, if Force TM1 over TM2 is enabled in MSRs via BIOS and TM2 is not sufficient to cool the processor below the maximum operating temperature, then TM1 will also activate to help cool down the processor.

If a processor load-based Enhanced Intel SpeedStep Technology transition (through MSR write) is initiated when a TM2 period is active, there are two possible results:

- 1. If the processor load-based Enhanced Intel SpeedStep Technology transition target frequency is **higher** than the TM2 transition-based target frequency, the processor load-based transition will be deferred until the TM2 event has been completed.
- If the processor load-based Enhanced Intel SpeedStep Technology transition target frequency is **lower** than the TM2 transition-based target frequency, the processor will transition to the processor load-based Enhanced Intel SpeedStep Technology target frequency point.

The TCC may also be activated via on-demand mode. If bit 4 of the ACPI Intel Thermal Monitor control register is written to a 1, the TCC will be activated immediately independent of the processor temperature. When using on-demand mode to activate the TCC, the duty cycle of the clock modulation is programmable via bits 3:1 of the same ACPI Intel Thermal Monitor control register. In automatic mode, the duty cycle is fixed at 50% on, 50% off, however in on-demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off, to 87.5% on/12.5% off in 12.5% increments. On-demand mode may be used at the same time automatic mode is enabled, however, if the system tries to enable the TCC via on-demand mode at the same time automatic mode is enabled and a high temperature condition exists, automatic mode will take precedence.

An external signal, PROCHOT# (processor hot) is asserted when the processor detects that its temperature is above the thermal trip point. Bus snooping and interrupt latching are also active while the TCC is active.



Besides the thermal sensor and thermal control circuit, the Intel Thermal Monitor also includes one ACPI register, one performance counter register, three MSR, and one I/O pin (PROCHOT#). All are available to monitor and control the state of the Intel Thermal Monitor feature. The Intel Thermal Monitor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#.

PROCHOT# will not be asserted when the processor is in the Stop Grant, Sleep, Deep Sleep, and Deeper Sleep low-power states, hence the thermal diode reading must be used as a safeguard to maintain the processor junction temperature within maximum specification. If the platform thermal solution is not able to maintain the processor junction temperature within the maximum specification, the system must initiate an orderly shutdown to prevent damage. If the processor enters one of the above low-power states with PROCHOT# already asserted, PROCHOT# will remain asserted until the processor exits the low-power state and the processor junction temperature drops below the thermal trip point. However, PROCHOT# will de-assert for the duration of Deep Power Down Technology state (C6) residency.

If Thermal Monitor automatic mode is disabled, the processor will be operating out of specification. Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a temperature of approximately 125 °C. At this point the THERMTRIP# signal will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. When THERMTRIP# is asserted, the processor core voltage must be shut down within the time specified in Chapter 3.

In all cases the Intel Thermal Monitor feature must be enabled for the processor to remain within specification.

## 5.1.3 Digital Thermal Sensor

The processor also contains an on-die Digital Thermal Sensor (DTS) that can be read via an MSR (no I/O interface). Each core of the processor will have a unique digital thermal sensor whose temperature is accessible via the processor MSRs. The DTS is the preferred method of reading the processor die temperature since it can be located much closer to the hottest portions of the die and can thus more accurately track the die temperature and potential activation of processor core clock modulation via the Thermal Monitor. The DTS is only valid while the processor is in the normal operating state (the Normal package level low-power state).

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor  $(T_{J,max})$ . It is the responsibility of software to convert the relative temperature to an absolute temperature. The temperature returned by the DTS will always be at or below  $T_{J,max}$ . Catastrophic temperature conditions are detectable via an Out Of Specification status bit. This bit is also part of the DTS MSR. When this bit is set, the processor is operating out of specification and immediate shutdown of the system should occur. The processor operation and code execution is not ensured once the activation of the Out of Specification status bit is set.

The DTS-relative temperature readout corresponds to the Thermal Monitor (TM1/TM2) trigger point. When the DTS indicates maximum processor core temperature has been reached, the TM1 or TM2 hardware thermal control mechanism will activate. The DTS and TM1/TM2 temperature may not correspond to the thermal diode reading since the thermal diode is located in a separate portion of the die and thermal gradient between the individual core DTS. Additionally, the thermal gradient from DTS to thermal diode can vary substantially due to changes in processor power, mechanical and thermal attach, and software application. The system designer is required to use the DTS to ensure proper operation of the processor within its temperature operating specifications.



Changes to the temperature can be detected via two programmable thresholds located in the processor MSRs. These thresholds have the capability of generating interrupts via the core's local APIC. Refer to the *Intel® 64 and IA-32 Architectures Software Developer's Manuals* for specific register and programming details.

## 5.2 Out of Specification Detection

Overheat detection is performed by monitoring the processor temperature and temperature gradient. This feature is intended for graceful shutdown before the THERMTRIP# is activated. If the processor's TM1 or TM2 are triggered and the temperature remains high, an Out Of Spec status and sticky bit are latched in the status MSR register and generates a thermal interrupt.

## 5.3 PROCHOT# Signal Pin

An external signal, PROCHOT# (processor hot), is asserted when the processor die temperature has reached its maximum operating temperature. If TM1 or TM2 is enabled, then the TCC will be active when PROCHOT# is asserted. The processor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#. Refer to the an interrupt upon the assertion or deassertion of PROCHOT#. Refer to the Intel® 64 and IA-32 Architectures Software Developer's Manuals for specific register and programming details.

The processor implements a bi-directional PROCHOT# capability to allow system designs to protect various components from overheating situations. The PROCHOT# signal is bi-directional in that it can either signal when the processor has reached its maximum operating temperature or be driven from an external source to activate the TCC. The ability to activate the TCC via PROCHOT# can provide a means for thermal protection of system components.

Only a single PROCHOT# pin exists at a package level of the processor. When either core's thermal sensor trips, PROCHOT# signal will be driven by the processor package. If only TM1 is enabled, PROCHOT# will be asserted regardless of which core is above its TCC temperature trip point, and both cores will have their core clocks modulated. If TM2 is enabled then, regardless of which core(s) are above the TCC temperature trip point, both cores will enter the lowest programmed TM2 performance state. It is important to note that Intel recommends both TM1 and TM2 to be enabled.

When PROCHOT# is driven by an external agent, if only TM1 is enabled on both cores, then both processor cores will have their core clocks modulated. If TM2 is enabled on both cores, then both processor cores will enter the lowest programmed TM2 performance state. It should be noted that Force TM1 on TM2, enabled via BIOS, does not have any effect on external PROCHOT#. If PROCHOT# is driven by an external agent when TM1, TM2, and Force TM1 on TM2 are all enabled, then the processor will still apply only TM2.

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and activate the TCC when the temperature limit of the VR is reached. By asserting PROCHOT# (pulled-low) and activating the TCC, the VR will cool down as a result of reduced processor power consumption. Bi-directional PROCHOT# can allow VR thermal designs to target maximum sustained current instead of maximum current. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. The system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP. With a properly designed and characterized thermal solution, it is anticipated that bi-directional PROCHOT# would only be asserted for very short periods

### Thermal Specifications and Design Considerations



of time when running the most power-intensive applications. An under-designed thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may cause a noticeable performance loss.

S