

INTEL

GETZVILLE, NY 14068

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL. PROPERTY OF INTEL. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE RETURNED TO INTEL ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT © 2001 INTEL. ALL RIGHTS RESERVED.

DRAWN_BY:

K. Lewandowski

LOCAL PAGE:

1 OF 20

TITLE:

IXP46x Network Processor x16 Module

ENGINEER:

K.Lewandowski

DATE LAST MODIFIED:

Tue May 03 16:58:01 2005

DWG.#:

C73145

REV:

02

8

7

6

5

4

3

2

1





Figure 10 shows the Ethernet PHY pin connections for two PHYs, ETHB and ETHC. Each PHY has four pins: IN, TXDATA<3:0>, OUT, and TXDATA_R<3:0>. The connections are as follows:


- ETHB:**
 - IN: Connected to a 33.2 ohm, 1/16W, 1% resistor (R10) to ground.
 - TXDATA<3:0>: Connected to a 33.2 ohm, 1/16W, 1% resistor (R52) to ground.
 - OUT: Connected to a 33.2 ohm, 1/16W, 1% resistor (R54) to ground.
 - TXDATA_R<3:0>: Connected to a 33.2 ohm, 1/16W, 1% resistor (R56) to ground.
- ETHC:**
 - IN: Connected to a 33.2 ohm, 1/16W, 1% resistor (R51) to ground.
 - TXDATA<3:0>: Connected to a 33.2 ohm, 1/16W, 1% resistor (R53) to ground.
 - OUT: Connected to a 33.2 ohm, 1/16W, 1% resistor (R55) to ground.
 - TXDATA_R<3:0>: Connected to a 33.2 ohm, 1/16W, 1% resistor (R57) to ground.



The schematic diagram illustrates the I/O connections for the AD9288. It features a 7-bit data bus labeled `UTP_IP_DATA<7:0>` at the top, with pins 7 through 0 connected to the AD9288. Each data line is terminated with a resistor (R28-R36) to ground, specified as 10kΩ, 1/16W, 1%. Below the data bus, five control signals are shown, each with a 3-bit bus width (indicated by '4' and '3' on the left) and a 1-bit output (indicated by '1' on the right). These signals are `UTP_IP_CLK`, `UTP_OP_CLK`, `UTP_IP_FCI`, `UTP_OP_FCI`, and `UTP_IP_SOC`. Each control signal line is terminated with a resistor (R37-R41) to ground, also specified as 10kΩ, 1/16W, 1%.

P2

1	I2C_IXP_SDA	10	4	5
2	I2C_SDA	10	3	8
3	GPIO<7>	10	2	9 10





ETHERNET NOTE:
A 1.5K PULL-UP RESISTOR IS
REQUIRED ON THIS SIGNAL
WHEN BEING USED.



3.3V

R24
1.5K
1/16W
1%

5 4 3 2 1

ETH_MDIO

4 3  SSP_EXTCLK  R62
10K
1/16W 1%

4 3  SSP_RXD  R63
10K
1/16W 1%

PULL-UP RESISTORS ARE REQUIRED FOR THE FOLLOWING SIGNALS.

5 4 I2C_XP_SCL
5 4 I2C_XP_SDA

3.3V_XP

R449
10K
1/6W
1%

R450
10K
1/6W
1%

10K PULL-UP RESISTORS ARE REQUIRED ON THE FOLLOWING SIGNALS.

The diagram shows three signals connected to a 3.3V supply through 10K pull-up resistors:

- SCANTESTMODE_N**: Connected to the 3.3V supply through resistor **R27** (10K, 1/16W, 1%).
- BYPASS_CLK**: Connected to the 3.3V supply through resistor **R28** (10K, 1/16W, 1%).
- HIGHZ_N**: Connected to the 3.3V supply through resistor **R42** (10K, 1/16W, 1%).

4 **OUT** RCOMP

USED TO CONTROL PCI DRIVE CHARACTERISTICS.

3.3V_JXP

R278N 10K 1/16W 1%

R1 34 1/4W 1%

INTEL

CONFIDENTIAL











THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL. ANY
REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT
AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE
RETURNED TO INTEL ON DEMAND ON COMPLETION OF
ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL. ALL RIGHTS RESERVED.

TITLE:				
IXP46x	Network	Processor	x16	Module

DATE LAST MODIFIED:
Wed Jul 13 15:38:15 2005

DWG.#:
C73145

REV:
02



<div>18 8 6 2</div> <div>IO</div> <div>EX_ADDR<24..0></div>		
PROCESSOR FACTORY CORE SPEED	PROCESSOR ACTUAL CORE SPEED	EX_ADDR<23:22:21>
667MHZ	667MHZ 667MHZ 533MHZ 400MHZ 266MHZ	<1,X,X> <0,0,0> <0,0,1> <0,1,1> <0,1,0>
533 MHZ	533MHZ 533MHZ 533MHZ 400MHZ 266MHZ	<1,X,X> <0,0,0> <0,0,1> <0,1,1> <0,1,0>

A<20..11>	RESERVED
A3	

A9	EXP_MEM_DRIVE
0	MED_DRIVE
1	EXP_DRIVE BIT

A7	32_FLASH
0	8/16 CONTROL
1	32 BIT BUS

A5	EXP_DRIVE
0	LOW DRIVE
1	HIGH DRIVE


A2	PCI_ARBITER
0	DISABLED
1	ENABLED

A0	FLASH WIDTH
0	16 BIT
1	8 BIT

A6	EXP_ARB
0	EXTERNAL_ARB
1	ENABLED

A4	PCI_CLK_EN
0	33 MHZ
1	66MHZ

A1	PCI MODE
0	OPTION
1	ENABLED



THE PULL DOWN RESISTOR OPTIONS ON THE
EXPANSION BUS ARE FOR CONFIGURATION
PURPOSES. THERE ARE WEAK PULL-UPS IN
THE PROCESSOR, SO A N/C IS A '1'. A 1K
PULL DOWN CAN BE USED TO SET THE
ADDRESS TO '0'.

EXPB, USB, HSS INTERFACE

INTEL

GETZVILLE, NY 14068

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL ANY
REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXC
AS AUTHORIZED IN WRITING BY INTEL DWG. MUST BE
RETURNED TO INTEL ON DEMAND ON COMPLETION OF
ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL ALL RIGHTS RESERVED.

DRAWN_BY:
K. Lewandowski


ENGINEER:
K.Lewandowski

LOCAL PAGE:
7 OF 20

DATE LAST MODIFIED:	Wed Jul 13 15:38:17 2005
---------------------	--------------------------

DWG.#:
C73145

REV:
02



EXPANSION BUS CPLD REGISTERS

INTEL

GETZVILLE, NY 14068

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL. PROPERTY OF INTEL. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE RETURNED TO INTEL ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT © 2001 INTEL. ALL RIGHTS RESERVED.

DRAWN_BY:

K. Lewandowski

LOCAL PAGE:

8 OF 20

TITLE:

IXP46x Network Processor x16 Module

ENGINEER:

K.Lewandowski

DATE LAST MODIFIED:


Wed Jul 13 15:38:17 2005


DWG.#:


C73145

REV:


02






9 5 2  GPIO<15..0>


10K PULL DOWN RESISTORS ARE RECOMMENDED ON THESE SIGNALS WHEN NOT BEING USED.




10K PULL-UP RESISTORS ARE
RECOMMENDED ON THESE SIGNALS
WHEN NOT BEING USED.




10K PULL-UP RESISTORS ARE
RECOMMENDED ON THESE SIGNALS
WHEN NOT BEING USED.




10K PULL-UP RESISTORS ARE
RECOMMENDED ON THESE SIGNALS
WHEN NOT BEING USED.




10K PULL DOWN RESISTORS ARE
RECOMMENDED ON THESE SIGNALS
WHEN NOT BEING USED.



10K PULL-UP RESISTORS ARE
RECOMMENDED ON THESE
SIGNALS.



10K PULL-UP RESISTORS ARE
RECOMMENDED ON THESE
SIGNALS.



PCI, GPIO INTERFACE

INTEL

GETZVILLE, NY 14068

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL. ANY
REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT
AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE
RETURNED TO INTEL ON DEMAND ON COMPLETION OF
ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT (C) 2001 INTEL ALL RIGHTS RESERVED.

DRAWN BY:

K.	Lewandowski
----	-------------

ENGINEER:

K.Lewandowski

LOCAL PAGE:

10 OF 20

TITLE:

IXP46x	Network Processor	x16	Module
--------	-------------------	-----	--------

DATE LAST MODIFIED:


Wed Jul 13 15:38:19


DWG.#:




C73145

REV:


02







CAPACITOR	DEVICE	PIN
C186	U16	1
C201	U16	3
C203	U16	9
C205	U16	15
C207	U16	18
C190	U16	33
C212	U16	55
C191	U16	61
C199	U17	1
C202	U17	3
C188	U17	9
C206	U17	15
C208	U17	18
C210	U17	33
C213	U17	55
C215	U17	61
C200	U18	1
C187	U18	3
C204	U18	9
C189	U18	15
C209	U18	18
C211	U18	33
C214	U18	55
C216	U18	61



DDR BANK 0



GETZVILLE, NY 14068

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE RETURNED TO INTEL ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT (C) 2001 INTEL. ALL RIGHTS RESERVED.

DRAWN_BY:	
K. Lewandowski	

ENGINEER:
K.Lewandowski






LOCAL PAGE:
15 OF 20

TITLE:				
IXP46x	Network	Processor	x16	Module

DATE	LAST	MODIFIED:
Wed	Jul	13 15:38:22

DWG.#:
C73145

REV:
02



FILTER COMPONENTS



CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL. ANY
REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT
AS AUTHORIZED IN WRITING BY INTEL. DWG. MUST BE
RETURNED TO INTEL ON DEMAND ON COMPLETION OF
ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL ALL RIGHTS RESERVED.

DRAWN_BY:	K. Lewandowski
ENGINEER:	K.Lewandowski

LOCAL PAGE:
18 OF 20

TITLE:				
IXP46x	Network	Processor	x16	Module

DATE	LAST	MODIFIED:		
Wed	Jul	13	15:38:25	2005

DWG.#:
C73145

REV:
02

