


BMP INTERFACE STANDARD CONNECTOR



THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.		DRAWN_BY: R Sokolovskiy	LOCAL PAGE: 2 OF 13	TITLE: Analog 4X1 Module		
		ENGINEER: R Sokolovskiy		DATE LAST MODIFIED: Mon Mar 14 17:04:06 2005	DWG.#: C73147	REV: 02



STACKING INTERFACE STANDARD CONNECTOR




CONFIDENTIAL
THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.

DRAWN_BY:
R Sokolovskiy
ENGINEER:
R Sokolovskiy

LOCAL PAGE:
4 OF 13

TITLE:
Analog 4X1 Module
DATE LAST MODIFIED:
Mon Mar 14 17:04:08 2005
DWG.#:
C73147
REV:
02



FXS-0 INTERFACE



GETZVILLE, NY 14068

CONFIDENTIAL
THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.


DRAWN_BY:
R Sokolovskiy
ENGINEER:
R Sokolovskiy

LOCAL PAGE:
7 OF 13

TITLE:
Analog 4X1 Module
DATE LAST MODIFIED:
Mon Mar 14 17:04:10 2005

DWG.#:
C73147

REV:
02



FXS-1 INTERFACE



GETZVILLE, NY 14068

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWGS. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.


DRAWN_BY:
R Sokolovskiy
ENGINEER:
R Sokolovskiy

LOCAL PAGE:
8 OF 13

TITLE:
Analog 4X1 Module
DATE LAST MODIFIED:
Mon Mar 14 17:04:11 2005

DWG.#:
C73147

REV:
02





FXS-2 INTERFACE



GETZVILLE, NY 14068

CONFIDENTIAL
THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.
COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.

DRAWN_BY: R Sokolovskiy	LOCAL PAGE: 9 OF 13	TITLE: Analog 4X1 Module		
ENGINEER: R Sokolovskiy		DATE LAST MODIFIED: Mon Mar 14 17:04:11 2005	DWG.#: C73147	REV: 02



The schematic diagram illustrates the XC2C128 logic device, showing its internal structure and external connections. The device is a 128-pin PLD, with pins 1 through 14 on the left, 15 through 28 on the right, and 29 through 42 on the bottom. The internal logic is represented by a grid of pins and internal connections, with various logic blocks and multiplexers shown. The device is powered by a 3.3V supply, with VCCIO1_1, VCCIO1_2, and VCCIO1_3 connected to the 3.3V supply. The device is connected to a test point P3, which is used for testing the device's output. The test point P3 is connected to the TCK, TMS, TDI, and TDO pins of the device. The TCK pin is connected to the TCK_R pin, the TMS pin is connected to the TMS pin, the TDI pin is connected to the TDI pin, and the TDO pin is connected to the TDO pin. The device is also connected to a 3.3V supply, with VCCIO1_1, VCCIO1_2, and VCCIO1_3 connected to the 3.3V supply. The device is connected to a test point P3, which is used for testing the device's output. The test point P3 is connected to the TCK, TMS, TDI, and TDO pins of the device. The TCK pin is connected to the TCK_R pin, the TMS pin is connected to the TMS pin, the TDI pin is connected to the TDI pin, and the TDO pin is connected to the TDO pin.

INTEL

CONFIDENTIAL

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED.

COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED

TITLE:	Analog	4X1	Module
--------	--------	-----	--------

DATE LAST MODIFIED:
Mon Mar 14 17:04:1

REV:	02
------	----

D

C

B


A

D

C

B

A



POWER FAILOVER RELAYS

INTEL

GETZVILLE, NY 14068

THIS DWG. IS CONFIDENTIAL PROPERTY OF INTEL CORP. ANY REPRODUCTION OR USE OF THIS DWG. IS PROHIBITED EXCEPT AS AUTHORIZED IN WRITING BY INTEL CORP. DWG. MUST BE RETURNED TO INTEL CORP. ON DEMAND ON COMPLETION OF ORDER OR OTHER PURPOSES FOR WHICH IT IS FURNISHED. COPYRIGHT © 2001 INTEL CORPORATION. ALL RIGHTS RESERVED.

DRAWN_BY:
R Sokolovskiy
ENGINEER:
R Sokolovskiy


LOCAL PAGE:
12 OF 13

TITLE:
Analog 4X1 Module

DATE LAST MODIFIED:
Mon Mar 14 17:04:13 2005

DWG.#:
C73147

REV:
02



1

2

3

4

5

6

7

8

9

10

11

12

13

14

FXS0_INT_N

FXO_INT_N

SDO

TEST4

TEST5

RST_N

FXS0_CS_N

FXO_CS_N

FXS0_RESET_N

IN

IN

IN

IN

IN

IN

IN

IN

IN

7

6

6

7

2

7

6

7

7

11

11

11

11

11

11

11

11

13

1

2

3

4

5

6

7

8

9

10

11

12

13

14

FXO_RESET_N

FXO_RGDT_N

FXO_TGDE_N

FXO_TGD_N

SSPS_CLK

TEST2

FXO_RG_N

TEST3

TEST1

IN

IN

IN

IN

IN

IN

IN

IN

IN

6

6

6

6

3

6

6

6

6

11

11

11

11

11

11

11

11

11

TEST POINTS