# DPSD BIOS ENGINEERING

Intel Corporation, 5200 NE Elam Young Parkway Hillsboro, OR 97124-6497

 DATE:
 January 30, 2003

 Subject:
 P08-0030 (Production 08, build 0030)

#### About This Release

- PT84510A.86A.0030.P08.0301300054
- PXE-2.0 [Intel Boot Agent Version 4.0.19 (build 83)] for ICH2 LAN Controller
- •

# Features/Errata Fixed in This Release

### P08-0030

• Correct the L2 cache size reported in BIOS Setup for the 2.0GHz Celeron<sup>®</sup> processor.

P07-0029

• Fixed issue where system may hang after exist from setup screen.

P06-0027

- Fixed memory detection issue after AC power failure.
- Added the enhanced chassis intrusion support.

P05-0024

• Disabled functionality of the F8 and F12 POST hotkeys, if a supervisor password has been installed and the user access level is not set to "full".

P04-0023

- Created an error message to be displayed when an unsupported processor is installed.
- Added support for additional processors.
- Added support for Express BIOS Update (EBU) 1.13.
- Changed several fields and screens to display additional processors.
- Fixed issue where some PCI devices were not functional on PCI add-in cards that had PCIbridges on them.

## P03-0021

- Added SPD mode memory support.
- Added 48-Bit LBA support for larger hard disk drives.
- Corrected an issue where some processor speeds were being displayed incorrectly.
- Fixed PS/2 mouse wake from ACPI S3 mode for some operating systems.
- Added ISA Enable Bit feature into the BIOS Configuration mode.

P02-0015

- Added additional processor support.
- Added USB Legacy support for the NEC\* USB 2.0 part. This code is made for a dynamic OHCI configuration. No EHCI support is included in the legacy code and this limits boot devices to USB 1.1 speeds until the EHCI drivers can take over control of the device.
- Fixed a problem where the system failed to boot from USB CD-ROM drive. USB CD-ROM drives now will boot from all USB ports.
- Added an option to disable boot-up from ARMD (ATAPI Removable) devices.
- Speeded up POST time.
- Fixed issue where onboard IDE controller device PCI registers were getting programmed incorrectly during recovery mode.
- Removed SPD check during boot-up.
- Fixed SMBus issue where in certain cases it would hang the system on POST code D3.
- Upgraded the memory detection code for DDR SDRAM to the latest revision reference code.

P01-0012

Initial BIOS release

## \* Other names and brands may be claimed as the property of others.