============================================================================= Intel(R) Server Board SE7520BD2 BIOS RELEASE NOTES ============================================================================= Intel Enterprise Platform & Services Marketing Intel Corporation 2111 N.E. 25th Avenue, Hillsboro, OR 97124 USA ============================================================================= DATE: July 1, 2005 TO: Intel server platform SE7520BD2 customers Subject : One Boot Flash Update Package for Intel SE7520BD2 BIOS P7.40 BMC 45 FRUSDR 6.6.3 ============================================================================= Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Intel is a registered trademark of Intel Corporation. *Other names and brands are the property of their respective owners. Copyright (c) 2005 Intel Corporation. ============================================================================= ABOUT THIS RELEASE ============================================================================= Build # : 0068 Build Stamp : SE7520BD22.86B.P.07.40.0068.040320052233 Build Date : 03 April 2005 Checksum : AAE6 ============================================================================= BIOS COMPONENTS/CONTENTS ============================================================================= PXE Ver. : Intel(R) Boot Agent GE v1.2.26, PXE 2.1 Build 084 (WfM 2.0) : Marvell(R) Yukon PXE v3.02 (20040811) SCSI Ver. : (a) BIOS Versions: IM/IME BIOS = 5.10.01 IS BIOS = 5.11.02 (b) FW version: FW versions with concatenated sEEPROM IM/IME = 1.03.15 IS = 1.03.15 sEEPROM = Revision C SATA Ver. : Intel(R) Embedded Server RAID Technology 5.3.06041436I VGA Ver. : ATI* RAGE* XL GR-xlints3y.019-4.333 BIOS Base : AMIBIOS 8.00.10 Processor stepping(s) supported: Intel(R) Xeon(TM) Processor 2.133MHz,2.80GHz (with FSB 667MHz / 800MHz) Microcode update versions: CPUID Microcode update ID F34h 14(M1DF3414) (Production) (D0) F41h 0D(MBDF4112) (Production) (E0) F43h 04(M9DF4304) (Production) (N0) ============================================================================= SUPPORTED FUNCTIONALITY ============================================================================= 1. 6 * DIMMs DDR-266 / DDR-333 2. Intel(R) Xeon(TM) Processor with 667MHz/800MHz system bus speed. 3. Multi-boot support. 4. System Flash BIOS ROM 5. COMA/COMB port 6. CD-ROM boot 7. Floppy port 8. PCI 33/66, PCI-X 66/100/133 mode 1, PCI-E x 4, PCI-E x 8, PCI-X 66/100/133 mode 2 slots 9. ATI* Rage* XL VGA 10. Serial ATA 13. Clear CMOS 14. Legacy Power button 15. ACPI S0/S1/S4/S5 15. Setup screen 16. Summary screen during POST 17. Legacy USB keyboard / mouse / Floppy / CDROM / HD 18. ARM (ATAPI Removable Media) / IRM (IDE Removable Media) 19. Custom CMOS load/save 20. BIOS recovery 21. Intel Platform Security 22. Intel Server Management 23. LSI 53C1030 dual channel SCSI 25. Customer CMOS backup/restore 26. IMT support 27. User Binary feature 28. SERR/MERR detection & logging for runtime 29. Int15 for ABS2.0 30. ACPI SPCR (Serial Port Console Redirection) 31. NMI detection for PERR/SERR 32. Rolling BIOS 33. SOL (Serial On Lan) 34. Multi-disk Recovery ============================================================================= SYSTEM FIRMWARE REQUIREMENTS/REVISIONS ============================================================================= - PC87431M mini-Baseboard Management Controller (mBMC) from National Semiconductor: FW Revision 2.31 (or later) - Intel(R) Management Module (IMM) BMC: FW Revision 0.20 (or later) *if IMM card installed - SE7520BD2 FRU/SDR package: BD-6.2.1 (or later) ============================================================================= SYSTEM FIRMWARE REVISIONS TESTED AT TIME OF RELEASE ============================================================================= - PC87431M mini-Baseboard Management Controller (mBMC) from National Semiconductor: FW Revision 2.40 - Intel(R) Management Module (IMM) BMC: FW Revision 0.43 *if IMM card installed - SE7520BD2 FRU/SDR package: BD-6.6.3 ============================================================================= IMPORTANT INSTALLATION NOTES ============================================================================= The files accompanying this text file are designed for use only by the Intel® One Boot Flash Update utility. Refer to the One Boot Flash Update Installation and User Guide that is located on the Intel(R) Server Manager v8.x software distribution for information ont the use of the utility. ============================================================================= KNOWN ISSUES/WORKAROUNDS ============================================================================= The following features/functions are not completed yet - The BIOS setup item "Maximum CPUID Value Limit" must be enabled for installing some legacy OSes which do not support it. - For NT4.0 installation, user must manually to disable legacy USB & enable "Maximum CPUID Value Limit" from BIOS setup. - ABS2.0 - When BIOS get into RECOVERY MODE, the screen doesn't have any response due to rolling-bios limitation. (continous 5 short beep means recovery fail, 4 short beep and then a long endless beep means recovery successful.) - Others ============================================================================= FEATURES ADDED ============================================================================= Build 0068: P.07.40 - None Build 0067: P.07.30 - None Build 0066: P.07.20 - None Build 0065: P.07.10 - None Build 0064: P.07.00 - None Build 0063: RC02.07 - Add Production Candidate microcode M9BF4112 for E-0 stepping CPU. - Modify some SETUP help texts per Intel request (Onboard SCSI Mode, Power Switch Inhibit). Build 0062: RC01.07 - Update Rolling BIOS module to Beta 8 revision. - Update IST module to 8.00.10_IST_11B. - Upgrade DOSCMOS module to 00_00_05 revision. - Update ISM module to revision 00_01_03. - Update LSI SCSI OpROM for Integrated Striping (IS) to v5.11.02. - Update MMIO-64 module from Intel and change MMIO-64 support default value to disabled. - Add Production microcode M9DF4304 for N-0 stepping CPU. - Modify the Memory RAS feature per Intel request. - Change the default value of Enhanced Halt State(Q_C1E_SUPPORT) to enabled per Intel request. - Set recommended register setting(program D8:F0:R4Ch bits[13:0] to 0) by MCH BIOS Spec Update v1.03. - Change the Rolling BIOS error codes from 88XX to 86XX to match EPS1.05. - Remove some BIOS codes of GPNV event logging to reduce code size. Build 0061: P.06.00 - Remove Non-Production version microcode M9DF4304.TXT of N0 stepping CPU. Build 0060: RC01.06 - Update CPU module to 8.00.00_CPU-P4_3C.08. - Update IST module to 8.00.10_IST_11. - Support toggle Quiet Boot splash screen when a OpROM is executing in the background. - Support to free 8K(E000~E2000) of E000 segment for option ROM shadow. - Add a workaround for MCH errata 31:MCH responds with illegal access on the Hub interface for 32 GB memory configurations. - Add a workaround for MCH errata 32:Memory reference code not recognizing Address/Command parity capable ECC DIMMs. - Add a workaround for MCH errata 66: Some devices in the system may require lengthy selfinitialization sequence(up to 1.5 sec as defined by PCI Express Base Specification 1.0a) to complete before they are able to service Configuration Requests after reset. BIOS should allow a long enough ¡§wait¡¨before attempting a configuration access to such devices. - Add Production Candidate microcode M9DF4304 for N-0 stepping CPU. - Add Production Candidate microcode M1DF3414 for D-0 stepping CPU. - Add Production Candidate microcode M9BF410D for E-0 stepping CPU. - Add command to support system don't pause when POST error occur. (Only support for IMM card) - Add to support clear Custom CMOS defaults when user want to clear CMOS by jumper or via front panel. Build 0059: P.05.00 - (none) Build 0058: RC02.05 - (none) Build 0057: RC01.05 - Update CPU module to 8.00.00_CPU-P4_3C.07. - Update Intel Least Feature BSP module to 8.00.07_ILFBSP_03. - Update Rolling BIOS module to Beta5. - Update DOS CMOS e-module to DOSCMOS_00_00_04. - Update Intel Boot Agent for NIC1 Tabor to v1.2.26 - Update AMITOOLS to version 17. - Add a SETUP item [MMIO Above 4GB] to control the MMIO 64 bit feature. - Move some code from RUN_CSEG to POST_CSEG to increase runtime space. - Change SETUP item (Intel Speed step) string from ""Intel@ Speed Step tm Tech"" to ""Intel(R) Speed Step(TM) Tech"". - Per Intel IMM FW team request, BIOS needs to switch the Mux to System before performing any Serial Port initialization for performing console redirection. - Per Intel IMM FW team request, add to support send ""Set ACPI Power State"" command to BMC. Build 0056: P04.30 - (none) Build 0054: P04.00 - (none) Build 0053: RC01.04 - Follow Intel H/W request v0.21 to change register setting. 1. Change cfg (0,0,1) [64h] bit <5> from 0b to 1b. 2. Change cfg (0,2,0) [3Eh] bit <1> from 1b to 0b. [14Ch] bit <20> from 0b to 1b. 3. Change cfg (1,0,1) [4Ch] bit <2,1,0> from 000b to 111b. 4. Change cfg (1,0,3) [4Ch] bit <2,1,0> from 000b to 111b. 5. Change cfg (0,4,0) [3Eh] bit <1> from 1b to 0b. [6Ch] bit <3> from 1b to 0b. [14Ch] bit <20> from 0b to 1b. 6. Change cfg (0,6,0) [3Eh] bit <1> from 1b to 0b. [6Ch] bit <3> from 1b to 0b. [14Ch] bit <20> from 0b to 1b. - Move USB data segment from E900h to E800h to free more runtime space. - Update NIC2 - Marvell PXE ROM to V3.02. - Add the Intel(R) Xeon(TM) Processor E-0 Production Micro code(MBDF4109.TXT). Build 0050: RC03 - Update Intel Least Feature BSP source code from Intel. - According MCH BSU 0.82, document#64:Required Register Settings. To take full advantage of the changes in the MCH Silicon, for stability on MCH B0 stepping and above, Intel recommends that BIOS clear bit 12 of D0:F2:R0A4h and set bit 15 of D0:F2:R09Ch very early during boot. Build 0049: B19 - Not use ICH GPO16 for warm boot pin to notify BMC due to the procedure OEM_PrepareForHWReset is enough to notify BMC warm-boot. Build 0048: B18 - Add a SETUP item in Main Menu to display MCH stepping. - Update Marvell PXE ROM v2.05(57K)instead v2.05(30K). Build 0046: B17 - Update DOS CMOS e-module to DOSCMOS_00_00_03. - Update CPU module to 8.00.00_CPU-P4_3C.06. - Add to support INT15_DA12 function per Intel request. - Disable USB controller #4 due to SE7520BD2 not support 8 port USB. - Move the item [Remote Access] & [Serial Port Number] to Serial Console Menu. - Change the BIOS POST message "IA32e Capability" as "EM64T". - Set "Floppy A" disabled and grayed out when "Onboard Floppy Controller" was disabled - Marketing has requested that we have an EFI-32 Welcome Screen message displayed just before the EFI Shell prompt appears. This is to inform users who may have no documentation or experience with EFI-32 and have booted to EFI perhaps on accident. The Message should look like the following: **** Extensible Firmware Interface (EFI) shell **** --------------------------------------------------- Welcome to the EFI shell, an embedded pre-OS environment. By default, the system boots to the EFI shell when no other bootable media are found. If you did not intend to boot to the EFI shell, please insert a bootable media and reboot the system or check your boot device order in the F2 BIOS setup. For help on using EFI, type at the shell prompt. To learn more about EFI, please visit the EFI website at http://developer.intel.com/technology/efi Build 0045: B16 - Add to support Load BIOS "Custom Defaults" after system loses battery power or CMOS checksum BAD. - Add to send ACPI mode Configuration command (C0h/83h) to the BMC to update the ACPI mode bit when the ACPI mode changes. - Add to display Non-Fatal or Fatal information for PCI-E uncorrectable error NMI. - Add a Workaround From Intel to improve throughput when insert certain cards in system.Add a BIOS setup item [Advanced -> PCI Configuration -> PCI Priority Arbitration].This would be disabled by default and would only be enabled for if someone was using Emulex cards and seeing the throughput issue. - Update Marvell PXE OPROM from V2.03 to V2.05. - Update multi-language string from Intel. - Modify the error message "Thermal Trip failure" to "Thermal failure due to PROCHOT#" to avoid confuse to user. - Change the USB default setting to improve the USB signal. This was fixed by set the USB setting as below: USB AFE Dis : [IREF 425EN] USB AFE RCAL: [IRCAL 425EN] USB AFE ICAL: [ICAL 425EN] - Freeze the "CMOS" map. =================================================================================== ISSUES FIXED =================================================================================== Build 0068: - P.07.40 - Fix IMM can not get valid video when system has double termination and bad common biasing on the DVI interface. Build 0067: - P.07.30 - Fix defect 74443: During Win2003 boot up there is approximately a 20 second pause where video is lost by update ATI VGA OPROM (Ver: GR-xlints3y.4.333). - Fix defect 74769: OS can not get the correct memory size when installed 16 GB memory. Build 0066: - P.07.20 - Add a BIOS workaround to fix can not enter LSI 320-2 OPROM utility issue. Build 0065: - P.07.10 - Modify CPU setup option: 1. Modify some CPU setup option strings. 2. Set default of "Intel(R) Speed Step(TM) Tech" to Auto. 3. Set default of "Execute Disable Bit" to Enable. 4. Make "Hardware Prefetcher and Adjacent Cache Line Prefetch" options available as specified and default value is disabled. - Fix system boot very slow if KVM is enabled. - Fix defect 74753: BMC's date is slower one day than BIOS in 2005. - Fix defect 74636: SetSystemBootOptions to have console redirection on next boot not overriding bios configuration Build 0064: - P.07.00 - None Build 0063: - RC02.07 - Fix defect 74754: Onboard SATA RAID build RAID mode shows wrong hard disk partitions size under NetWare 6.5 SP2 with BIOS RC01.07. - Fix defect 74752: BIOS P06 hangs when 3rd party RAID cards are added and F2 is pressed to enter BIOS setup. - Fix BIOS can not boot from El Torito format CD. - Fix BIOS RC01.07 will report POST error 0146 of Bus #2 Device #5 Function #1 (SCSI Function #1) - Fix SMBIOS fields need to change for Rec 3 for FRUSDR. Build 0062: - RC01.07 - Fix pressing "ESC" to toggle Quiet Boot splash screen when a OpROM is executing in the background will also skip OpROM init if the OpROM utility supports "ESC" to skip OpROM init. - Include AMI Core Fixes USB0062 and USB0090 to support 1GB USB DOK. - Fix User Binary execution issue. - Fix when clearing Admin Password does not also clearing User Password. - Fix defect 74695: Hot Swap FAN Fault LED turning on unexpectedly in Riggins LX Chassi (with or/without IMM). - Fix defect 74709: Matrox G2/Dualp-PL VGA Card Cause OEM Logo display error. - Fix defect 74483: Add back the Memory mirroring option to setup. - Fix defect 74656: Memory redundancy and DIMM state is not preserved after reboot. - Fix defect 74666: [IMM] The system does not keep DIMM fault LED always after generating MBEs. - Fix defect 74482: Add the New MMIO back into the BIOS when fixed. - Fix defect 74701: Special HyperThread MPS CMOS token requested that allows primary/secondary processor check skipping and adds both primary/secondary threads to MPS table. - Fix defetc 74737: AMCC 9xxx Adapter doesn't get it's BAR set properly Build 0060: - RC01.06 - Fix defect 74650:(XG)some big OEM customers request to add their OEM word string into SMBIOS type11. - Fix defect 74698: S2 Full Load Storage Stress failed under RHEL AS 3.0 U3 32 bits on BIOS P05. - Fix defect 74187: System hang when trying to enter the oprom of Adaptec AAR-1210SA and AAR2410SA. - Fix defect 74692: Adaptec Series SCSI/SATA RAID Card can not enter into its option ROM utility menu. - Fix defect 74694: system fan always runs at full speed when memory exceed 4G on fab7 board. - Fix one fail item in Self Test v4.6.1: The value of MCH (0,0,0), offset D4h is not correct. (Need to ve set to 03h) - Add AMI core fix to solve the problem that connecting USB stick will scrambles boot order. - Change the Setup item Q_HW_Prefetcher & Q_ACL_Prefetch default value to disable. - Fix update micro code fail by Int15 function when ILFBSP swap BSP to AP. - Fix updating micro code for any other stepping not present in NCBLK will destroy previous micro code. - Add AMI Core fix for support of USB DOK devices that are 1GB in size or greater. - Add AMIBISO8 Errata #20040001: CMOS checksum will fail after 30~40 times reboot. - Fix BIOS does not log Single Bit Memory error correctly. - Fix F2 BIOS Setup Hot Key not recognized thru console redirection over LAN. Build 0059: - P.05.00 - (none) Build 0058: - RC02.05 - Remove the Mirror SETUP option. Build 0057: - RC01.05 - Fix floppy controller resource always exist if floppy controller is disabled by auto detect floppy present. - Fix system will show message "Unknown interrupt - HALT!!" during EFI-32 boot. - Fix sometimes will occur FSB mismatch error when installed E-0 stepping CPU. - Fix system always power on when AC loss and resume at early POST. - Fix Int15-Function E801h can not repport correct memory size when installed 3GB memory or more in system. - Fix BIOS SMI code will disable both MBE & SBE detection when SBE is over 10 times in an hour. - Fix when an option ROM hooks INT19h to gain control at boot and the user has entered and exited the BBS popup without selecting a boot device, the option ROM does not regain control. - Fix BIOS SETUP report wrong L2 cache value when installed N-0 Stepping CPU in system. - Change setup question "Adjacent Cache Line Prefetch" and "Hardware Prefetcher" poweron and default value to "Enabled. - Fix system reset when booting from PC DOS J6.30/V bootable CD with Acer CD-ROM 36X/AKU CDROM drive. - Fix when IDE and COM port share the same IRQ, system hangs in DOS with the message "Stack overflow". - Fix CMOS will clear after press ESC key on remote site then reset before display popup menu. - Remove check NVRAM layout checksum before save/load custom default. - Fix alway load micro code from NCBLK 2 during POST if NCBLK has micro code. - Fix update micro code fail from Int15. - Fix when the first time disable the FDD controller if no floppy present then boot to OS, the PnP also still report FDC resource. - Fix can not init OPROM of HP-PQS card. - Fix timing issue with display toggle cause Logo corruption. - Add back the Memory mirroring setup option - Fix can not enter LSI 320-1 MageRAID (FW:1L33) Configyration Utilitywhen pressing a hot-key . - Fix BIOS setup Server Management page indicates incorrect SDR value. - Fix (XL)on SRA SE7520BD2 SCSI board, LSI 320-0,1 2 SCSI RAID card can not enter RAID setup menu. - Fix SMBIOS Type 8: Port Connector Information has got the wrong information. - Fix Memory Fault DIMM LED's are not ON after injecting the SBE in Non RAS mode. - Fix SetSystemBootOptions to have console redirection on next boot not overriding bios configuration. - Fix CRERR04 - during console redirection and EMP is enabled. - Fix CMOS Variable GUIDs need to follow PM I EAS spec. Build 0056: - P04.30 - Fix BIOS POST sometime hang on POST code A2h during DC power cycling tests. Build 0054: - P04.00 - Fix Memory RAS: Actual failover is not reported after injecting multi-bit error. - Fix System sometimes hung at "Memory Initializing..." during POST. - Fix The system will hang on Lan Console screen when disable BSP. - Fix SETUP item [No Execute Technology] is not exist when install E0 stepping CPU in system. Build 0053: - RC01.04 - Fix Incorrect total memory size displayed on SMBIOS Type 19 when Sparing mode is enabled. - Fix (P02) --- Memory Fault LED's are not sticky on system reboot in Memory SPARING. - Fix PCI-E ACPI MCFG table not created. - Fix Rolling Bios - Cannot correct a corrupted Bank1 BIOS image without specialized tools. - Fix BIOS is not enabling FW access to the FRU LED. - Fix sometime System will shows abnormal error message when clear CMOS via Front Panel. - Fix BIOS setup item "NMI Control" has no function when IMM is present. - Add AMI CORE_m037 from Intel to fix for the second part of the issue regarding errors reading AMIBOOT.ROM. - Fix if AP is the least feature, the SMBIOS Type 4 CPU2 information will disappear. - Fix BIOS will detect a Floppy Drive even when a Floppy Drive is not present. - Fix BIOS can not toggle to another bank if system hang between Post code D1 ~ 78. - Fix if main bios micro code module has the last micro code and load from main bios will cause system hang at 20. - Fix E820 table will report error if disabled remap and installed 4G memory. Build 0052: - P03.10 - Fix Cert-2003-HCT 11.2 - USB Device Wake Up test fails. Test tries to wake from S4 which is not supported via USB. - Fix Error at end of post: Insufficient runtime space for MPS data. Build 0051: - P03 - Fix New MCH Errata concerning hang during PIC mode w/ HT Disabled. - Fix System does not blue screen when injected with multi-bit error. - Fix BIOS reports wrong chipset stepping (C2 when C4 installed). - Fix SE7520BD2 BIOS shouldn't call out Emulex in PCI Priority Arbitration setting. Build 0050: - RC03 - Fix system post speed too slow (Stay POST code A2h too log). - Fix PCI-E lane failure/retraining behavior not as expected. - Fix PCI-E uncorrectable fatal error - error status registers not cleared. - Fix PCI-E correctable errors do not clear error status registers after reboot - Fix The error message "Error(0195): Front Side bus mismatch." displayed if Processor 01 disabled. - Fix Incorrect the wrong Processor Information on SMBIOS Type 4 when BIST Processor is populated. - Fix BIOS report wrong CPU information and wrong message during POST while BIST processor is populated. - Fix Suggest to modify the Memory Maximum Capacity on SMBIOS Type 16 to dynamic. - Fix Setup item ¡§NX Support¡¨ has been hidden on NX supported CPU. - Add AMI fix for The Hot Key message is disorderly on OEM Splash Screen when output by G450 add-in card. - Follow Intel suggestion, remove some code of INT15 DA20h due to we do not support the NEC MWA for E7520. - Fix SOL not activating before video data comes up on monitor - Fix Multi-Disk Recovery feature sometimes fail on TEAC USB Floppy. - Add AMI CORE_m037 to fix USB flash drive doesn't work in bootblock. Build 0049: - B19 - Fix BIOS report wrong CPU information and wrong message during POST while BIST processor is populated. - Fix system will hang when inser BIST error CPU in system. - Fix recovery fail form USB Plextor CD-RW. - Fix System can't shutdown correctly under RHEL AS3 UP2 64 bits! - Fix B13--BIOS version string is displaying wrong value on Win2000 AS. - Fix Cert-2003-HCT 11.2 - USB Device Wake Up test fails. Test tries to wake from S4 which is not supported via USB - Fix System shows abnormal error message when Clear CMOS via Front Panel with IMM attached and Clear CMOS jumper 1-2 is closed. Build 0048: - B18 - Fix DIMM presence detection: Can't detect presence of single DIMM when IMM Pro installed. - Fix SMBIOS Type 8: Port Connector Information: SATA Internal reference designator dose not match Board silkscreen. - Fix PCI-E Unsupported Request Mask register not enabled. Build 0046: - B17 - Fixed the boot order may become scrambled when a new device is introduced to the "Boot Device Priority" menu in BIOS setup. - Fixed recovery mode will destory some RB Flag. - Fixed after recovery BIOS, then use AFUDOS /ixx.rom /kx will fail. Build 0045: - B16 - Fix B12 --- Memory Fault LED's are not glowing on Memory SPARING. - Fix BIOS is not displying Sparing DIMMs information for slots in bios setup. - Fix Platform Mismatch communication between BIOS and BMC (IMM). - Fix system always display the message in Quite boot mode even if the "Hit Message Display "is disabled in setup menu. - Fix WHQL-HCT 11.2 unreported Memory and IO Port test failed when plugging IMM under W2K3. This issue was fixed by reporting IMM I/O port (CA2, CA3, CA4, CA5) if it is exist in system. ============================================================================= REFERENCE MATERIAL ============================================================================= Intel(R) Server Board SE7520BD2 BIOS External Product Specification (EPS) Intel(R) Server Board SE7520BD2 Technical Product Specification (TPS) ============================================================================= BIOS RECOVERY INSTRUCTIONS ============================================================================= - Build Recovery Storage A.Recovery from Big Storage 1. Prepare a formatted storage such as USB DISK_ON_KEY. 2. Copy AMIBOOT.ROM to it. B.Multi-Disk Recovery 1. Prepare 2 blank disks. 2. Copy amiboot.000 to disk0, amiboot.001 to disk1. - Execute BIOS Recovery 1. User Forced Recovery - set Recovery Boot Jumper J4H1 (1-2) short. - Insert the Recovery storage into USB port. - Power on system - System boot and the screen will display the flash progress. - When flash complete, power off system and remove jumper from J4H1 (1-2) 2. Auto Recovery - If system ROM is damaged (checksum BAD), system will perform BIOS recovery automatically. **NOTE** : - If run recovery, jumper J1B1 (BIOS partition selection) should set to pins 1-2 to select the correct BIOS partition. - The recovery only supports the storages of both type 12 & FAT16. ============================================================================= [END OF RELEASE NOTES]