============================================================================= Intel(R) Server Board SE7520JR2 BIOS RELEASE NOTES ============================================================================= Intel Enterprise Platform & Services Marketing Intel Corporation 2111 N.E. 25th Avenue, Hillsboro, OR 97124 USA ============================================================================= DATE: July 1, 2005 TO: Intel server platform SE7520JR2 customers Subject : One Boot Flash Update Package for Intel SE7520JR2 BIOS P8.10 BMC 47 FRUSDR 6.6.3 ============================================================================= Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Intel is a registered trademark of Intel Corporation. *Other names and brands are the property of their respective owners. Copyright (c) 2005 Intel Corporation. ============================================================================= ABOUT THIS RELEASE ============================================================================= Build # : 0081 Build Stamp : SE7520JR22.86B.P.08.10.0080.051820051126 Build Date : May 18, 2005 Checksum : 7008 ============================================================================= BIOS COMPONENTS/CONTENTS ============================================================================= PXE Ver. : Intel(R) Boot Agent GE v1.2.26, PXE 2.1 Build 083 (WfM 2.0) SCSI Ver. :(a) BIOS Versions: IM/IME BIOS = 5.10.04 IS BIOS = 5.11.03 (b) FW version: FW versions with concatenated sEEPROM IM/IME = 1.03.39 IS = 1.03.39 sEEPROM = Revision C SATA Ver. : ICH5R serial ATA RAID OPROM v5.3.06041436I. VGA Ver. : ATI* RAGE* XL GR-xlints3y.019-4.333 BIOS Base : AMIBIOS 8.00.10 Processor stepping(s) supported: Intel(R) Xeon(TM) Processor with 800MHz FSB Microcode update versions: F34h 14(M1DF3414) (Production) (D0) F41h 12(M9DF4112) (Production) (E0) F43h 04(M9DF4304) (Production) (N0) ============================================================================= SUPPORTED FUNCTIONALITY ============================================================================= 1. 6 * DIMMs DDR-266 / DDR-333 / DDRII-400 2. Intel(R) Xeon(TM) Processor with 800MHz system bus speed. 3. Multi-boot support. 4. System Flash BIOS ROM 5. COMA/COMB port 6. CD-ROM boot 7. Floppy port 8. PCI 33/66, PCI-X 66/100/133 mode 1, PCI-E x 4, PCI-X 66/100/133 mode 2 slots 9. ATI* Rage* XL VGA 10. Serial ATA Non-RAID 13. Clear CMOS 14. Legacy Power button 15. ACPI S0/S1/S4/S5 16. Setup screen 17. Legacy USB keyboard / mouse / Floppy / CDROM / HD 18. ARM (ATAPI Removable Media) / IRM (IDE Removable Media) 19. Custom CMOS save/restore 20. BIOS recovery 21. Multi-disk Recovery 22. Custom CMOS save/restore 23. Intel Platform Security 24. Intel Server Management 25. Custom CMOS backup/restore 26. IMT support 27. User Binary feature 28. SERR/MERR detection & logging for runtime 29. Int15 for ABS2.0 30. ACPI SPCR (Serial Port Console Redirection) 31. NMI detection for PERR/SERR 32. Rolling BIOS 33. SOL (Serial On Lan) ============================================================================= SYSTEM FIRMWARE REQUIREMENTS/REVISIONS ============================================================================= - PC87431M mini-Baseboard Management Controller (mBMC) from National Semiconductor: FW Revision 2.31 (or later) - Intel(R) Management Module (IMM) BMC: FW Revision 0.20 (or later) *if IMM card installed - SE7520JR2 FRU/SDR package: JR-6.2.1 (or later) ============================================================================= SYSTEM FIRMWARE REVISIONS TESTED AT TIME OF RELEASE ============================================================================= - PC87431M mini-Baseboard Management Controller (mBMC) from National Semiconductor: FW Revision 2.40 - Intel(R) Management Module (IMM) BMC: FW Revision 0.47 *if IMM card installed - SE7520JR2 FRU/SDR package: JR-6.6.3 ============================================================================= IMPORTANT INSTALLATION NOTES ============================================================================= The files accompanying this text file are designed for use only by the Intel® One Boot Flash Update utility. Refer to the One Boot Flash Update Installation and User Guide that is located on the Intel(R) Server Manager v8.x software distribution for information ont the use of the utility. ============================================================================= KNOWN ISSUES/WORKAROUNDS ============================================================================= - The BIOS setup item "Maximum CPUID Value Limit" must be enabled for installing some legacy OSes which do not support it. ============================================================================= FEATURES ADDED TO THIS BIOS RELEASE ============================================================================= Build 0081: P.08.10 - (none) ============================================================================= ISSUES FIXED IN THIS BIOS RELEASE ============================================================================= Build 0081: P.08.10 - Update EFI32 to WW20.2 and Uhchlp.c(WW21.1) to fix defect 76195 - EFI works abnormal when loop back installed in COM A. - Fix defect 76212 - Address Intel SpeedStep Technology functional issues *************************************************************************************** *************************************************************************************** [END OF CURRENT RELEASE NOTES] ============================================================================= Pedigree of Changes of previous BIOS releases ============================================================================= Build 0079: RC03.08.00 (Release Candidate for P08) - Clear USB 2.0 PCI register 6Ch bit 1 and bit 14 to fix defect 76181, 76189,76194, and 76143. - Fix defect 76205 - System can not detect PCI error. - Fix defect 76198 - Installed 6*DIMM and configured RAS to Mirroring, there are exhibited the wrong memory states after poisoned in Bank2. - Fix defect 76199 - Update Type 17 Bank locator. - Modify to update DIMM status immediately in BIOS setup once the Memory RAS state is configured for mirroring or sparing. - Fix IMM will turn on DIMM failed LED when it controls Fan FRU LED. - Update Load.c of EFI e-Module. - Hide Intel Speed Step option and change default value to disable in setup menu. Build 0078: RC02.08.00 (Release Candidate for P08) - Force non-compliant nVidia graphics card to use 32bit addressing. - Include CPU e-Module fix CPU40059 to fix IMT memory test too slow. - Add a workaround to fix defect 76171 - Several RAID cards will hang at IRQ6 when POST. - Fix defect 76176 - SBE can not be logged in SEL. - Fix defect 76177 - Can't light faulty DIMM LED even if SBE counter exceeds its threshold. - Update Ehci.c of EFI e-Module to fix Console Redirection no longer work in EFI. Build 0077: RC01.08.00 (Release Candidate for P08) - Add a setup option to clear Eventlog automatic when it is full. - Add to support Mixed CPU configuration error message(0198). - Add a new setup option to actually disable the logging of the Timestamp Sync. event(0x83) that happens every boot. - Add to generates 3 beeps when total memory ranks more then MCH limit. - Fix defect 76094 - Fault LED and Wrong Message can not indicate the Bad Memory Bank on POST in SBE. - Fix defect 76113 - System can not report 8170 error. - Upgrade Rolling BIOS e-Module to Beta9 revision. - Fix defect 76099 - Wrong Memory status under BIOS setup when total memory rank in 8 and under Mirror mode. - Fix defect 76100 - Memory Spare not supported when bank0 larger then bank1 and 2. - Remove the entries for EISA ID ports. - Fix defect 76002 - FRB4 policy only work at the 1st time but failed at 2nd time or later. - Fix defect 76134 - Set Power & reset button inhibit to "enabled", user still can perform CMOS clear via Front Panel when DC off. - Update setup string (Memory RAS) with Multi-language. - Fix defect 76127 - Boot selection does not present all USB devices. - Upgrade USB e-Module to 2.24.00_Beta5. - Add BMC selftest retry to get the BMC status. - Downgrade IST e-Module back to IST_09A. - Upgrade EFI module to WW15.3. - Fix memory sizing error may destroy CP. - Fix defect 76161 - Network boot option only probes first NIC only. - Fix defect 76122 - System reports "Insufficient Memory to Shadow PCI ROM" when installed LSI 21320 SCSI card. - Fix defect 76164 - Asserting NMI on PERR/SERR works abnormal during POST time. - Fix defect 76166 - System can not shut-down when 3COM Modem Card "USR5610B" populated in any slots. - Fix defect 76119, 76121 - System won't boot with some cards(2 or more PXSA4 Adapters, Write Cache add-in card) installed. - Fix defect 76005 - PCI-SIG PCI-E test suite failed. - Fix Multiple EventLog for SBE and MBE. - Fix User Binary Mask20 can not be executed if "No Runtime Code" bit is set in the structure. - Update LSI SCSI BIOS & FW. IM/IME BIOS = 5.10.04 IS BIOS = 5.11.03 FW = 1.03.39 Build 0076: P.07.40 - Fix- Advanced IMM can not get valid video with double termination and bad common biasing on the DVI interface. Build 0075: P.07.30 - Fix - Windows* Server 2003 with /PAE does not see 16GBs (4x4GB DIMMs). - Upgrade ATI VGA OpROM (GR-xlints3y.019-4.333) Build 0074: P.07.20 - Add a BIOS workaround to fix LSI 320-2 FW1L33 OpROM issue. Build 0073: P.07.10 - Make "Hardware Prefetcher and Adjacent Cache Line Prefetch" options added to BIOS Setup Utility with default values set as "Disabled". NOTE: System performance will be affected by configuring these options. System Performance may increased or decrease depending on the applications being used. - BMC timestamp fix - CPU setup option changes. 1. Modify some CPU setup option strings. 2. Set default of "Intel(R) Speed Step(TM) Tech" to Auto. 3. Set default of "Execute Disable Bit" to Enable. - Fix - for very slow booting if KVM is enabled. - Fix - for SetSystemBootOptions command will not keep provious setting. Build 0072: P.07.00 - Include some help text corrections - Fix defect introduced by USER Flash side-effect - Fix defect for Int13h, function 15h - Fix defect for SCSI OpROM issue with console redirection enabled - Fix defects for PMM cannot find enough extended memory for setup menu after OpROM - Fix defect for updating SMBIOS Type 1/2/3 default string and Chassis Manufacturer field. - Change the default value of Enhanced Halt State(Q_C1E_SUPPORT) to enabled - Change the Rolling BIOS error codes from 88XX to 86XX to match EPS1.05. - Fix pressing "ESC" to toggle Quiet Boot splash screen when a OpROM is executing in the background will also skip OpROM init if the OpROM utility supports ""ESC"" to skip OpROM init." - Set recommended register setting(program D8:F0:R4Ch bits[13:0] to 0) by MCH BIOS Spec Update v1.03. - Fix User Binary execution issue. - Fix when clearing Admin Password not clearing User Password. - Fix customer requires new BIOS setup option for special handling of HTT CPU for FreeBSD v4.5 compatibility. - Remove the code relate with GPNV event logging to reduce code size. - Including AMI* Core Fixes USB0062 and USB0090 to support 1GB USB DOK. - Modify the Memory RAS feature - Modify some strings to match EPS v1.05. - Fix PXE Boot NIC order is incorrect - Fix BIOS can not detect ELPIDA* 1G DDR2 DIMM. Build 0069: P.06.00 - Change CPU microcode status as following: M1DF3414.TXT | Assembly format, Revision 14 | D-0 MBDF410D.TXT | Assembly format, Revision 0D | E-0 remove N0 non-production microcode. - Add MCH Errata 31: MCH responds with illegal access on the Hub interface for 32 GB memory configurations. - Add MCH Errata 32: Memory reference code not recognizing Address/Command parity capable ECC DIMMs. - Update IST module to 8.00.10_IST_11 - Update micro code by Int15 failed when ILFBSP swap BSP to AP. - Update CPU module to 8.00.00_CPU-P4_3C.08. - Add CPU microcode M9DF4304.txt to support 2MB L2 Cache Xeon Processors N-0. Microcode update versions: F43h 04(M9DF4304) (Production Candidate) (N0) - Update CPU D-0 and E-0 micro code. F34h 14(M1DF3414) (Production Candidate) (D0) F41h 0D(MBDF410D) (Production Candidate) (E0) - Add to support toggle Quiet Boot splash screen when a OpROM is executing in the background. - Add to support IPMI command for don't pause when POST error occur. - Add to support clear custom CMOS defaults when the clear CMOS by user. - Disable Adjacent Cache Line Prefetch and Hardware Prefetcher per the Processor BWG v0.9 Build 0067: P.05.00 - Add to switch MUX to system before performing any serial port initialization. - Fix PXE-E04, PXE-E05 error Build 0065: RC01.05 - Fix Show "In-sufficient Memory to Shadow PCI ROM" at POST ending if system "Enabled" onboard SCSI and S-ATA RAID at the same time. - Fix Cursor jumping at POST ending point if Emulation "enabled" - Fix USB 2.0 not supported by current EFI drivers. - Fix PCI card memory space address is allocated above 4GB - Fix Addresing Adapters in 64-bit Environment - Fix Power & Reset Button still been locked when Clear Password Jumper 1-2 is closed. - Fix power restore policy as the following cases. Target: mBMC 2.40. Restore policy: Always off. Pull off AC power cord when the target system is power on. Pull on AC power cord again after about 10 seconds. The target system is turn on but this action is not an expected action. Result : Fail - Fix Issue with not recognize the option rom on OEM HPPQS board. - Fix Power/Reset Buttom would be locked if the selection of Pwoer/Reset switch Inhibit on BIOS Setup is "Enabled" with graying. - Fix Incorrect SDR version being displayed in Bios Server Management page. - Fix floppy controller resource always exist if floppy cotroller disabled by auto detect floppy present. - Fix update micro code fail form Int15. - Fix Memory Fault DIMM LED's are not ON after injecting the SBE 10th in Non RAS mode - Fix CMOS would be cleared after pressing ESC key on remote site several times. - Fix SetSystemBootOptions to have console redirection on next boot not overriding bios configuration - Fix Int15, Function E801h can not repport correct memory size when installed 3GB memory in system - Fix BIOS SMI code will disable both MBE & SBE detection when SBE is over 10 times in an hour. - Fix when an option ROM hooks INT19h to gain control at boot and the user has entered and exited the BBS popup without selecting a boot device, the option ROM does not regain control. - Fix timing issue with display toggle cause Logo corruption. - Add back the Memory mirroring setup option. - Remove disable SIO WDT at SIO init and include some loss (RBF0010) of upgrade RB module Beta4 revision. - Move procedure PIC_WORKAROUND_FAR to POST_CSEG from RUN_CSEG to free more space in segment RUN_CSEG. - Setup question updates for BWG 0.9's requirement. (CPUP40054) 1.Change setup question "Adjacent Cache Line Prefetch" and "Hardware Prefetcher" poweron and default value to "Enabled". 2.Change the wording of NX function(change to "Execute Disable bit") - Change _STR$_Intel_SpeedStep_tech from "Intel@ Speed Step tm Tech" to "Intel(R) Speed Step(TM) Tech". - Remove check NVRAM layout checksum before save/load custom default. - Change to AMITOOLS 17. use AMISSP2.EXE "-t" parameter in CORE.MAK Build 0063: P.04.40 - Fix BIOS will show "Clear CMOS by jumper" and keep clear CMOS until AC off when clear CMOS by IMM. Build 0063: P.04.30 - Fix: BIOS POST hang during DC power cycling tests. That is add syncSMBUS command to IMM. - Fix: Super IO Config Option removed from P04 BIOS. That is add back Super IO Config Options (BMC mode selection). Build 0061: P.04.00 - Fix - The system hang during the POST time if BSP "disabled". - Fix - The system hang during the POST time if AP swapped. - Fix - System hanged at memory count after several reset processes on P03.00 - Fix - Memory RAS: Actual failover is not reported after injecting multi-bit error - Fix - BAR error on PCI-E card which behind MCH C0 port. Build 0060: RC01.04.00 - Fix - Memory Fault LED's are not sticky on system reboot in Memory Sparing. - Fix - BIOS detects a Floppy Drive even when a Floppy Drive is not present. - Fix - POST show "Clear CMOS by jumper" when clear by IMM - Fix - if main bios micro code module has the last micro and load from main bios will cause system hang at 20. - Fix - RC03.03 recovery fail from legacy floppy. - Fix - can not toggle to another bank if BIOS hang between D1 with 78. - Fix - sometimes system hang at memory count. - Fix - sometimes will occur FSB mismatch error when installed E-0 stepping CPU. - Fix - Spelling error in oemboard.asd. - Fix - E820 table will report error if disabled remap and installed 4G memory. - Fix - BIOS is not enabling FW access to the FRU LED. - Fix - SMBIOS type 19 show incorrect end address when sparing mode. - Fix - BIOS setup item "NMI Control" no function when IMM is present. - Fix - NMI button on front panel was no function - Fix - if AP is the least feature, the SMBIOS Type 4 CPU2 information will disapper. Build 0059: P.03.00 - Add a display item in setup to show MCH stepping. and fix Defect#75888: BIOS REPORTS MCH4 as D0. - Add implementation of MCH BSU 0.82 Errata#73 for MCH IRQ hang workaround when MCH stepping is ¡§C2¡¨ or earlier. - Change USB2.0 dedicate to use IRQ5 instead of IRQ7 due to MCH PIC mode workaround use IRQ7 for LINKA/B/C/D. - Fix - System does not blue screen when injected with multi-bit error. - Fix - SE7520JR2 BIOS shouldn't call out Emulex in PCI Priority Arbitration Setting. Build 0057: RC03.03.00 - Fix - SOL issue, update SOL.ASM Build 0056: B20.03 - Fix - PCIe error not behaving as expected. - Fix - Setup menu display CPU2 status wrong if CPU2 disabled by BMC. - Fix - Incorrect CPU information on SMBIOS Type4 if BSP was disabled. - Fix - "Front Side bus mismatch" displayed if Processor 01 disabled. - Fix - modify the Memory Maximum Capacity on SMBIOS Type 16 to "Dynamic". - Fix - alway load micro code from NCBLK 2 during POST if NCBLK has micro code. - Fixed - system reset when booting from PC DOS J6.30/V bootable CD with Acer CD-ROM 36X/AKU CDROM drive. - Fixed - When IDE and COM port share the same IRQ, system hangs in DOS with the message "Stack overflow". - Fix Some legacy scsi BIOS + windows bootable CD will cause FDD access failure. Example: Tekram scsi BIOS. - Fix Multi-Disk Recovery feature sometimes fail on TEAC USB Floppy. Build 0055: B19.03 - Fix recovery fail form USB Plextor CD-RW. - Fix System can't shutdown correctly under RHEL AS3 U2 64 bits. - Fix Display wrong BIOS version on Win2k. - Fix SMBIOS type 19 will show incorrect value when sparing mode enabled. - Fix BIOS setup item ¡§NX Support¡¨ has been hidden on NX supported CPU. - Fix The Hot Key message is disorderly on OEM Splash Screen when output by G450 add-in card. - Fix some SMBIOS data were wrong on JR2 MLB. - Fix Unable to auto power off NetWare 6.5 SP1 server, when inserted Emulex LP9002LP-F2 card into Full Length PCI-X Slot. Build 0054: B18.03 - Change the Socket Designation information indicate as CPU 1/CPU 2 instead of CPU 0/CPU 1 in SMBIOS Type 4. - Fix BIOS report wrong CPU information if Processor 1 disabled. - Fix Can't not detect presence of single DIMM when IMM installed. - Fix PCI-E Unsupported Request Mask register not enabled. - Fix USB ports fail high speed black box testing - Remove Free 8K(E000~E2000) of E000 segment for option ROM shadow. this will fix issues bellow: 1 defect#75823:BIOS hangs after SCSI option ROM init. 2 Fix system can not boot when ZCR card installed.- Build 0053: B17.03 - Fix the boot order may become scrambled when a new device is introduced to the "Boot Device Priority" menu in BIOS setup. - Free 8K(E000~E2000) of E000 segment for option ROM shadow. - Fix recovery mode will destory some RB Flag. - Remove the BIOS setup item [Advanced -> SuperIO Configuration -> Serial Port Mode]& [Advanced -> SuperIO Configuration -> SIM Tri-State]. - Fix use AFUDOS /ixx.rom /kx fail. Build 0052: B16.02 - Add the code that AMI modify for Boot Block USB CD-Rom recocvery from Intel John. - Fix it always display the message in Quite boot mode even if the "Hit Message Display" is disable in setup menu. Show strings "Press for Network Boot" if the "Hit Message Display" is disabled. - Fix defect#75671. USB High Speed J, K test (DC spec) exceeds specification -all ports - Fix defect 75720 - Memory Fault LED's not glowing on memory sparing. - Add displaying Sparing DIMMs information per slot in BIOS setup. - Remove u-code M0DF3308 due to there was no C-0 stepping (F33) Intel(R) Xeon(TM) processor. - Change the BIOS POST message "IA32e Capability" as "EM64T". =============================================================================